#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 28 09:29:18 2020
# Process ID: 305060
# Current directory: /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1
# Command line: vivado -log lpgbtfpga_kcu105_10g24_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lpgbtfpga_kcu105_10g24_top.tcl
# Log file: /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/lpgbtfpga_kcu105_10g24_top.vds
# Journal file: /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lpgbtfpga_kcu105_10g24_top.tcl -notrace
Command: synth_design -top lpgbtfpga_kcu105_10g24_top -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 305623 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.500 ; gain = 88.992 ; free physical = 22123 ; free virtual = 38264
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_kcu105_10g24_top' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:113]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'smaMgtRefClkIbufdsGtxe2' to cell 'IBUFDS_GTE3' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:415]
INFO: [Synth 8-113] binding component instance 'mgtclk_img_bufg' to cell 'BUFG_GT' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'userClockIbufgds' to cell 'IBUFGDS' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:440]
	Parameter FEC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtFpga_10g24' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd:19' bound to instance 'lpgbtFpga_top_inst' of component 'lpgbtFpga_10g24' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:478]
INFO: [Synth 8-638] synthesizing module 'lpgbtFpga_10g24' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd:79]
	Parameter FEC bound to: 1 - type: integer 
	Parameter c_multicyleDelay bound to: 3 - type: integer 
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_outputWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_downlink' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd:21' bound to instance 'downlink_inst' of component 'LpGBTFPGA_Downlink' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd:223]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_downlink' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd:58]
	Parameter c_multicyleDelay bound to: 3 - type: integer 
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_outputWidth bound to: 32 - type: integer 
	Parameter INIT_SEED bound to: 36'b000111111011101010000100011110101111 
INFO: [Synth 8-3491] module 'lpgbtfpga_scrambler' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_scrambler.vhd:16' bound to instance 'lpgbtfpga_scrambler_inst' of component 'lpgbtfpga_scrambler' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd:178]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_scrambler' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_scrambler.vhd:37]
	Parameter INIT_SEED bound to: 36'b000111111011101010000100011110101111 
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_scrambler' (1#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_scrambler.vhd:37]
INFO: [Synth 8-3491] module 'lpgbtfpga_encoder' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd:19' bound to instance 'lpgbtfpga_encoder_inst' of component 'lpgbtfpga_encoder' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd:192]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_encoder' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd:35]
	Parameter N bound to: 7 - type: integer 
	Parameter K bound to: 5 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rs_encoder_N7K5' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/rs_encoder_N7K5.vhd:16' bound to instance 'RSE0_inst' of component 'rs_encoder_N7K5' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd:66]
INFO: [Synth 8-638] synthesizing module 'rs_encoder_N7K5' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/rs_encoder_N7K5.vhd:29]
	Parameter N bound to: 7 - type: integer 
	Parameter K bound to: 5 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rs_encoder_N7K5' (2#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/rs_encoder_N7K5.vhd:29]
	Parameter N bound to: 7 - type: integer 
	Parameter K bound to: 5 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rs_encoder_N7K5' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/rs_encoder_N7K5.vhd:16' bound to instance 'RSE1_inst' of component 'rs_encoder_N7K5' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd:73]
	Parameter N bound to: 7 - type: integer 
	Parameter K bound to: 5 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rs_encoder_N7K5' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/rs_encoder_N7K5.vhd:16' bound to instance 'RSE2_inst' of component 'rs_encoder_N7K5' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd:80]
	Parameter N bound to: 7 - type: integer 
	Parameter K bound to: 5 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'rs_encoder_N7K5' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/rs_encoder_N7K5.vhd:16' bound to instance 'RSE3_inst' of component 'rs_encoder_N7K5' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_encoder' (3#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd:35]
	Parameter HEADER_c bound to: 4'b1001 
INFO: [Synth 8-3491] module 'lpgbtfpga_interleaver' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_interleaver.vhd:19' bound to instance 'lpgbtfpga_interleaver_inst' of component 'lpgbtfpga_interleaver' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd:203]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_interleaver' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_interleaver.vhd:41]
	Parameter HEADER_c bound to: 4'b1001 
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_interleaver' (4#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_interleaver.vhd:41]
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_inputWidth bound to: 64 - type: integer 
	Parameter c_outputWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_txGearbox' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_txgearbox.vhd:19' bound to instance 'lpgbtfpga_txGearbox_inst' of component 'lpgbtfpga_txGearbox' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd:221]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_txGearbox' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_txgearbox.vhd:47]
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_inputWidth bound to: 64 - type: integer 
	Parameter c_outputWidth bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element debug_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_txgearbox.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_txGearbox' (5#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_txgearbox.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_downlink' (6#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd:58]
INFO: [Synth 8-3491] module 'xlx_ku_mgt_10g24' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:21' bound to instance 'mgt_inst' of component 'xlx_ku_mgt_10g24' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd:253]
INFO: [Synth 8-638] synthesizing module 'xlx_ku_mgt_10g24' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:75]
INFO: [Synth 8-638] synthesizing module 'xlx_ku_mgt_ip_reset_synchronizer' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/Mgt/xlx_ku_mgt_ip_reset_synchronizer.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'xlx_ku_mgt_ip_reset_synchronizer' (7#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/Mgt/xlx_ku_mgt_ip_reset_synchronizer.vhd:25]
INFO: [Synth 8-113] binding component instance 'rxWordClkBuf_inst' to cell 'BUFG_GT' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:222]
INFO: [Synth 8-113] binding component instance 'txWordClkBuf_inst' to cell 'BUFG_GT' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:233]
WARNING: [Synth 8-5640] Port 'gtpowergood_out' is missing in component declaration [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:78]
WARNING: [Synth 8-5640] Port 'rxbyteisaligned_out' is missing in component declaration [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:78]
WARNING: [Synth 8-5640] Port 'rxbyterealign_out' is missing in component declaration [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:78]
WARNING: [Synth 8-5640] Port 'rxcommadet_out' is missing in component declaration [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:78]
INFO: [Synth 8-3491] module 'xlx_ku_mgt_ip_10g24' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/.Xil/Vivado-305060-ceacmsfw/realtime/xlx_ku_mgt_ip_10g24_stub.vhdl:5' bound to instance 'xlx_ku_mgt_std_i' of component 'xlx_ku_mgt_ip_10g24' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:275]
INFO: [Synth 8-638] synthesizing module 'xlx_ku_mgt_ip_10g24' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/.Xil/Vivado-305060-ceacmsfw/realtime/xlx_ku_mgt_ip_10g24_stub.vhdl:64]
WARNING: [Synth 8-3848] Net MGT_TX_PIPHASE_o in module/entity xlx_ku_mgt_10g24 does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'xlx_ku_mgt_10g24' (8#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd:75]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 1 - type: integer 
	Parameter c_multicyleDelay bound to: 3 - type: integer 
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_mgtWordWidth bound to: 32 - type: integer 
	Parameter c_allowedFalseHeader bound to: 5 - type: integer 
	Parameter c_allowedFalseHeaderOverN bound to: 64 - type: integer 
	Parameter c_requiredTrueHeader bound to: 30 - type: integer 
	Parameter c_bitslip_mindly bound to: 1 - type: integer 
	Parameter c_bitslip_waitdly bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_uplink' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd:20' bound to instance 'uplink_inst' of component 'LpGBTFPGA_Uplink' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd:305]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_uplink' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd:81]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 1 - type: integer 
	Parameter c_multicyleDelay bound to: 3 - type: integer 
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_mgtWordWidth bound to: 32 - type: integer 
	Parameter c_allowedFalseHeader bound to: 5 - type: integer 
	Parameter c_allowedFalseHeaderOverN bound to: 64 - type: integer 
	Parameter c_requiredTrueHeader bound to: 30 - type: integer 
	Parameter c_bitslip_mindly bound to: 1 - type: integer 
	Parameter c_bitslip_waitdly bound to: 40 - type: integer 
	Parameter c_wordRatio bound to: 8 - type: integer 
	Parameter c_wordSize bound to: 32 - type: integer 
	Parameter c_headerPattern bound to: 2'b01 
	Parameter c_allowedFalseHeader bound to: 5 - type: integer 
	Parameter c_allowedFalseHeaderOverN bound to: 64 - type: integer 
	Parameter c_requiredTrueHeader bound to: 30 - type: integer 
	Parameter c_resetOnEven bound to: 0 - type: integer 
	Parameter c_resetDuration bound to: 0 - type: integer 
	Parameter c_bitslip_mindly bound to: 1 - type: integer 
	Parameter c_bitslip_waitdly bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_framealigner' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_framealigner.vhd:20' bound to instance 'lpgbtfpga_framealigner_inst' of component 'lpgbtfpga_framealigner' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd:271]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_framealigner' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_framealigner.vhd:63]
	Parameter c_wordRatio bound to: 8 - type: integer 
	Parameter c_wordSize bound to: 32 - type: integer 
	Parameter c_headerPattern bound to: 2'b01 
	Parameter c_allowedFalseHeader bound to: 5 - type: integer 
	Parameter c_allowedFalseHeaderOverN bound to: 64 - type: integer 
	Parameter c_requiredTrueHeader bound to: 30 - type: integer 
	Parameter c_alignementMode bound to: 0 - type: integer 
	Parameter c_resetOnEven bound to: 0 - type: integer 
	Parameter c_resetDuration bound to: 0 - type: integer 
	Parameter c_bitslip_mindly bound to: 1 - type: integer 
	Parameter c_bitslip_waitdly bound to: 40 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sta_bitSlipEven_s_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_framealigner.vhd:197]
WARNING: [Synth 8-3848] Net rst_rstoneven_o in module/entity lpgbtfpga_framealigner does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_framealigner.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_framealigner' (9#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_framealigner.vhd:63]
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_inputWidth bound to: 32 - type: integer 
	Parameter c_outputWidth bound to: 256 - type: integer 
	Parameter c_counterInitValue bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_rxgearbox' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_rxgearbox.vhd:21' bound to instance 'rxGearbox_10g24_inst' of component 'lpgbtfpga_rxgearbox' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd:312]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_rxgearbox' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_rxgearbox.vhd:51]
	Parameter c_clockRatio bound to: 8 - type: integer 
	Parameter c_inputWidth bound to: 32 - type: integer 
	Parameter c_outputWidth bound to: 256 - type: integer 
	Parameter c_counterInitValue bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_rxgearbox' (10#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_rxgearbox.vhd:51]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_deinterleaver' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_deinterleaver.vhd:20' bound to instance 'lpgbtfpga_deinterleaver_inst' of component 'lpgbtfpga_deinterleaver' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd:409]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_deinterleaver' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_deinterleaver.vhd:43]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net fec5_data_5g12_s in module/entity lpgbtfpga_deinterleaver does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_deinterleaver.vhd:79]
WARNING: [Synth 8-3848] Net fec5_fec_5g12_s in module/entity lpgbtfpga_deinterleaver does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_deinterleaver.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_deinterleaver' (11#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_deinterleaver.vhd:43]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_decoder' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:19' bound to instance 'lpgbtfpga_decoder_inst' of component 'lpgbtfpga_decoder' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd:429]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_decoder' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:51]
	Parameter DATARATE bound to: 2 - type: integer 
	Parameter FEC bound to: 1 - type: integer 
	Parameter N bound to: 31 - type: integer 
	Parameter K bound to: 29 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'rs_decoder_N31K29' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN31K29.vhd:16' bound to instance 'rs_decoder_N31K29_c0_inst' of component 'rs_decoder_N31K29' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:127]
INFO: [Synth 8-638] synthesizing module 'rs_decoder_N31K29' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN31K29.vhd:31]
	Parameter N bound to: 31 - type: integer 
	Parameter K bound to: 29 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN31K29.vhd:72]
INFO: [Synth 8-226] default block is never used [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN31K29.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'rs_decoder_N31K29' (12#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN31K29.vhd:31]
	Parameter N bound to: 31 - type: integer 
	Parameter K bound to: 29 - type: integer 
	Parameter SYMB_BITWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'rs_decoder_N31K29' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN31K29.vhd:16' bound to instance 'rs_decoder_N31K29_c1_inst' of component 'rs_decoder_N31K29' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element fec5_data_input_synch_s_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element fec12_data_input_synch_s_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:257]
WARNING: [Synth 8-3848] Net fec12_encoded_code0_s in module/entity lpgbtfpga_decoder does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:91]
WARNING: [Synth 8-3848] Net fec12_encoded_code1_s in module/entity lpgbtfpga_decoder does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:92]
WARNING: [Synth 8-3848] Net fec12_encoded_code2_s in module/entity lpgbtfpga_decoder does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:93]
WARNING: [Synth 8-3848] Net fec12_encoded_code3_s in module/entity lpgbtfpga_decoder does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:94]
WARNING: [Synth 8-3848] Net fec12_encoded_code4_s in module/entity lpgbtfpga_decoder does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:95]
WARNING: [Synth 8-3848] Net fec12_encoded_code5_s in module/entity lpgbtfpga_decoder does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_decoder' (13#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd:51]
	Parameter FEC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lpgbtfpga_descrambler' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd:19' bound to instance 'lpgbtfpga_descrambler_inst' of component 'lpgbtfpga_descrambler' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd:456]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_descrambler' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd:45]
	Parameter FEC bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'descrambler58bitOrder58' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_58bitOrder58.vhd:16' bound to instance 'descrambler58bitOrder58_l0_inst' of component 'descrambler58bitOrder58' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd:122]
INFO: [Synth 8-638] synthesizing module 'descrambler58bitOrder58' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_58bitOrder58.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'descrambler58bitOrder58' (14#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_58bitOrder58.vhd:34]
INFO: [Synth 8-3491] module 'descrambler58bitOrder58' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_58bitOrder58.vhd:16' bound to instance 'descrambler58bitOrder58_l1_inst' of component 'descrambler58bitOrder58' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd:138]
INFO: [Synth 8-3491] module 'descrambler58bitOrder58' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_58bitOrder58.vhd:16' bound to instance 'descrambler58bitOrder58_h0_inst' of component 'descrambler58bitOrder58' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd:155]
INFO: [Synth 8-3491] module 'descrambler60bitOrder58' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_60bitOrder58.vhd:16' bound to instance 'descrambler60bitOrder58_h1_inst' of component 'descrambler60bitOrder58' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd:171]
INFO: [Synth 8-638] synthesizing module 'descrambler60bitOrder58' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_60bitOrder58.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'descrambler60bitOrder58' (15#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_60bitOrder58.vhd:34]
WARNING: [Synth 8-3848] Net fec12_data_o in module/entity lpgbtfpga_descrambler does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_descrambler' (16#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_uplink' (17#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd:81]
WARNING: [Synth 8-3848] Net mgt_txaligned_o in module/entity lpgbtFpga_10g24 does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd:70]
WARNING: [Synth 8-3848] Net mgt_txphase_o in module/entity lpgbtFpga_10g24 does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'lpgbtFpga_10g24' (18#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd:79]
INFO: [Synth 8-3491] module 'lpgbtfpga_patterngen' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:5' bound to instance 'lpgbtfpga_patterngen_inst' of component 'lpgbtfpga_patterngen' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:538]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_patterngen' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:26]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
INFO: [Synth 8-638] synthesizing module 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:23]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-256] done synthesizing module 'prbs7_2b_generator' (19#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:23]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_2b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_2b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:98]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_4b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_4b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:114]
INFO: [Synth 8-638] synthesizing module 'prbs7_4b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:23]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-256] done synthesizing module 'prbs7_4b_generator' (20#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:23]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_4b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_4b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:114]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_4b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_4b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:114]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_4b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_4b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:114]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_4b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_4b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:114]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_4b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_4b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:114]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_4b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_4b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:114]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_4b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_4b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:114]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_8b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_8b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:130]
INFO: [Synth 8-638] synthesizing module 'prbs7_8b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_generator.vhd:23]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-256] done synthesizing module 'prbs7_8b_generator' (21#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_generator.vhd:23]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_8b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_8b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:130]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_8b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_8b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:130]
	Parameter INIT_c bound to: 8'b10100100 
INFO: [Synth 8-3491] module 'prbs7_8b_generator' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_generator.vhd:6' bound to instance 'prbs7_2b_generator_inst' of component 'prbs7_8b_generator' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_patterngen' (22#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd:26]
INFO: [Synth 8-3491] module 'lpgbtfpga_patternchecker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:18' bound to instance 'lpgbtfpga_patternchecker_inst' of component 'lpgbtfpga_patternchecker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:563]
INFO: [Synth 8-638] synthesizing module 'lpgbtfpga_patternchecker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:34]
INFO: [Synth 8-3491] module 'prbs7_32b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd:6' bound to instance 'prbs7_32b_checker_inst' of component 'prbs7_32b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:204]
INFO: [Synth 8-638] synthesizing module 'prbs7_32b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'prbs7_32b_checker' (23#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd:17]
INFO: [Synth 8-3491] module 'prbs7_32b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd:6' bound to instance 'prbs7_32b_checker_inst' of component 'prbs7_32b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:204]
INFO: [Synth 8-3491] module 'prbs7_32b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd:6' bound to instance 'prbs7_32b_checker_inst' of component 'prbs7_32b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:204]
INFO: [Synth 8-3491] module 'prbs7_32b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd:6' bound to instance 'prbs7_32b_checker_inst' of component 'prbs7_32b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:204]
INFO: [Synth 8-3491] module 'prbs7_32b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd:6' bound to instance 'prbs7_32b_checker_inst' of component 'prbs7_32b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:204]
INFO: [Synth 8-3491] module 'prbs7_32b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd:6' bound to instance 'prbs7_32b_checker_inst' of component 'prbs7_32b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:204]
INFO: [Synth 8-3491] module 'prbs7_32b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd:6' bound to instance 'prbs7_32b_checker_inst' of component 'prbs7_32b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:204]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-638] synthesizing module 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'prbs7_16b_checker' (24#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:17]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_16b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd:6' bound to instance 'prbs7_16b_checker_inst' of component 'prbs7_16b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:224]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-638] synthesizing module 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'prbs7_8b_checker' (25#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:17]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Synth 8-3491] module 'prbs7_8b_checker' declared at '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd:6' bound to instance 'prbs7_8b_checker_inst' of component 'prbs7_8b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:251]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'prbs7_4b_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_checker.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'prbs7_4b_checker' (26#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_checker.vhd:17]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[1] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[1] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[2] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[3] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[3] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[5] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[5] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[6] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[7] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[7] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[9] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[9] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[10] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[11] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[11] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[13] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[13] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[14] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[15] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[15] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[17] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[17] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[18] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[19] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[19] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[21] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[21] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[22] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[23] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[23] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[25] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[25] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[26] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_1g28_err_s[27] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:93]
WARNING: [Synth 8-3848] Net elink_640m_err_s[27] in module/entity lpgbtfpga_patternchecker does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_patternchecker' (27#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd:34]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/.Xil/Vivado-305060-ceacmsfw/realtime/vio_0_stub.vhdl:67]
INFO: [Synth 8-638] synthesizing module 'kcu105_basex_infra' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/kcu105_basex_infra.vhd:71]
	Parameter CLK_AUX_FREQ bound to: 40.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'clocks_us_serdes' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/clocks_us_serdes.vhd:67]
	Parameter CLK_FR_FREQ bound to: 125.000000 - type: float 
	Parameter CLK_VCO_FREQ bound to: 1000.000000 - type: float 
	Parameter CLK_AUX_FREQ bound to: 40.000000 - type: float 
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/clocks_us_serdes.vhd:80]
INFO: [Synth 8-113] binding component instance 'bufgaux' to cell 'BUFG' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/clocks_us_serdes.vhd:87]
INFO: [Synth 8-113] binding component instance 'bufg200' to cell 'BUFG' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/clocks_us_serdes.vhd:94]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME3_BASE' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/clocks_us_serdes.vhd:99]
INFO: [Synth 8-638] synthesizing module 'ipbus_clock_div' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_clock_div.vhd:51]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_clock_div.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ipbus_clock_div' (28#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_clock_div.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'clocks_us_serdes' (29#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/clocks_us_serdes.vhd:67]
INFO: [Synth 8-638] synthesizing module 'led_stretcher' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/led_stretcher.vhd:51]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_stretcher' (30#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/led_stretcher.vhd:51]
INFO: [Synth 8-638] synthesizing module 'eth_us_1000basex' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/eth_us_1000basex.vhd:66]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/.Xil/Vivado-305060-ceacmsfw/realtime/temac_gbe_v9_0_stub.vhdl:45]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_basex_156_25' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/.Xil/Vivado-305060-ceacmsfw/realtime/gig_ethernet_pcs_pma_basex_156_25_stub.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'eth_us_1000basex' (31#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/eth_us_1000basex.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_ctrl.vhd:90]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_ctrl.vhd:84]
WARNING: [Synth 8-506] null port 'oob_out' ignored [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_ctrl.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_if_flat.vhd:90]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_ipaddr_block.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element IP_addr_rx_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_ipaddr_block.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (32#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rarp_block.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rarp_block.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rarp_block.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element addr_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rarp_block.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element tick_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rarp_block.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rarp_block.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element rarp_req_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rarp_block.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (33#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rarp_block.vhd:50]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:251]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:63]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:202]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:207]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:212]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element arp_we_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (34#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element next_low_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:433]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:510]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:110]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:69]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:292]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:297]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:302]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:386]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:391]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:396]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:401]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:432]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:150]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:147]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:497]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:539]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element payload_we_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element do_sum_payload_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_payload_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:391]
WARNING: [Synth 8-6014] Unused sequential element int_data_payload_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element int_valid_payload_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element cksum_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:406]
WARNING: [Synth 8-6014] Unused sequential element next_addr_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:432]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element byteswap_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:497]
WARNING: [Synth 8-6014] Unused sequential element ipbus_in_hdr_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (35#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd:59]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element ping_we_i_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:203]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:275]
WARNING: [Synth 8-6014] Unused sequential element int_valid_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element int_data_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:277]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:375]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:101]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:106]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:111]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:250]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:255]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:260]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:309]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:67]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element ping_end_addr_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ping_send_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element do_sum_ping_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (36#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd:57]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_resend.vhd:49]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_resend.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element resend_pkt_id_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_resend.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (37#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_resend.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element request_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:273]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:62]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:245]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (38#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:75]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bufsize_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element nbuf_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element new_event_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element async_ready_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element rarp_arp_ping_ipbus_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element payload_status_resend_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element got_event_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element event_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:253]
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element next_pkt_id_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (39#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd:75]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_byte_sum.vhd:51]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_byte_sum.vhd:114]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_byte_sum.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element carry_bit_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_byte_sum.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element hi_byte_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_byte_sum.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (40#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_byte_sum.vhd:51]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_do_rx_reset.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element rx_reset_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_do_rx_reset.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (41#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:61]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:71]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:72]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:198]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:73]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:74]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:312]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:76]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:76]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:431]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:464]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:486]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_arp_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_rarp_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ip_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ping_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ipbus_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element ipbus_status_mask_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_reliable_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element pkt_reliable_drop_sig_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_status_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_resend_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:464]
WARNING: [Synth 8-6014] Unused sequential element pkt_broadcast_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (42#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element rxram_dropped_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element rxram_end_addr_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element rxram_send_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element dia_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element addra_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element wea_int_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:159]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element ram_ready_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (43#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd:80]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram.vhd:48]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (44#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_send_i_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:167]
INFO: [Synth 8-4471] merging register 'free_reg[1:0]' into 'free_i_reg[1:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:88]
INFO: [Synth 8-4471] merging register 'clean_reg[1:0]' into 'clean_i_reg[1:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:69]
INFO: [Synth 8-4471] merging register 'send_pending_reg[1:0]' into 'send_pending_i_reg[1:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:134]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:68]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:171]
INFO: [Synth 8-4471] merging register 'write_sig_reg[0:0]' into 'write_i_reg[0:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:66]
INFO: [Synth 8-4471] merging register 'send_sig_reg[0:0]' into 'send_i_reg[0:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element free_reg was removed.  [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:88]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (45#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_shim.vhd:56]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (46#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_shim.vhd:56]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram_rx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram_rx.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (47#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram_rx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:88]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:69]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:134]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:68]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:171]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:66]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (47#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram_tx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram_tx.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (48#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram_tx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxtransactor_if_simple.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (49#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:90]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:124]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:91]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:97]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:233]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:238]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:261]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:266]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:271]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:340]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:345]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:350]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:355]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:429]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:434]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:193]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:198]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:223]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:161]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:486]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:93]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:572]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:476]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:606]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:140]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:465]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:519]
INFO: [Synth 8-4471] merging register 'mac_tx_last_sig_reg' into 'mac_tx_last_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:94]
INFO: [Synth 8-4471] merging register 'mac_tx_valid_sig_reg' into 'mac_tx_valid_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:95]
INFO: [Synth 8-4471] merging register 'set_addr_reg' into 'set_addr_int_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:462]
INFO: [Synth 8-4471] merging register 'addr_to_set_reg[12:0]' into 'addr_to_set_int_reg[12:0]' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:463]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (50#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd:71]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_txtransactor_if_simple.vhd:61]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (51#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_txtransactor_if_simple.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:69]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (52#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (53#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_if_flat.vhd:90]
INFO: [Synth 8-638] synthesizing module 'transactor' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor.vhd:60]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor_if.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (54#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor_if.vhd:57]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor_sm.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (55#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor_sm.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (56#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor' (57#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (58#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_ctrl.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'kcu105_basex_infra' (59#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/kcu105_basex_infra.vhd:71]
INFO: [Synth 8-638] synthesizing module 'payload' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/payload_example.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ipbus_example' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 22 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (60#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_ctrlreg_v.vhd:67]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
	Parameter SWAP_ORDER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v' (61#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_ctrlreg_v.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ipbus_reg_v' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_reg_v.vhd:55]
	Parameter N_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_reg_v' (62#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_reg_v.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_bram' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_bram.vhd:56]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/.Xil/Vivado-305060-ceacmsfw/realtime/blk_mem_gen_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'ipbus_bram' (63#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_bram.vhd:56]
INFO: [Synth 8-638] synthesizing module 'prbs' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/prbs.vhd:43]
	Parameter seed bound to: 31'b0000000000000001010001010000001 
	Parameter inverter bound to: 0 - type: bool 
	Parameter hbhehf bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'prbs' (64#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/prbs.vhd:43]
WARNING: [Synth 8-614] signal 'RxAddr_Cnt' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:489]
WARNING: [Synth 8-614] signal 'RxReg_data_s' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:489]
WARNING: [Synth 8-614] signal 'TxRx_Data_SrcRcvr_s' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:489]
WARNING: [Synth 8-614] signal 'PRBS_Checker_Strb_s' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:489]
WARNING: [Synth 8-614] signal 'RxDataCopyCycle_s' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:489]
WARNING: [Synth 8-614] signal 'PRBS_rx_pattern_error_s' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:489]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_checker' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/gbt_rx_checker.vhd:50]
	Parameter seed_length bound to: 31 - type: integer 
	Parameter nobReg bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_checker' (65#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/gbt_rx_checker.vhd:50]
WARNING: [Synth 8-614] signal 'Set_MODE_s' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:593]
WARNING: [Synth 8-614] signal 'TxRx_Data_SrcRcvr_s' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:593]
WARNING: [Synth 8-614] signal 'ErrCntReg_s' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:617]
WARNING: [Synth 8-614] signal 'EC_Frame_cnt' is read in the process but is not in the sensitivity list [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:695]
INFO: [Synth 8-638] synthesizing module 'ipBUS_EC_bram' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/new/ipBUS_EC_bram.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ipBUS_EC_bram' (66#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/new/ipBUS_EC_bram.vhd:34]
INFO: [Synth 8-638] synthesizing module 'gbtsc_top' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/gbtsc_top.vhd:109]
	Parameter g_IC_FIFO_DEPTH bound to: 12 - type: integer 
	Parameter g_ToLpGBT bound to: 1 - type: integer 
	Parameter g_SCA_COUNT bound to: 1 - type: integer 
	Parameter g_SCA_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sca_top' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_top.vhd:75]
	Parameter g_SCA_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sca_tx' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'sca_tx' (67#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_tx.vhd:57]
INFO: [Synth 8-638] synthesizing module 'sca_rx' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_rx.vhd:54]
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
	Parameter g_DELIMITER bound to: 8'b01111110 
	Parameter g_IDLE bound to: 8'b01111111 
INFO: [Synth 8-638] synthesizing module 'sca_deserializer' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_deserializer.vhd:50]
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
	Parameter g_DELIMITER bound to: 8'b01111110 
	Parameter g_IDLE bound to: 8'b01111111 
INFO: [Synth 8-256] done synthesizing module 'sca_deserializer' (68#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_deserializer.vhd:50]
	Parameter g_DEPTH bound to: 20 - type: integer 
	Parameter g_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sca_rx_fifo' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_rx_fifo.vhd:52]
	Parameter g_DEPTH bound to: 20 - type: integer 
	Parameter g_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sca_rx_fifo' (69#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_rx_fifo.vhd:52]
WARNING: [Synth 8-3848] Net crc_err_o in module/entity sca_rx does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_rx.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sca_rx' (70#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_rx.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'sca_top' (71#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/SCA/sca_top.vhd:75]
	Parameter g_ToLpGBT bound to: 1 - type: integer 
	Parameter g_FIFO_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ic_top' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_top.vhd:72]
	Parameter g_ToLpGBT bound to: 1 - type: integer 
	Parameter g_FIFO_DEPTH bound to: 12 - type: integer 
	Parameter g_FIFO_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ic_tx' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_tx.vhd:64]
	Parameter g_FIFO_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ic_tx' (72#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_tx.vhd:64]
INFO: [Synth 8-638] synthesizing module 'ic_rx' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_rx.vhd:50]
	Parameter g_FIFO_DEPTH bound to: 12 - type: integer 
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
	Parameter g_DELIMITER bound to: 8'b01111110 
INFO: [Synth 8-638] synthesizing module 'ic_deserializer' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_deserializer.vhd:49]
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
	Parameter g_DELIMITER bound to: 8'b01111110 
INFO: [Synth 8-256] done synthesizing module 'ic_deserializer' (73#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_deserializer.vhd:49]
	Parameter g_FIFO_DEPTH bound to: 12 - type: integer 
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ic_rx_fifo' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_rx_fifo.vhd:59]
	Parameter g_FIFO_DEPTH bound to: 12 - type: integer 
	Parameter g_WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ic_rx_fifo' (74#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_rx_fifo.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ic_rx' (75#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_rx.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ic_top' (76#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/IC/ic_top.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'gbtsc_top' (77#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/GBT-SC/gbtsc_top.vhd:109]
WARNING: [Synth 8-5858] RAM ipbr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'ipbr_reg[15][ipb_ack]' into 'ipb_SCA_rst_cmd_ES_s_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:669]
INFO: [Synth 8-4471] merging register 'ipbr_reg[16][ipb_ack]' into 'ipb_SCA_connect_cmd_ES_s_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:669]
INFO: [Synth 8-4471] merging register 'ipbr_reg[17][ipb_ack]' into 'ipb_SCA_start_cmd_ES_s_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:669]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ipbus_example' (78#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'payload' (79#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/payload_example.vhd:77]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lpgbtFpga_top_inst'. This will prevent further optimization [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:478]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lpgbtfpga_patterngen_inst'. This will prevent further optimization [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:538]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lpgbtfpga_patternchecker_inst'. This will prevent further optimization [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:563]
WARNING: [Synth 8-3848] Net SFP0_TX_P_s in module/entity lpgbtfpga_kcu105_10g24_top does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:398]
WARNING: [Synth 8-3848] Net SFP0_TX_N_s in module/entity lpgbtfpga_kcu105_10g24_top does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:399]
WARNING: [Synth 8-3848] Net upelink_config_s[19] in module/entity lpgbtfpga_kcu105_10g24_top does not have driver. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:373]
INFO: [Synth 8-256] done synthesizing module 'lpgbtfpga_kcu105_10g24_top' (80#1) [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:113]
WARNING: [Synth 8-3917] design lpgbtfpga_kcu105_10g24_top has port SFP0_TX_DISABLE driven by constant 0
WARNING: [Synth 8-3331] design ic_tx has unconnected port GBTx_address_i[7]
WARNING: [Synth 8-3331] design sca_rx has unconnected port crc_err_o
WARNING: [Synth 8-3331] design sca_tx has unconnected port control[7]
WARNING: [Synth 8-3331] design sca_tx has unconnected port control[6]
WARNING: [Synth 8-3331] design sca_tx has unconnected port control[5]
WARNING: [Synth 8-3331] design sca_tx has unconnected port control[4]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipBUS_EC_bram has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][9]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][8]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][7]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][6]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][5]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][4]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][3]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][2]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][1]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][0]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_bram has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1698.258 ; gain = 221.750 ; free physical = 22047 ; free virtual = 38191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin lpgbtfpga_patternchecker_inst:elink_config_i[19][1] to constant 0 [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:563]
WARNING: [Synth 8-3295] tying undriven pin lpgbtfpga_patternchecker_inst:elink_config_i[19][0] to constant 0 [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd:563]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1698.258 ; gain = 221.750 ; free physical = 22069 ; free virtual = 38213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1698.258 ; gain = 221.750 ; free physical = 22069 ; free virtual = 38213
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc] for cell 'infra/eth/phy'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc] for cell 'infra/eth/phy'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0/temac_gbe_v9_0_in_context.xdc] for cell 'infra/eth/mac'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0/temac_gbe_v9_0_in_context.xdc] for cell 'infra/eth/mac'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_debug_inst'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_debug_inst'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc] for cell 'lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc] for cell 'lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave4/BRAM'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave4/BRAM'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave5/BRAM'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave5/BRAM'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave6/BRAM'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave6/BRAM'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave11/BRAM'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave11/BRAM'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave12/BRAM'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave12/BRAM'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave13/BRAM'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave13/BRAM'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave14/BRAM'
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'payload/example/slave14/BRAM'
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_clks.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_clks.xdc:40]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_clks.xdc:42]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_clks.xdc:46]
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_clks.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_clks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpgbtfpga_kcu105_10g24_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpgbtfpga_kcu105_10g24_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_io.xdc]
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpgbtfpga_kcu105_10g24_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpgbtfpga_kcu105_10g24_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/clock_utils.tcl]
Finished Sourcing Tcl File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/clock_utils.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/clock_utils.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpgbtfpga_kcu105_10g24_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpgbtfpga_kcu105_10g24_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl]
INFO: [Timing 38-2] Deriving generated clocks [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:68]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:76]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:78]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:114]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:117]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:120]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:123]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:126]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:129]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:140]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl:144]
Finished Sourcing Tcl File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpgbtfpga_kcu105_10g24_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpgbtfpga_kcu105_10g24_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.621 ; gain = 0.000 ; free physical = 20892 ; free virtual = 37044
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2309.621 ; gain = 0.000 ; free physical = 20888 ; free virtual = 37040
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCME3_BASE => MMCME3_ADV: 1 instances
  SRL16 => SRL16E: 4 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.621 ; gain = 0.000 ; free physical = 20881 ; free virtual = 37033
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2309.621 ; gain = 0.000 ; free physical = 20881 ; free virtual = 37033
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_debug_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'payload/example/slave11/BRAM' at clock pin 'clkb' is different from the actual clock period '3.125', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'payload/example/slave12/BRAM' at clock pin 'clkb' is different from the actual clock period '3.125', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'payload/example/slave13/BRAM' at clock pin 'clkb' is different from the actual clock period '3.125', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'payload/example/slave14/BRAM' at clock pin 'clkb' is different from the actual clock period '3.125', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'payload/example/slave4/BRAM' at clock pin 'clkb' is different from the actual clock period '3.125', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'payload/example/slave5/BRAM' at clock pin 'clkb' is different from the actual clock period '3.125', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'payload/example/slave6/BRAM' at clock pin 'clkb' is different from the actual clock period '3.125', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2309.621 ; gain = 833.113 ; free physical = 20864 ; free virtual = 37016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2309.621 ; gain = 833.113 ; free physical = 20864 ; free virtual = 37016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for eth_clk_n. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_clk_n. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for eth_clk_p. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_clk_p. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rx_n. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rx_n. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rx_p. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rx_p. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for eth_tx_n. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_tx_n. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for eth_tx_p. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_tx_p. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for SFP0_RX_N. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP0_RX_N. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for SFP0_RX_P. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP0_RX_P. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for SFP0_TX_N. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP0_TX_N. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for SFP0_TX_P. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP0_TX_P. (constraint file  /home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24_in_context.xdc, line 10).
Applied set_property DONT_TOUCH = true for infra/eth/phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for infra/eth/mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_debug_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/example/slave4/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/example/slave5/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/example/slave6/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/example/slave11/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/example/slave12/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/example/slave13/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/example/slave14/BRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2309.621 ; gain = 833.113 ; free physical = 20822 ; free virtual = 36974
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "txFrame_from_frameInverter_reg_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clkOutEn_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'stateBitSlip_reg' in module 'lpgbtfpga_framealigner'
INFO: [Synth 8-5544] ROM "headerFlag_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "consecFalseHeaders" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nbCheckedHeaders" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clk_dataFlag_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clkEnOut_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'err_patt_pos_s_reg' in module 'prbs7_4b_generator'
INFO: [Synth 8-5544] ROM "err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_patt_pos_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_stats" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_stats" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_stats" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_stats" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "buf_to_load_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "send_pending_i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_to_set_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_to_set_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_buf" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_data_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_hdr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_out_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rxram_active_int0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd:154]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-5544] ROM "wctr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_out[pkt_done]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_hdr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmw_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'hdlc_state_reg' in module 'sca_tx'
INFO: [Synth 8-5546] ROM "hdlc_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdlc_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cmd_len" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_reg[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "delimiter_found_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_arr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'hdlc_state_reg' in module 'ic_tx'
INFO: [Synth 8-5546] ROM "fifo_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "reset_fifo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_fifo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_data_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "offset_pos" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_arr_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'RxReg_data_s_reg' and it is trimmed from '230' to '224' bits. [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:494]
INFO: [Synth 8-5545] ROM "Next_EC_TxFrame_En_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Next_EC_TxFrame_En_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ErrCntReg_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lpgbtfgpa_txclken_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 e0_idle |                              001 |                               00
            e4_dobitslip |                              010 |                               01
          e5_waitncycles |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateBitSlip_reg' using encoding 'one-hot' in module 'lpgbtfpga_framealigner'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 |                              000
*
                 iSTATE0 |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'err_patt_pos_s_reg' using encoding 'one-hot' in module 'prbs7_4b_generator'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM ram1_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM ram2_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM ram3_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM ram4_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM ram_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000010 |                              000
                st_first |                          1000000 |                              001
                  st_hdr |                          0100000 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0001000 |                              100
                 st_done |                          0000100 |                              101
                  st_gap |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           100000 |                              000
                  st_hdr |                           001000 |                              001
                 st_addr |                           010000 |                              010
            st_bus_cycle |                           000010 |                              011
                st_rmw_1 |                           000100 |                              100
                st_rmw_2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         s0_waitforstart |                              000 |                              000
  s1_waitforidlefinished |                              001 |                              001
              s2_sendsof |                              010 |                              010
          s3_sendcommand |                              011 |                              011
              s4_sendcrc |                              100 |                              100
              s5_sendeof |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hdlc_state_reg' using encoding 'sequential' in module 'sca_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         s0_waitforstart |                              000 |                              000
              s2_sendsof |                              001 |                              001
          s3_sendcommand |                              010 |                              010
              s4_sendcrc |                              011 |                              011
              s5_sendeof |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hdlc_state_reg' using encoding 'sequential' in module 'ic_tx'
WARNING: [Synth 8-327] inferring latch for variable 'RxDRAM_EN_s_reg' [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd:484]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2309.621 ; gain = 833.113 ; free physical = 20669 ; free virtual = 36824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |lpgbtfpga_kcu105_10g24_top__GCB0 |           1|     24898|
|2     |lpgbtfpga_kcu105_10g24_top__GCB1 |           1|     32237|
|3     |kcu105_basex_infra               |           1|     19155|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 7     
	   2 Input     30 Bit       Adders := 7     
	   2 Input     29 Bit       Adders := 7     
	   2 Input     28 Bit       Adders := 7     
	   2 Input     27 Bit       Adders := 7     
	   2 Input     26 Bit       Adders := 7     
	   2 Input     25 Bit       Adders := 35    
	   2 Input     24 Bit       Adders := 8     
	   2 Input     23 Bit       Adders := 7     
	   2 Input     22 Bit       Adders := 7     
	   2 Input     21 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 7     
	   2 Input     19 Bit       Adders := 7     
	   2 Input     18 Bit       Adders := 7     
	   2 Input     17 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 12    
	   2 Input     15 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 7     
	   2 Input     13 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 11    
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 103   
	   2 Input      3 Bit       Adders := 36    
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input    234 Bit         XORs := 1     
	   2 Input    206 Bit         XORs := 1     
	   3 Input     39 Bit         XORs := 4     
	   2 Input     31 Bit         XORs := 7     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 4     
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   5 Input     11 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 5     
	   4 Input      8 Bit         XORs := 1     
	  31 Input      5 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 118   
	   2 Input      4 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 32    
	   2 Input      2 Bit         XORs := 16    
	   3 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1579  
	   3 Input      1 Bit         XORs := 150   
	   4 Input      1 Bit         XORs := 40    
	   6 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 69    
	   7 Input      1 Bit         XORs := 7     
	  17 Input      1 Bit         XORs := 14    
	  15 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 14    
	  13 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 7     
	  22 Input      1 Bit         XORs := 7     
+---Registers : 
	              336 Bit    Registers := 1     
	              256 Bit    Registers := 3     
	              234 Bit    Registers := 1     
	              224 Bit    Registers := 1     
	              206 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	               58 Bit    Registers := 6     
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 3     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 43    
	               31 Bit    Registers := 8     
	               25 Bit    Registers := 28    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 73    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 241   
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 144   
	                3 Bit    Registers := 31    
	                2 Bit    Registers := 47    
	                1 Bit    Registers := 457   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 4     
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input    234 Bit        Muxes := 3     
	   2 Input    230 Bit        Muxes := 2     
	   2 Input    206 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 31    
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 29    
	   2 Input     31 Bit        Muxes := 21    
	   2 Input     30 Bit        Muxes := 7     
	   2 Input     29 Bit        Muxes := 7     
	   2 Input     28 Bit        Muxes := 7     
	   2 Input     27 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 63    
	   2 Input     24 Bit        Muxes := 12    
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 7     
	   2 Input     22 Bit        Muxes := 7     
	   2 Input     21 Bit        Muxes := 7     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 69    
	   4 Input     16 Bit        Muxes := 2     
	  14 Input     16 Bit        Muxes := 3     
	  11 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 43    
	   4 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 7     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 145   
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 8     
	   9 Input      8 Bit        Muxes := 2     
	  17 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 19    
	   4 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 30    
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 29    
	   5 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 163   
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 67    
	   8 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 83    
	  17 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 486   
	   6 Input      1 Bit        Muxes := 22    
	   9 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 20    
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 185   
	   7 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpgbtfpga_kcu105_10g24_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clocks_us_serdes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module led_stretcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 2     
	  14 Input     16 Bit        Muxes := 3     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 2     
Module udp_byte_sum__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module ipbus_fabric_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module ipbus_ctrlreg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_reg_v__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ipbus_reg_v__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ipbus_reg_v__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ipbus_bram__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module prbs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
Module ipbus_bram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipbus_reg_v__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ipbus_reg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ipBUS_EC_bram__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipBUS_EC_bram__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipBUS_EC_bram__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipBUS_EC_bram__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipBUS_EC_bram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sca_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   3 Input      1 Bit         XORs := 13    
	   2 Input      1 Bit         XORs := 14    
	   4 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module sca_deserializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module sca_rx_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 20    
Module sca_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module sca_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ic_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   3 Input      8 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 42    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   5 Input      1 Bit        Muxes := 9     
Module ic_deserializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ic_rx_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module led_stretcher__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module led_stretcher__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_checker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_checker__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_checker__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_checker__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_checker__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_checker__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_example 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 55    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module prbs7_32b_checker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_32b_checker__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_32b_checker__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_32b_checker__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_32b_checker__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_32b_checker__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_32b_checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_16b_checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_8b_checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module prbs7_4b_checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module lpgbtfpga_patternchecker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 28    
	   2 Input     16 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 28    
Module prbs7_2b_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_2b_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module prbs7_4b_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prbs7_4b_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prbs7_4b_generator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prbs7_4b_generator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prbs7_4b_generator__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prbs7_4b_generator__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prbs7_4b_generator__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prbs7_4b_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prbs7_8b_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module prbs7_8b_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module prbs7_8b_generator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module prbs7_8b_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module lpgbtfpga_patterngen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
Module lpgbtfpga_scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     25 Bit         XORs := 1     
	   5 Input     11 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module rs_encoder_N7K5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 15    
Module rs_encoder_N7K5__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 15    
Module rs_encoder_N7K5__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 15    
Module rs_encoder_N7K5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 15    
Module lpgbtfpga_encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module lpgbtfpga_interleaver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module lpgbtfpga_txGearbox 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lpgbtfpga_downlink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xlx_ku_mgt_ip_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module xlx_ku_mgt_10g24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module lpgbtfpga_framealigner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module lpgbtfpga_deinterleaver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    234 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
Module rs_decoder_N31K29__1 
Detailed RTL Component Info : 
+---XORs : 
	  31 Input      5 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 59    
	   2 Input      1 Bit         XORs := 32    
	   5 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
Module rs_decoder_N31K29 
Detailed RTL Component Info : 
+---XORs : 
	  31 Input      5 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 59    
	   2 Input      1 Bit         XORs := 32    
	   5 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
Module lpgbtfpga_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    234 Bit         XORs := 1     
	   2 Input    206 Bit         XORs := 1     
+---Registers : 
	              234 Bit    Registers := 1     
	              206 Bit    Registers := 1     
+---Muxes : 
	   2 Input    234 Bit        Muxes := 2     
	   2 Input    206 Bit        Muxes := 1     
Module descrambler58bitOrder58__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     39 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module descrambler58bitOrder58__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     39 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module descrambler58bitOrder58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     39 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module descrambler60bitOrder58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     39 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
+---Registers : 
	               60 Bit    Registers := 2     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
Module lpgbtfpga_rxgearbox 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lpgbtfpga_uplink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[0].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[1].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[2].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[3].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[4].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[6].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[7].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[8].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[9].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[10].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[11].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[12].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[13].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[14].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multi_elink_gen_80mbps[15].prbs7_2b_generator_inst/err_cnter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_to_load_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "byteswap_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "Next_EC_TxFrame_En_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_detected_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design lpgbtfpga_kcu105_10g24_top has port SFP0_TX_DISABLE driven by constant 0
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM ram1_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM ram2_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM ram3_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM ram4_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM ram_reg
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__6' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__3' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/we_buffer_reg[0]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[0]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[1]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[2]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[3]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[4]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[5]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[6]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/data_buffer_reg[7]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__4' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__3' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__3' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__4' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__4' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__2' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__1' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__2' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__1' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__2' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__2' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__2' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__2' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__1'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__0' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__1' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[0]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[1]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[1]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[2]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[2]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[3]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[24]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[4]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/header_reg[5]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[5]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/header_reg[6]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[6]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/header_reg[7]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[7]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/header_reg[29]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[8]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[9]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[10]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[11]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[12]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[13]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[14]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[15]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[16]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[17]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[18]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[19]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[20]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[21]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[22]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[23]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[24]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[25]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[25]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[26]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[26]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[27]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[27]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[28]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[28]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[30]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[30]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/header_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[87] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__5' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__5' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__5'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[3]__5 )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__5' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__5'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[95] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[14]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[8]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[15]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[8]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[8]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[12]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[9]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[11]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[12]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[13]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__4' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__4'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__4' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__4'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__4' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__4'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__4' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__4'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__4' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__4'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[3]__4 )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__4' (FDSE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__4'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[12]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[0]' (FDS) to 'infra/ipbus/udp_if/status/status_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[0]' (FDS) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[0]' (FDS) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[1]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /ARP/\arp_end_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /RARP_block/\rarp_end_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[99] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[100] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[101] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[102] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /tx_main/\pay_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /tx_main/\pay_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[5]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /status_buffer/\header_reg[119] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/\ipbus/udp_if /RARP_block/\req_end_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /payload/\payload_len_reg[15]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[4]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[1]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[0]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[1].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[1]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[1].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[0]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[1]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[0]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[3].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[1]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[3].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[0]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[4].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[1]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[4].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[0]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[5].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[1]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[5].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[0]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[6].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[1]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[6].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[0]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[7].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[1]) is unused and will be removed from module lpgbtfpga_patterngen.
WARNING: [Synth 8-3332] Sequential element (multi_elink_gen_160mbps[7].prbs7_2b_generator_inst/FSM_onehot_err_patt_pos_s_reg[0]) is unused and will be removed from module lpgbtfpga_patterngen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:33 . Memory (MB): peak = 2309.621 ; gain = 833.113 ; free physical = 19853 ; free virtual = 36032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rs_decoder_N31K29 | tmp        | 32x5          | LUT            | 
|rs_decoder_N31K29 | tmp        | 32x5          | LUT            | 
|rs_decoder_N31K29 | tmp        | 32x5          | LUT            | 
|rs_decoder_N31K29 | tmp        | 32x5          | LUT            | 
|rs_decoder_N31K29 | tmp        | 32x5          | LUT            | 
|rs_decoder_N31K29 | tmp        | 32x5          | LUT            | 
+------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|udp_DualPortRAM:    | ram_reg    | 4 K x 8(NO_CHANGE)     | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|udp_DualPortRAM_rx: | ram1_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 2               | 
|udp_DualPortRAM_rx: | ram2_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 2               | 
|udp_DualPortRAM_rx: | ram3_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 2               | 
|udp_DualPortRAM_rx: | ram4_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 2               | 
|udp_DualPortRAM_tx: | ram_reg    | 8 K x 32(NO_CHANGE)    | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2             | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/i_0/internal_ram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_0/ram1_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_1/ram2_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_2/ram3_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/i_3/ram4_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |lpgbtfpga_kcu105_10g24_top__GCB0 |           1|      6736|
|2     |lpgbtfpga_kcu105_10g24_top__GCB1 |           1|     17631|
|3     |kcu105_basex_infra               |           1|     12086|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth/phy/gtrefclk_out' to pin 'eth/phy/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth/phy/userclk_out' to pin 'eth/phy/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth/phy/rxuserclk2_out' to pin 'eth/phy/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth/phy/rxuserclk_out' to pin 'eth/phy/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth/phy/userclk2_out' to pin 'eth/phy/bbstub_userclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth/mac/rx_mac_aclk' to pin 'eth/mac/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth/mac/tx_mac_aclk' to pin 'eth/mac/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/rxoutclk_out[0]' to pin '{lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/bbstub_rxoutclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/gtrefclk0_in[0]' to 'smaMgtRefClkIbufdsGtxe2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/txoutclk_out[0]' to pin '{lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/bbstub_txoutclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/gtrefclk0_in[0]' to 'smaMgtRefClkIbufdsGtxe2/O'
INFO: [Synth 8-5819] Moved 10 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:02:22 . Memory (MB): peak = 2350.008 ; gain = 873.500 ; free physical = 19663 ; free virtual = 35843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM ram_reg
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:57 . Memory (MB): peak = 2532.027 ; gain = 1055.520 ; free physical = 19517 ; free virtual = 35697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|udp_DualPortRAM:                  | ram_reg    | 4 K x 8(NO_CHANGE)     | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|udp_DualPortRAM_rx:               | ram1_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 2               | 
|udp_DualPortRAM_rx:               | ram2_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 2               | 
|udp_DualPortRAM_rx:               | ram3_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 2               | 
|udp_DualPortRAM_rx:               | ram4_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 2               | 
|infra/\ipbus/udp_if /ipbus_tx_ram | ram_reg    | 8 K x 32(NO_CHANGE)    | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2             | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |kcu105_basex_infra             |           1|     12086|
|2     |lpgbtfpga_kcu105_10g24_top_GT0 |           1|     24644|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_320mbps[0].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:43]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_80mbps[0].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_320mbps[0].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:44]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_160mbps[1].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:43]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_80mbps[1].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:44]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_320mbps[2].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:43]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_80mbps[2].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_320mbps[2].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:44]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_160mbps[3].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_320mbps[3].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd:43]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_80mbps[3].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_320mbps[3].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:44]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_80mbps[4].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_160mbps[4].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:44]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_160mbps[5].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:44]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_80mbps[6].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_160mbps[6].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:44]
INFO: [Synth 8-4765] Removing register instance (\multi_elink_gen_80mbps[7].prbs7_2b_generator_inst/rdy_o_reg ) from module (lpgbtfpga_patterngen) as it is equivalent to (\multi_elink_gen_160mbps[7].prbs7_2b_generator_inst/rdy_o_reg ) and driving same net [/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.srcs/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd:44]
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/internal_ram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:15 ; elapsed = 00:03:10 . Memory (MB): peak = 2560.039 ; gain = 1083.531 ; free physical = 19588 ; free virtual = 35768
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop uplink_inst/lpgbtfpga_framealigner_inst/shiftPsAddr_reg is being inverted and renamed to uplink_inst/lpgbtfpga_framealigner_inst/shiftPsAddr_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin lpgbtfpga_patternchecker_inst:elink_config_i[19][1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin lpgbtfpga_patternchecker_inst:elink_config_i[19][0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:03:11 . Memory (MB): peak = 2560.043 ; gain = 1083.535 ; free physical = 19589 ; free virtual = 35769
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:03:11 . Memory (MB): peak = 2560.043 ; gain = 1083.535 ; free physical = 19588 ; free virtual = 35768
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:03:12 . Memory (MB): peak = 2560.043 ; gain = 1083.535 ; free physical = 19591 ; free virtual = 35771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:03:12 . Memory (MB): peak = 2560.043 ; gain = 1083.535 ; free physical = 19591 ; free virtual = 35771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:03:13 . Memory (MB): peak = 2560.043 ; gain = 1083.535 ; free physical = 19595 ; free virtual = 35775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:03:13 . Memory (MB): peak = 2560.043 ; gain = 1083.535 ; free physical = 19595 ; free virtual = 35775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/IPADDR/pkt_mask_reg[41]               | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]     | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[17]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]     | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[44]     | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[41]__0  | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4  | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/resend/pkt_mask_reg[44]               | 31     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]__3  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]    | 5      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[95]     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[76]     | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[111]__0 | 10     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__0  | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[118]__0 | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lpgbtfpga_kcu105_10g24_top | infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[88]__1  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |vio_0                             |         1|
|2     |xlx_ku_mgt_ip_10g24               |         1|
|3     |temac_gbe_v9_0                    |         1|
|4     |gig_ethernet_pcs_pma_basex_156_25 |         1|
|5     |blk_mem_gen_0                     |         7|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |blk_mem_gen_0_bbox_4              |     1|
|2     |blk_mem_gen_0_bbox_4__2           |     1|
|3     |blk_mem_gen_0_bbox_5              |     1|
|4     |blk_mem_gen_0_bbox_5__5           |     1|
|5     |blk_mem_gen_0_bbox_5__6           |     1|
|6     |blk_mem_gen_0_bbox_5__7           |     1|
|7     |blk_mem_gen_0_bbox_5__8           |     1|
|8     |gig_ethernet_pcs_pma_basex_156_25 |     1|
|9     |temac_gbe_v9_0_bbox_3             |     1|
|10    |vio_0_bbox_2                      |     1|
|11    |xlx_ku_mgt_ip_10g24_bbox_1        |     1|
|12    |BUFG                              |     4|
|13    |BUFG_GT                           |     2|
|14    |CARRY8                            |    70|
|15    |IBUFDS_GTE3                       |     1|
|16    |LUT1                              |    71|
|17    |LUT2                              |   716|
|18    |LUT3                              |  1639|
|19    |LUT4                              |  2040|
|20    |LUT5                              |  2065|
|21    |LUT6                              |  2510|
|22    |MMCME3_BASE                       |     1|
|23    |MUXF7                             |   105|
|24    |MUXF8                             |     9|
|25    |RAMB18E2_1                        |     1|
|26    |RAMB36E2                          |     1|
|27    |RAMB36E2_1                        |     4|
|28    |RAMB36E2_10                       |     1|
|29    |RAMB36E2_11                       |     1|
|30    |RAMB36E2_12                       |     1|
|31    |RAMB36E2_2                        |     4|
|32    |RAMB36E2_7                        |     1|
|33    |RAMB36E2_8                        |     2|
|34    |RAMB36E2_9                        |     1|
|35    |SRL16                             |     3|
|36    |SRL16E                            |    34|
|37    |SRLC32E                           |     6|
|38    |FDCE                              |  3579|
|39    |FDPE                              |   120|
|40    |FDRE                              |  5080|
|41    |FDSE                              |   264|
|42    |LD                                |     1|
|43    |IBUF                              |     4|
|44    |IBUFGDS                           |     1|
|45    |OBUF                              |    11|
+------+----------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                 |Module                                 |Cells |
+------+---------------------------------------------------------+---------------------------------------+------+
|1     |top                                                      |                                       | 19079|
|2     |  lpgbtFpga_top_inst                                     |lpgbtFpga_10g24                        |  3436|
|3     |    downlink_inst                                        |lpgbtfpga_downlink                     |   365|
|4     |      lpgbtfpga_scrambler_inst                           |lpgbtfpga_scrambler                    |   168|
|5     |      lpgbtfpga_txGearbox_inst                           |lpgbtfpga_txGearbox                    |   187|
|6     |    mgt_inst                                             |xlx_ku_mgt_10g24                       |   115|
|7     |      resetDoneSynch_rx                                  |xlx_ku_mgt_ip_reset_synchronizer       |     6|
|8     |    uplink_inst                                          |lpgbtfpga_uplink                       |  2956|
|9     |      lpgbtfpga_deinterleaver_inst                       |lpgbtfpga_deinterleaver                |   232|
|10    |      lpgbtfpga_descrambler_inst                         |lpgbtfpga_descrambler                  |  1522|
|11    |        \fec5_gen.descrambler58bitOrder58_h0_inst        |descrambler58bitOrder58                |   301|
|12    |        \fec5_gen.descrambler58bitOrder58_l0_inst        |descrambler58bitOrder58_113            |   472|
|13    |        \fec5_gen.descrambler58bitOrder58_l1_inst        |descrambler58bitOrder58_114            |   301|
|14    |        \fec5_gen.descrambler60bitOrder58_h1_inst        |descrambler60bitOrder58                |   448|
|15    |      lpgbtfpga_framealigner_inst                        |lpgbtfpga_framealigner                 |   108|
|16    |      \rxgearbox_10g_gen.rxGearbox_10g24_inst            |lpgbtfpga_rxgearbox                    |   831|
|17    |  lpgbtfpga_patternchecker_inst                          |lpgbtfpga_patternchecker               |  4928|
|18    |    \multi_elink_160mbps_gen[0].prbs7_4b_checker_inst    |prbs7_4b_checker                       |    34|
|19    |    \multi_elink_160mbps_gen[10].prbs7_4b_checker_inst   |prbs7_4b_checker_40                    |    35|
|20    |    \multi_elink_160mbps_gen[11].prbs7_4b_checker_inst   |prbs7_4b_checker_41                    |    35|
|21    |    \multi_elink_160mbps_gen[12].prbs7_4b_checker_inst   |prbs7_4b_checker_42                    |    34|
|22    |    \multi_elink_160mbps_gen[13].prbs7_4b_checker_inst   |prbs7_4b_checker_43                    |    35|
|23    |    \multi_elink_160mbps_gen[14].prbs7_4b_checker_inst   |prbs7_4b_checker_44                    |    35|
|24    |    \multi_elink_160mbps_gen[15].prbs7_4b_checker_inst   |prbs7_4b_checker_45                    |    35|
|25    |    \multi_elink_160mbps_gen[16].prbs7_4b_checker_inst   |prbs7_4b_checker_46                    |    34|
|26    |    \multi_elink_160mbps_gen[17].prbs7_4b_checker_inst   |prbs7_4b_checker_47                    |    35|
|27    |    \multi_elink_160mbps_gen[18].prbs7_4b_checker_inst   |prbs7_4b_checker_48                    |    35|
|28    |    \multi_elink_160mbps_gen[19].prbs7_4b_checker_inst   |prbs7_4b_checker_49                    |    35|
|29    |    \multi_elink_160mbps_gen[1].prbs7_4b_checker_inst    |prbs7_4b_checker_50                    |    35|
|30    |    \multi_elink_160mbps_gen[20].prbs7_4b_checker_inst   |prbs7_4b_checker_51                    |    34|
|31    |    \multi_elink_160mbps_gen[21].prbs7_4b_checker_inst   |prbs7_4b_checker_52                    |    35|
|32    |    \multi_elink_160mbps_gen[22].prbs7_4b_checker_inst   |prbs7_4b_checker_53                    |    35|
|33    |    \multi_elink_160mbps_gen[23].prbs7_4b_checker_inst   |prbs7_4b_checker_54                    |    35|
|34    |    \multi_elink_160mbps_gen[24].prbs7_4b_checker_inst   |prbs7_4b_checker_55                    |    34|
|35    |    \multi_elink_160mbps_gen[25].prbs7_4b_checker_inst   |prbs7_4b_checker_56                    |    35|
|36    |    \multi_elink_160mbps_gen[26].prbs7_4b_checker_inst   |prbs7_4b_checker_57                    |    35|
|37    |    \multi_elink_160mbps_gen[27].prbs7_4b_checker_inst   |prbs7_4b_checker_58                    |    35|
|38    |    \multi_elink_160mbps_gen[2].prbs7_4b_checker_inst    |prbs7_4b_checker_59                    |    35|
|39    |    \multi_elink_160mbps_gen[3].prbs7_4b_checker_inst    |prbs7_4b_checker_60                    |    35|
|40    |    \multi_elink_160mbps_gen[4].prbs7_4b_checker_inst    |prbs7_4b_checker_61                    |    34|
|41    |    \multi_elink_160mbps_gen[5].prbs7_4b_checker_inst    |prbs7_4b_checker_62                    |    35|
|42    |    \multi_elink_160mbps_gen[6].prbs7_4b_checker_inst    |prbs7_4b_checker_63                    |    35|
|43    |    \multi_elink_160mbps_gen[7].prbs7_4b_checker_inst    |prbs7_4b_checker_64                    |    35|
|44    |    \multi_elink_160mbps_gen[8].prbs7_4b_checker_inst    |prbs7_4b_checker_65                    |    34|
|45    |    \multi_elink_160mbps_gen[9].prbs7_4b_checker_inst    |prbs7_4b_checker_66                    |    35|
|46    |    \multi_elink_1g28_gen[0].prbs7_32b_checker_inst      |prbs7_32b_checker                      |   178|
|47    |    \multi_elink_1g28_gen[1].prbs7_32b_checker_inst      |prbs7_32b_checker_67                   |   178|
|48    |    \multi_elink_1g28_gen[2].prbs7_32b_checker_inst      |prbs7_32b_checker_68                   |   178|
|49    |    \multi_elink_1g28_gen[3].prbs7_32b_checker_inst      |prbs7_32b_checker_69                   |   178|
|50    |    \multi_elink_1g28_gen[4].prbs7_32b_checker_inst      |prbs7_32b_checker_70                   |   178|
|51    |    \multi_elink_1g28_gen[5].prbs7_32b_checker_inst      |prbs7_32b_checker_71                   |   178|
|52    |    \multi_elink_1g28_gen[6].prbs7_32b_checker_inst      |prbs7_32b_checker_72                   |   178|
|53    |    \multi_elink_320mbps_gen[0].prbs7_8b_checker_inst    |prbs7_8b_checker                       |    49|
|54    |    \multi_elink_320mbps_gen[10].prbs7_8b_checker_inst   |prbs7_8b_checker_73                    |    53|
|55    |    \multi_elink_320mbps_gen[11].prbs7_8b_checker_inst   |prbs7_8b_checker_74                    |    51|
|56    |    \multi_elink_320mbps_gen[12].prbs7_8b_checker_inst   |prbs7_8b_checker_75                    |    49|
|57    |    \multi_elink_320mbps_gen[13].prbs7_8b_checker_inst   |prbs7_8b_checker_76                    |    51|
|58    |    \multi_elink_320mbps_gen[14].prbs7_8b_checker_inst   |prbs7_8b_checker_77                    |    53|
|59    |    \multi_elink_320mbps_gen[15].prbs7_8b_checker_inst   |prbs7_8b_checker_78                    |    51|
|60    |    \multi_elink_320mbps_gen[16].prbs7_8b_checker_inst   |prbs7_8b_checker_79                    |    49|
|61    |    \multi_elink_320mbps_gen[17].prbs7_8b_checker_inst   |prbs7_8b_checker_80                    |    51|
|62    |    \multi_elink_320mbps_gen[18].prbs7_8b_checker_inst   |prbs7_8b_checker_81                    |    53|
|63    |    \multi_elink_320mbps_gen[19].prbs7_8b_checker_inst   |prbs7_8b_checker_82                    |    51|
|64    |    \multi_elink_320mbps_gen[1].prbs7_8b_checker_inst    |prbs7_8b_checker_83                    |    51|
|65    |    \multi_elink_320mbps_gen[20].prbs7_8b_checker_inst   |prbs7_8b_checker_84                    |    49|
|66    |    \multi_elink_320mbps_gen[21].prbs7_8b_checker_inst   |prbs7_8b_checker_85                    |    51|
|67    |    \multi_elink_320mbps_gen[22].prbs7_8b_checker_inst   |prbs7_8b_checker_86                    |    53|
|68    |    \multi_elink_320mbps_gen[23].prbs7_8b_checker_inst   |prbs7_8b_checker_87                    |    51|
|69    |    \multi_elink_320mbps_gen[24].prbs7_8b_checker_inst   |prbs7_8b_checker_88                    |    49|
|70    |    \multi_elink_320mbps_gen[25].prbs7_8b_checker_inst   |prbs7_8b_checker_89                    |    51|
|71    |    \multi_elink_320mbps_gen[26].prbs7_8b_checker_inst   |prbs7_8b_checker_90                    |    53|
|72    |    \multi_elink_320mbps_gen[27].prbs7_8b_checker_inst   |prbs7_8b_checker_91                    |    51|
|73    |    \multi_elink_320mbps_gen[2].prbs7_8b_checker_inst    |prbs7_8b_checker_92                    |    53|
|74    |    \multi_elink_320mbps_gen[3].prbs7_8b_checker_inst    |prbs7_8b_checker_93                    |    51|
|75    |    \multi_elink_320mbps_gen[4].prbs7_8b_checker_inst    |prbs7_8b_checker_94                    |    49|
|76    |    \multi_elink_320mbps_gen[5].prbs7_8b_checker_inst    |prbs7_8b_checker_95                    |    51|
|77    |    \multi_elink_320mbps_gen[6].prbs7_8b_checker_inst    |prbs7_8b_checker_96                    |    53|
|78    |    \multi_elink_320mbps_gen[7].prbs7_8b_checker_inst    |prbs7_8b_checker_97                    |    51|
|79    |    \multi_elink_320mbps_gen[8].prbs7_8b_checker_inst    |prbs7_8b_checker_98                    |    49|
|80    |    \multi_elink_320mbps_gen[9].prbs7_8b_checker_inst    |prbs7_8b_checker_99                    |    51|
|81    |    \multi_elink_640mbps_gen[0].prbs7_16b_checker_inst   |prbs7_16b_checker                      |    86|
|82    |    \multi_elink_640mbps_gen[10].prbs7_16b_checker_inst  |prbs7_16b_checker_100                  |    91|
|83    |    \multi_elink_640mbps_gen[11].prbs7_16b_checker_inst  |prbs7_16b_checker_101                  |    90|
|84    |    \multi_elink_640mbps_gen[12].prbs7_16b_checker_inst  |prbs7_16b_checker_102                  |    91|
|85    |    \multi_elink_640mbps_gen[13].prbs7_16b_checker_inst  |prbs7_16b_checker_103                  |    90|
|86    |    \multi_elink_640mbps_gen[1].prbs7_16b_checker_inst   |prbs7_16b_checker_104                  |    90|
|87    |    \multi_elink_640mbps_gen[2].prbs7_16b_checker_inst   |prbs7_16b_checker_105                  |    91|
|88    |    \multi_elink_640mbps_gen[3].prbs7_16b_checker_inst   |prbs7_16b_checker_106                  |    90|
|89    |    \multi_elink_640mbps_gen[4].prbs7_16b_checker_inst   |prbs7_16b_checker_107                  |    91|
|90    |    \multi_elink_640mbps_gen[5].prbs7_16b_checker_inst   |prbs7_16b_checker_108                  |    90|
|91    |    \multi_elink_640mbps_gen[6].prbs7_16b_checker_inst   |prbs7_16b_checker_109                  |    91|
|92    |    \multi_elink_640mbps_gen[7].prbs7_16b_checker_inst   |prbs7_16b_checker_110                  |    90|
|93    |    \multi_elink_640mbps_gen[8].prbs7_16b_checker_inst   |prbs7_16b_checker_111                  |    91|
|94    |    \multi_elink_640mbps_gen[9].prbs7_16b_checker_inst   |prbs7_16b_checker_112                  |    90|
|95    |  lpgbtfpga_patterngen_inst                              |lpgbtfpga_patterngen                   |   478|
|96    |    \multi_elink_gen_160mbps[0].prbs7_2b_generator_inst  |prbs7_4b_generator                     |    19|
|97    |    \multi_elink_gen_160mbps[1].prbs7_2b_generator_inst  |prbs7_4b_generator_15                  |    19|
|98    |    \multi_elink_gen_160mbps[2].prbs7_2b_generator_inst  |prbs7_4b_generator_16                  |    15|
|99    |    \multi_elink_gen_160mbps[3].prbs7_2b_generator_inst  |prbs7_4b_generator_17                  |    15|
|100   |    \multi_elink_gen_160mbps[4].prbs7_2b_generator_inst  |prbs7_4b_generator_18                  |    15|
|101   |    \multi_elink_gen_160mbps[5].prbs7_2b_generator_inst  |prbs7_4b_generator_19                  |    15|
|102   |    \multi_elink_gen_160mbps[6].prbs7_2b_generator_inst  |prbs7_4b_generator_20                  |    15|
|103   |    \multi_elink_gen_160mbps[7].prbs7_2b_generator_inst  |prbs7_4b_generator_21                  |    15|
|104   |    \multi_elink_gen_320mbps[0].prbs7_2b_generator_inst  |prbs7_8b_generator                     |    24|
|105   |    \multi_elink_gen_320mbps[1].prbs7_2b_generator_inst  |prbs7_8b_generator_22                  |    32|
|106   |    \multi_elink_gen_320mbps[2].prbs7_2b_generator_inst  |prbs7_8b_generator_23                  |    32|
|107   |    \multi_elink_gen_320mbps[3].prbs7_2b_generator_inst  |prbs7_8b_generator_24                  |    32|
|108   |    \multi_elink_gen_80mbps[0].prbs7_2b_generator_inst   |prbs7_2b_generator                     |    11|
|109   |    \multi_elink_gen_80mbps[10].prbs7_2b_generator_inst  |prbs7_2b_generator_25                  |    15|
|110   |    \multi_elink_gen_80mbps[11].prbs7_2b_generator_inst  |prbs7_2b_generator_26                  |    15|
|111   |    \multi_elink_gen_80mbps[12].prbs7_2b_generator_inst  |prbs7_2b_generator_27                  |    15|
|112   |    \multi_elink_gen_80mbps[13].prbs7_2b_generator_inst  |prbs7_2b_generator_28                  |    15|
|113   |    \multi_elink_gen_80mbps[14].prbs7_2b_generator_inst  |prbs7_2b_generator_29                  |    15|
|114   |    \multi_elink_gen_80mbps[15].prbs7_2b_generator_inst  |prbs7_2b_generator_30                  |    15|
|115   |    \multi_elink_gen_80mbps[1].prbs7_2b_generator_inst   |prbs7_2b_generator_31                  |    11|
|116   |    \multi_elink_gen_80mbps[2].prbs7_2b_generator_inst   |prbs7_2b_generator_32                  |    11|
|117   |    \multi_elink_gen_80mbps[3].prbs7_2b_generator_inst   |prbs7_2b_generator_33                  |    11|
|118   |    \multi_elink_gen_80mbps[4].prbs7_2b_generator_inst   |prbs7_2b_generator_34                  |    15|
|119   |    \multi_elink_gen_80mbps[5].prbs7_2b_generator_inst   |prbs7_2b_generator_35                  |    15|
|120   |    \multi_elink_gen_80mbps[6].prbs7_2b_generator_inst   |prbs7_2b_generator_36                  |    15|
|121   |    \multi_elink_gen_80mbps[7].prbs7_2b_generator_inst   |prbs7_2b_generator_37                  |    15|
|122   |    \multi_elink_gen_80mbps[8].prbs7_2b_generator_inst   |prbs7_2b_generator_38                  |    16|
|123   |    \multi_elink_gen_80mbps[9].prbs7_2b_generator_inst   |prbs7_2b_generator_39                  |    15|
|124   |  infra                                                  |kcu105_basex_infra                     |  6354|
|125   |    clocks                                               |clocks_us_serdes                       |    54|
|126   |      clkdiv                                             |ipbus_clock_div_14                     |    24|
|127   |    eth                                                  |eth_us_1000basex                       |   156|
|128   |    ipbus                                                |ipbus_ctrl                             |  6144|
|129   |      trans                                              |transactor                             |   821|
|130   |        cfg                                              |transactor_cfg                         |     1|
|131   |        iface                                            |transactor_if                          |   357|
|132   |        sm                                               |transactor_sm                          |   463|
|133   |      udp_if                                             |UDP_if                                 |  5318|
|134   |        ARP                                              |udp_build_arp                          |   234|
|135   |        IPADDR                                           |udp_ipaddr_block                       |   185|
|136   |        RARP_block                                       |udp_rarp_block                         |   741|
|137   |        clock_crossing_if                                |udp_clock_crossing_if                  |   103|
|138   |        internal_ram                                     |udp_DualPortRAM                        |     1|
|139   |        internal_ram_selector                            |udp_buffer_selector                    |    18|
|140   |        internal_ram_shim                                |udp_rxram_shim                         |    70|
|141   |        ipbus_rx_ram                                     |udp_DualPortRAM_rx                     |     8|
|142   |        ipbus_tx_ram                                     |udp_DualPortRAM_tx                     |    18|
|143   |        payload                                          |udp_build_payload                      |   413|
|144   |        ping                                             |udp_build_ping                         |   248|
|145   |        resend                                           |udp_build_resend                       |    35|
|146   |        rx_byte_sum                                      |udp_byte_sum                           |    88|
|147   |        rx_packet_parser                                 |udp_packet_parser                      |   637|
|148   |        rx_ram_mux                                       |udp_rxram_mux                          |    40|
|149   |        rx_ram_selector                                  |udp_buffer_selector__parameterized0    |   137|
|150   |        rx_reset_block                                   |udp_do_rx_reset                        |    27|
|151   |        rx_transactor                                    |udp_rxtransactor_if                    |     7|
|152   |        status                                           |udp_build_status                       |   223|
|153   |        status_buffer                                    |udp_status_buffer                      |   886|
|154   |        tx_byte_sum                                      |udp_byte_sum_12                        |    76|
|155   |        tx_main                                          |udp_tx_mux                             |   485|
|156   |        tx_ram_selector                                  |udp_buffer_selector__parameterized0_13 |   183|
|157   |        tx_transactor                                    |udp_txtransactor_if                    |   454|
|158   |  payload                                                |payload                                |  3707|
|159   |    example                                              |ipbus_example                          |  3697|
|160   |      \PRBS_Checkers_Generate[0].lpGBT_rx_checker        |gbt_rx_checker                         |    81|
|161   |      \PRBS_Checkers_Generate[1].lpGBT_rx_checker        |gbt_rx_checker_0                       |    81|
|162   |      \PRBS_Checkers_Generate[2].lpGBT_rx_checker        |gbt_rx_checker_1                       |    81|
|163   |      \PRBS_Checkers_Generate[3].lpGBT_rx_checker        |gbt_rx_checker_2                       |    83|
|164   |      \PRBS_Checkers_Generate[4].lpGBT_rx_checker        |gbt_rx_checker_3                       |    81|
|165   |      \PRBS_Checkers_Generate[5].lpGBT_rx_checker        |gbt_rx_checker_4                       |    81|
|166   |      \PRBS_Checkers_Generate[6].lpGBT_rx_checker        |gbt_rx_checker_5                       |    82|
|167   |      RxLed                                              |led_stretcher                          |    48|
|168   |        clkdiv                                           |ipbus_clock_div_11                     |    25|
|169   |      TxLed                                              |led_stretcher_6                        |    48|
|170   |        clkdiv                                           |ipbus_clock_div                        |    25|
|171   |      lpGBTsc_inst                                       |gbtsc_top                              |  1682|
|172   |        ic_inst                                          |ic_top                                 |   919|
|173   |          rx_inst                                        |ic_rx                                  |   254|
|174   |            Deserializer_inst                            |ic_deserializer                        |    75|
|175   |            ic_rx_fifo_inst                              |ic_rx_fifo                             |   179|
|176   |          tx_inst                                        |ic_tx                                  |   665|
|177   |        sca_inst                                         |sca_top                                |   763|
|178   |          \sca_gen[0].rx_inst                            |sca_rx                                 |   453|
|179   |            sca_deserializer_inst                        |sca_deserializer                       |   241|
|180   |            sca_rx_fifo_inst                             |sca_rx_fifo                            |   177|
|181   |          \sca_gen[0].tx_inst                            |sca_tx                                 |   306|
|182   |      slave0                                             |ipbus_ctrlreg_v                        |    64|
|183   |      slave1                                             |ipbus_reg_v                            |    33|
|184   |      slave10                                            |ipbus_reg_v_7                          |    55|
|185   |      slave11                                            |ipBUS_EC_bram__xdcDup__2               |    75|
|186   |      slave12                                            |ipBUS_EC_bram__xdcDup__3               |    65|
|187   |      slave13                                            |ipBUS_EC_bram__xdcDup__4               |    66|
|188   |      slave14                                            |ipBUS_EC_bram                          |   124|
|189   |      slave2                                             |ipbus_reg_v_8                          |    42|
|190   |      slave3                                             |ipbus_reg_v_9                          |    99|
|191   |      slave4                                             |ipbus_bram__xdcDup__1                  |    65|
|192   |      slave5                                             |ipbus_bram                             |   163|
|193   |      slave6                                             |ipBUS_EC_bram__xdcDup__1               |    65|
|194   |      slave7                                             |ipbus_reg_v_10                         |    66|
+------+---------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:03:13 . Memory (MB): peak = 2560.043 ; gain = 1083.535 ; free physical = 19595 ; free virtual = 35774
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:03 ; elapsed = 00:02:50 . Memory (MB): peak = 2560.043 ; gain = 472.172 ; free physical = 19613 ; free virtual = 35793
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:03:13 . Memory (MB): peak = 2560.047 ; gain = 1083.535 ; free physical = 19616 ; free virtual = 35796
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance infra/clocks/mmcm with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell infra/ipbus/udp_if/internal_ram/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.059 ; gain = 0.000 ; free physical = 19584 ; free virtual = 35764
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  BUFG => BUFGCE: 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  LD => LDCE (inverted pins: G): 1 instances
  MMCME3_BASE => MMCME3_ADV: 1 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
973 Infos, 316 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:21 ; elapsed = 00:03:15 . Memory (MB): peak = 2592.059 ; gain = 1115.551 ; free physical = 19677 ; free virtual = 35857
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.059 ; gain = 0.000 ; free physical = 19677 ; free virtual = 35857
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.runs/synth_1/lpgbtfpga_kcu105_10g24_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lpgbtfpga_kcu105_10g24_top_utilization_synth.rpt -pb lpgbtfpga_kcu105_10g24_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 28 09:32:49 2020...
