<stg><name>KeyExpansion</name>


<trans_list>

<trans id="454" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %Key_0_addr = getelementptr [2 x i8]* %Key_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_0_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="1">
<![CDATA[
:19  %Key_0_load = load i8* %Key_0_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %Key_1_addr = getelementptr [2 x i8]* %Key_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_1_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="1">
<![CDATA[
:23  %Key_1_load = load i8* %Key_1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %Key_2_addr = getelementptr [2 x i8]* %Key_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_2_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1">
<![CDATA[
:27  %Key_2_load = load i8* %Key_2_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %Key_3_addr = getelementptr [2 x i8]* %Key_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_3_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1">
<![CDATA[
:31  %Key_3_load = load i8* %Key_3_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %Key_4_addr = getelementptr [2 x i8]* %Key_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_4_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1">
<![CDATA[
:35  %Key_4_load = load i8* %Key_4_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_4_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %Key_5_addr = getelementptr [2 x i8]* %Key_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_5_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1">
<![CDATA[
:39  %Key_5_load = load i8* %Key_5_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_5_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %Key_6_addr = getelementptr [2 x i8]* %Key_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_6_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1">
<![CDATA[
:43  %Key_6_load = load i8* %Key_6_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_6_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %Key_7_addr = getelementptr [2 x i8]* %Key_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_7_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1">
<![CDATA[
:47  %Key_7_load = load i8* %Key_7_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_7_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %Key_0_addr_1 = getelementptr [2 x i8]* %Key_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_0_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1">
<![CDATA[
:51  %Key_0_load_1 = load i8* %Key_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %Key_1_addr_1 = getelementptr [2 x i8]* %Key_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_1_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1">
<![CDATA[
:55  %Key_1_load_1 = load i8* %Key_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %Key_2_addr_1 = getelementptr [2 x i8]* %Key_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_2_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1">
<![CDATA[
:59  %Key_2_load_1 = load i8* %Key_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %Key_3_addr_1 = getelementptr [2 x i8]* %Key_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_3_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1">
<![CDATA[
:63  %Key_3_load_1 = load i8* %Key_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %Key_4_addr_1 = getelementptr [2 x i8]* %Key_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_4_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1">
<![CDATA[
:67  %a = load i8* %Key_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %Key_5_addr_1 = getelementptr [2 x i8]* %Key_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_5_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1">
<![CDATA[
:71  %b = load i8* %Key_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %Key_6_addr_1 = getelementptr [2 x i8]* %Key_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_6_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1">
<![CDATA[
:75  %c = load i8* %Key_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %Key_7_addr_1 = getelementptr [2 x i8]* %Key_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_7_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1">
<![CDATA[
:79  %d = load i8* %Key_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_7), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_6), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_5), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_4), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_3), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_2), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_1), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_0), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_7), !map !98

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_6), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_5), !map !110

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_4), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_3), !map !122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_2), !map !128

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_1), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_0), !map !140

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecResourceLimit(i32 12, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln157"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="1">
<![CDATA[
:19  %Key_0_load = load i8* %Key_0_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %RoundKey_0_addr = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:21  store i8 %Key_0_load, i8* %RoundKey_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="1">
<![CDATA[
:23  %Key_1_load = load i8* %Key_1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %RoundKey_1_addr = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:25  store i8 %Key_1_load, i8* %RoundKey_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1">
<![CDATA[
:27  %Key_2_load = load i8* %Key_2_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %RoundKey_2_addr = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:29  store i8 %Key_2_load, i8* %RoundKey_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1">
<![CDATA[
:31  %Key_3_load = load i8* %Key_3_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %RoundKey_3_addr = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:33  store i8 %Key_3_load, i8* %RoundKey_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1">
<![CDATA[
:35  %Key_4_load = load i8* %Key_4_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_4_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %RoundKey_4_addr = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:37  store i8 %Key_4_load, i8* %RoundKey_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1">
<![CDATA[
:39  %Key_5_load = load i8* %Key_5_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_5_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %RoundKey_5_addr = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:41  store i8 %Key_5_load, i8* %RoundKey_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1">
<![CDATA[
:43  %Key_6_load = load i8* %Key_6_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_6_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %RoundKey_6_addr = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:45  store i8 %Key_6_load, i8* %RoundKey_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1">
<![CDATA[
:47  %Key_7_load = load i8* %Key_7_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_7_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %RoundKey_7_addr = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:49  store i8 %Key_7_load, i8* %RoundKey_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1">
<![CDATA[
:51  %Key_0_load_1 = load i8* %Key_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %RoundKey_0_addr_1 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:53  store i8 %Key_0_load_1, i8* %RoundKey_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1">
<![CDATA[
:55  %Key_1_load_1 = load i8* %Key_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %RoundKey_1_addr_1 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:57  store i8 %Key_1_load_1, i8* %RoundKey_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1">
<![CDATA[
:59  %Key_2_load_1 = load i8* %Key_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %RoundKey_2_addr_1 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:61  store i8 %Key_2_load_1, i8* %RoundKey_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1">
<![CDATA[
:63  %Key_3_load_1 = load i8* %Key_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %RoundKey_3_addr_1 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:65  store i8 %Key_3_load_1, i8* %RoundKey_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1">
<![CDATA[
:67  %a = load i8* %Key_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %RoundKey_4_addr_1 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:69  store i8 %a, i8* %RoundKey_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1">
<![CDATA[
:71  %b = load i8* %Key_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %RoundKey_5_addr_1 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:73  store i8 %b, i8* %RoundKey_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1">
<![CDATA[
:75  %c = load i8* %Key_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %RoundKey_6_addr_1 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:77  store i8 %c, i8* %RoundKey_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1">
<![CDATA[
:79  %d = load i8* %Key_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %RoundKey_7_addr_1 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:81  store i8 %d, i8* %RoundKey_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:82  br label %1

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %d_0_0 = phi i8 [ %d, %0 ], [ %xor_ln204_3, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="d_0_0"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %c_0_0 = phi i8 [ %c, %0 ], [ %xor_ln203_3, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="c_0_0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %b_0_0 = phi i8 [ %b, %0 ], [ %xor_ln202_3, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="b_0_0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3  %e_0 = phi i8 [ %a, %0 ], [ %xor_ln201_3, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="e_0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4  %s_0_0 = phi i8 [ 16, %0 ], [ %add_ln175, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="s_0_0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln175 = icmp ult i8 %s_0_0, -80

]]></Node>
<StgValue><ssdm name="icmp_ln175"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln175, label %hls_label_1, label %2

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="8">
<![CDATA[
hls_label_1:2  %trunc_ln185 = trunc i8 %b_0_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln185"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:3  %lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %b_0_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:4  %zext_ln185 = zext i5 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:5  %sbox_7_addr = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="sbox_7_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:6  %sbox_7_load = load i8* %sbox_7_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:7  %sbox_0_addr = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="sbox_0_addr"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:8  %sbox_0_load = load i8* %sbox_0_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:9  %sbox_1_addr = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="sbox_1_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:10  %sbox_1_load = load i8* %sbox_1_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:11  %sbox_2_addr = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="sbox_2_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:12  %sbox_2_load = load i8* %sbox_2_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:13  %sbox_3_addr = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="sbox_3_addr"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:14  %sbox_3_load = load i8* %sbox_3_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:15  %sbox_4_addr = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="sbox_4_addr"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:16  %sbox_4_load = load i8* %sbox_4_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:17  %sbox_5_addr = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="sbox_5_addr"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:18  %sbox_5_load = load i8* %sbox_5_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:19  %sbox_6_addr = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="sbox_6_addr"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:20  %sbox_6_load = load i8* %sbox_6_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:39  %lshr_ln185_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %s_0_0, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln185_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="4">
<![CDATA[
hls_label_1:40  %zext_ln185_1 = zext i4 %lshr_ln185_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln185_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:41  %Rcon_addr = getelementptr inbounds [11 x i8]* @Rcon, i64 0, i64 %zext_ln185_1

]]></Node>
<StgValue><ssdm name="Rcon_addr"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="4">
<![CDATA[
hls_label_1:42  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="8">
<![CDATA[
hls_label_1:43  %trunc_ln186 = trunc i8 %c_0_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:44  %lshr_ln1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %c_0_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:45  %zext_ln186 = zext i5 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:46  %sbox_7_addr_1 = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="sbox_7_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:47  %sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:48  %sbox_0_addr_1 = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="sbox_0_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:49  %sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:50  %sbox_1_addr_1 = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="sbox_1_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:51  %sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:52  %sbox_2_addr_1 = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="sbox_2_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:53  %sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:54  %sbox_3_addr_1 = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="sbox_3_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:55  %sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:56  %sbox_4_addr_1 = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="sbox_4_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:57  %sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:58  %sbox_5_addr_1 = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="sbox_5_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:59  %sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:60  %sbox_6_addr_1 = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="sbox_6_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:61  %sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="8">
<![CDATA[
hls_label_1:80  %trunc_ln187 = trunc i8 %d_0_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln187"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:81  %lshr_ln2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %d_0_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="8">
<![CDATA[
hls_label_1:117  %trunc_ln188 = trunc i8 %e_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:118  %lshr_ln3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %e_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:154  %add_ln201 = add i8 -16, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:155  %lshr_ln4 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln201, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:156  %zext_ln201 = zext i5 %lshr_ln4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:157  %RoundKey_0_addr_2 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_2"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:158  %RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:165  %add_ln202 = add i8 -15, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:166  %lshr_ln5 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln202, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:167  %zext_ln202 = zext i5 %lshr_ln5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:168  %RoundKey_1_addr_2 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:169  %RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:173  %add_ln203 = add i8 -14, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:174  %lshr_ln6 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln203, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:175  %zext_ln203 = zext i5 %lshr_ln6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:176  %RoundKey_2_addr_2 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:177  %RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:181  %add_ln204 = add i8 -13, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:182  %lshr_ln7 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:183  %zext_ln204 = zext i5 %lshr_ln7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:184  %RoundKey_3_addr_2 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:185  %RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:190  %add_ln201_1 = add i8 -12, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln201_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:191  %lshr_ln201_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln201_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln201_2"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:192  %zext_ln201_2 = zext i5 %lshr_ln201_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:193  %RoundKey_4_addr_2 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln201_2

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:194  %RoundKey_4_load = load i8* %RoundKey_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:198  %add_ln202_1 = add i8 -11, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln202_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:199  %lshr_ln202_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln202_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:200  %zext_ln202_1 = zext i5 %lshr_ln202_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:201  %RoundKey_5_addr_2 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln202_1

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:202  %RoundKey_5_load = load i8* %RoundKey_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:206  %add_ln203_1 = add i8 -10, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:207  %lshr_ln203_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln203_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:208  %zext_ln203_1 = zext i5 %lshr_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:209  %RoundKey_6_addr_2 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:210  %RoundKey_6_load = load i8* %RoundKey_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:214  %add_ln204_1 = add i8 -9, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln204_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:215  %lshr_ln204_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204_1, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_1"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:216  %zext_ln204_1 = zext i5 %lshr_ln204_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:217  %RoundKey_7_addr_2 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:218  %RoundKey_7_load = load i8* %RoundKey_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:222  %add_ln201_2 = add i8 -8, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln201_2"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:223  %lshr_ln201_3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln201_2, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln201_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:224  %zext_ln201_3 = zext i5 %lshr_ln201_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_3"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:225  %RoundKey_0_addr_4 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln201_3

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_4"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:226  %RoundKey_0_load_1 = load i8* %RoundKey_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load_1"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:232  %add_ln202_2 = add i8 -7, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln202_2"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:233  %lshr_ln202_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln202_2, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_2"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:234  %zext_ln202_2 = zext i5 %lshr_ln202_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_2"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:235  %RoundKey_1_addr_4 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln202_2

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:236  %RoundKey_1_load_1 = load i8* %RoundKey_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:240  %add_ln203_2 = add i8 -6, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:241  %lshr_ln203_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln203_2, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:242  %zext_ln203_2 = zext i5 %lshr_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:243  %RoundKey_2_addr_4 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_4"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:244  %RoundKey_2_load_1 = load i8* %RoundKey_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load_1"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:248  %add_ln204_2 = add i8 -5, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln204_2"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:249  %lshr_ln204_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204_2, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_2"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:250  %zext_ln204_2 = zext i5 %lshr_ln204_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_2"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:251  %RoundKey_3_addr_4 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln204_2

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:252  %RoundKey_3_load_1 = load i8* %RoundKey_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="220" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:6  %sbox_7_load = load i8* %sbox_7_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:8  %sbox_0_load = load i8* %sbox_0_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:10  %sbox_1_load = load i8* %sbox_1_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:12  %sbox_2_load = load i8* %sbox_2_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:14  %sbox_3_load = load i8* %sbox_3_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:16  %sbox_4_load = load i8* %sbox_4_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:18  %sbox_5_load = load i8* %sbox_5_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:20  %sbox_6_load = load i8* %sbox_6_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:21  %icmp_ln25 = icmp eq i3 %trunc_ln185, 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:22  %icmp_ln25_1 = icmp eq i3 %trunc_ln185, 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:23  %icmp_ln25_2 = icmp eq i3 %trunc_ln185, 2

]]></Node>
<StgValue><ssdm name="icmp_ln25_2"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:24  %icmp_ln25_3 = icmp eq i3 %trunc_ln185, 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_3"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:25  %icmp_ln25_4 = icmp eq i3 %trunc_ln185, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25_4"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:26  %icmp_ln25_5 = icmp eq i3 %trunc_ln185, -3

]]></Node>
<StgValue><ssdm name="icmp_ln25_5"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:27  %icmp_ln25_6 = icmp eq i3 %trunc_ln185, -2

]]></Node>
<StgValue><ssdm name="icmp_ln25_6"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:28  %select_ln25 = select i1 %icmp_ln25_6, i8 %sbox_6_load, i8 %sbox_5_load

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:29  %or_ln25 = or i1 %icmp_ln25_6, %icmp_ln25_5

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:30  %select_ln25_1 = select i1 %icmp_ln25_4, i8 %sbox_4_load, i8 %sbox_3_load

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:31  %or_ln25_1 = or i1 %icmp_ln25_4, %icmp_ln25_3

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:32  %select_ln25_2 = select i1 %icmp_ln25_2, i8 %sbox_2_load, i8 %sbox_1_load

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:33  %or_ln25_2 = or i1 %icmp_ln25_2, %icmp_ln25_1

]]></Node>
<StgValue><ssdm name="or_ln25_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:34  %select_ln25_3 = select i1 %icmp_ln25, i8 %sbox_0_load, i8 %sbox_7_load

]]></Node>
<StgValue><ssdm name="select_ln25_3"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:35  %select_ln25_4 = select i1 %or_ln25, i8 %select_ln25, i8 %select_ln25_1

]]></Node>
<StgValue><ssdm name="select_ln25_4"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:36  %or_ln25_3 = or i1 %or_ln25, %or_ln25_1

]]></Node>
<StgValue><ssdm name="or_ln25_3"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:37  %select_ln25_5 = select i1 %or_ln25_2, i8 %select_ln25_2, i8 %select_ln25_3

]]></Node>
<StgValue><ssdm name="select_ln25_5"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:38  %select_ln25_6 = select i1 %or_ln25_3, i8 %select_ln25_4, i8 %select_ln25_5

]]></Node>
<StgValue><ssdm name="select_ln25_6"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="4">
<![CDATA[
hls_label_1:42  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:47  %sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:49  %sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_1"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:51  %sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_1"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:53  %sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_1"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:55  %sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_1"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:57  %sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_1"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:59  %sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_1"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:61  %sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_1"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:62  %icmp_ln25_7 = icmp eq i3 %trunc_ln186, 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_7"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:63  %icmp_ln25_8 = icmp eq i3 %trunc_ln186, 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_8"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:64  %icmp_ln25_9 = icmp eq i3 %trunc_ln186, 2

]]></Node>
<StgValue><ssdm name="icmp_ln25_9"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:65  %icmp_ln25_10 = icmp eq i3 %trunc_ln186, 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_10"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:66  %icmp_ln25_11 = icmp eq i3 %trunc_ln186, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25_11"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:67  %icmp_ln25_12 = icmp eq i3 %trunc_ln186, -3

]]></Node>
<StgValue><ssdm name="icmp_ln25_12"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:68  %icmp_ln25_13 = icmp eq i3 %trunc_ln186, -2

]]></Node>
<StgValue><ssdm name="icmp_ln25_13"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:69  %select_ln25_7 = select i1 %icmp_ln25_13, i8 %sbox_6_load_1, i8 %sbox_5_load_1

]]></Node>
<StgValue><ssdm name="select_ln25_7"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:70  %or_ln25_4 = or i1 %icmp_ln25_13, %icmp_ln25_12

]]></Node>
<StgValue><ssdm name="or_ln25_4"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:71  %select_ln25_8 = select i1 %icmp_ln25_11, i8 %sbox_4_load_1, i8 %sbox_3_load_1

]]></Node>
<StgValue><ssdm name="select_ln25_8"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:72  %or_ln25_5 = or i1 %icmp_ln25_11, %icmp_ln25_10

]]></Node>
<StgValue><ssdm name="or_ln25_5"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:73  %select_ln25_9 = select i1 %icmp_ln25_9, i8 %sbox_2_load_1, i8 %sbox_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln25_9"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:74  %or_ln25_6 = or i1 %icmp_ln25_9, %icmp_ln25_8

]]></Node>
<StgValue><ssdm name="or_ln25_6"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:75  %select_ln25_10 = select i1 %icmp_ln25_7, i8 %sbox_0_load_1, i8 %sbox_7_load_1

]]></Node>
<StgValue><ssdm name="select_ln25_10"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:76  %select_ln25_11 = select i1 %or_ln25_4, i8 %select_ln25_7, i8 %select_ln25_8

]]></Node>
<StgValue><ssdm name="select_ln25_11"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:77  %or_ln25_7 = or i1 %or_ln25_4, %or_ln25_5

]]></Node>
<StgValue><ssdm name="or_ln25_7"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:78  %select_ln25_12 = select i1 %or_ln25_6, i8 %select_ln25_9, i8 %select_ln25_10

]]></Node>
<StgValue><ssdm name="select_ln25_12"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:79  %select_ln25_13 = select i1 %or_ln25_7, i8 %select_ln25_11, i8 %select_ln25_12

]]></Node>
<StgValue><ssdm name="select_ln25_13"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:82  %zext_ln187 = zext i5 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:83  %sbox_7_addr_2 = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="sbox_7_addr_2"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:84  %sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_2"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:85  %sbox_0_addr_2 = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="sbox_0_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:86  %sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_2"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:87  %sbox_1_addr_2 = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="sbox_1_addr_2"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:88  %sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_2"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:89  %sbox_2_addr_2 = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="sbox_2_addr_2"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:90  %sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_2"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:91  %sbox_3_addr_2 = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="sbox_3_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:92  %sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_2"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:93  %sbox_4_addr_2 = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="sbox_4_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:94  %sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_2"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:95  %sbox_5_addr_2 = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="sbox_5_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:96  %sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_2"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:97  %sbox_6_addr_2 = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="sbox_6_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:98  %sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_2"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:119  %zext_ln188 = zext i5 %lshr_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:120  %sbox_7_addr_3 = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_7_addr_3"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:121  %sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_3"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:122  %sbox_0_addr_3 = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_0_addr_3"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:123  %sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_3"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:124  %sbox_1_addr_3 = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_1_addr_3"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:125  %sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_3"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:126  %sbox_2_addr_3 = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_2_addr_3"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:127  %sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_3"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:128  %sbox_3_addr_3 = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_3_addr_3"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:129  %sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_3"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:130  %sbox_4_addr_3 = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_4_addr_3"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:131  %sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_3"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:132  %sbox_5_addr_3 = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_5_addr_3"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:133  %sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_3"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:134  %sbox_6_addr_3 = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sbox_6_addr_3"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:135  %sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_3"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:158  %RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:159  %xor_ln201_4 = xor i8 %RoundKey_0_load, %select_ln25_6

]]></Node>
<StgValue><ssdm name="xor_ln201_4"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:160  %xor_ln201 = xor i8 %xor_ln201_4, %Rcon_load

]]></Node>
<StgValue><ssdm name="xor_ln201"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:161  %lshr_ln201_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %s_0_0, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln201_1"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:162  %zext_ln201_1 = zext i5 %lshr_ln201_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_1"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:163  %RoundKey_0_addr_3 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_3"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:164  store i8 %xor_ln201, i8* %RoundKey_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:169  %RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:170  %xor_ln202 = xor i8 %RoundKey_1_load, %select_ln25_13

]]></Node>
<StgValue><ssdm name="xor_ln202"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:171  %RoundKey_1_addr_3 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_3"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:172  store i8 %xor_ln202, i8* %RoundKey_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:177  %RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:185  %RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:194  %RoundKey_4_load = load i8* %RoundKey_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:195  %xor_ln201_1 = xor i8 %RoundKey_4_load, %xor_ln201

]]></Node>
<StgValue><ssdm name="xor_ln201_1"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:196  %RoundKey_4_addr_3 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_3"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:197  store i8 %xor_ln201_1, i8* %RoundKey_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:202  %RoundKey_5_load = load i8* %RoundKey_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:203  %xor_ln202_1 = xor i8 %RoundKey_5_load, %xor_ln202

]]></Node>
<StgValue><ssdm name="xor_ln202_1"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:204  %RoundKey_5_addr_3 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_3"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:205  store i8 %xor_ln202_1, i8* %RoundKey_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:210  %RoundKey_6_load = load i8* %RoundKey_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:218  %RoundKey_7_load = load i8* %RoundKey_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:226  %RoundKey_0_load_1 = load i8* %RoundKey_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_load_1"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:227  %xor_ln201_2 = xor i8 %RoundKey_0_load_1, %xor_ln201_1

]]></Node>
<StgValue><ssdm name="xor_ln201_2"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:228  %or_ln201 = or i5 %lshr_ln201_1, 1

]]></Node>
<StgValue><ssdm name="or_ln201"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:229  %zext_ln201_4 = zext i5 %or_ln201 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_4"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:230  %RoundKey_0_addr_5 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_5"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:231  store i8 %xor_ln201_2, i8* %RoundKey_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:236  %RoundKey_1_load_1 = load i8* %RoundKey_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_load_1"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:237  %xor_ln202_2 = xor i8 %RoundKey_1_load_1, %xor_ln202_1

]]></Node>
<StgValue><ssdm name="xor_ln202_2"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:238  %RoundKey_1_addr_5 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_5"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:239  store i8 %xor_ln202_2, i8* %RoundKey_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:244  %RoundKey_2_load_1 = load i8* %RoundKey_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_load_1"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:252  %RoundKey_3_load_1 = load i8* %RoundKey_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_load_1"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:256  %add_ln201_3 = add i8 -4, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln201_3"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:257  %lshr_ln201_4 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln201_3, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln201_4"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:258  %zext_ln201_5 = zext i5 %lshr_ln201_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201_5"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:259  %RoundKey_4_addr_4 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln201_5

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_4"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:260  %RoundKey_4_load_1 = load i8* %RoundKey_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load_1"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:264  %add_ln202_3 = add i8 -3, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln202_3"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:265  %lshr_ln202_3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln202_3, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_3"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:266  %zext_ln202_3 = zext i5 %lshr_ln202_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_3"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:267  %RoundKey_5_addr_4 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln202_3

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_4"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:268  %RoundKey_5_load_1 = load i8* %RoundKey_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load_1"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:272  %add_ln203_3 = add i8 -2, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:273  %lshr_ln203_3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln203_3, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_3"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:274  %zext_ln203_3 = zext i5 %lshr_ln203_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:275  %RoundKey_6_addr_4 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_4"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:276  %RoundKey_6_load_1 = load i8* %RoundKey_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load_1"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:280  %add_ln204_3 = add i8 -1, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln204_3"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:281  %lshr_ln204_3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204_3, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_3"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="5">
<![CDATA[
hls_label_1:282  %zext_ln204_3 = zext i5 %lshr_ln204_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_3"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:283  %RoundKey_7_addr_4 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln204_3

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_4"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:284  %RoundKey_7_load_1 = load i8* %RoundKey_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load_1"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:288  %add_ln175 = add i8 16, %s_0_0

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln177"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:84  %sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_2"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:86  %sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_2"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:88  %sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_2"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:90  %sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_2"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:92  %sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_2"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:94  %sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_2"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:96  %sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_2"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:98  %sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_2"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:99  %icmp_ln25_14 = icmp eq i3 %trunc_ln187, 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_14"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:100  %icmp_ln25_15 = icmp eq i3 %trunc_ln187, 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_15"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:101  %icmp_ln25_16 = icmp eq i3 %trunc_ln187, 2

]]></Node>
<StgValue><ssdm name="icmp_ln25_16"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:102  %icmp_ln25_17 = icmp eq i3 %trunc_ln187, 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_17"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:103  %icmp_ln25_18 = icmp eq i3 %trunc_ln187, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25_18"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:104  %icmp_ln25_19 = icmp eq i3 %trunc_ln187, -3

]]></Node>
<StgValue><ssdm name="icmp_ln25_19"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:105  %icmp_ln25_20 = icmp eq i3 %trunc_ln187, -2

]]></Node>
<StgValue><ssdm name="icmp_ln25_20"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:106  %select_ln25_14 = select i1 %icmp_ln25_20, i8 %sbox_6_load_2, i8 %sbox_5_load_2

]]></Node>
<StgValue><ssdm name="select_ln25_14"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:107  %or_ln25_8 = or i1 %icmp_ln25_20, %icmp_ln25_19

]]></Node>
<StgValue><ssdm name="or_ln25_8"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:108  %select_ln25_15 = select i1 %icmp_ln25_18, i8 %sbox_4_load_2, i8 %sbox_3_load_2

]]></Node>
<StgValue><ssdm name="select_ln25_15"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:109  %or_ln25_9 = or i1 %icmp_ln25_18, %icmp_ln25_17

]]></Node>
<StgValue><ssdm name="or_ln25_9"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:110  %select_ln25_16 = select i1 %icmp_ln25_16, i8 %sbox_2_load_2, i8 %sbox_1_load_2

]]></Node>
<StgValue><ssdm name="select_ln25_16"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:111  %or_ln25_10 = or i1 %icmp_ln25_16, %icmp_ln25_15

]]></Node>
<StgValue><ssdm name="or_ln25_10"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:112  %select_ln25_17 = select i1 %icmp_ln25_14, i8 %sbox_0_load_2, i8 %sbox_7_load_2

]]></Node>
<StgValue><ssdm name="select_ln25_17"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:113  %select_ln25_18 = select i1 %or_ln25_8, i8 %select_ln25_14, i8 %select_ln25_15

]]></Node>
<StgValue><ssdm name="select_ln25_18"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:114  %or_ln25_11 = or i1 %or_ln25_8, %or_ln25_9

]]></Node>
<StgValue><ssdm name="or_ln25_11"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:115  %select_ln25_19 = select i1 %or_ln25_10, i8 %select_ln25_16, i8 %select_ln25_17

]]></Node>
<StgValue><ssdm name="select_ln25_19"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:116  %select_ln25_20 = select i1 %or_ln25_11, i8 %select_ln25_18, i8 %select_ln25_19

]]></Node>
<StgValue><ssdm name="select_ln25_20"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:121  %sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_7_load_3"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:123  %sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_0_load_3"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:125  %sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_1_load_3"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:127  %sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_2_load_3"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:129  %sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_3_load_3"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:131  %sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_4_load_3"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:133  %sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_5_load_3"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:135  %sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_6_load_3"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:136  %icmp_ln25_21 = icmp eq i3 %trunc_ln188, 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_21"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:137  %icmp_ln25_22 = icmp eq i3 %trunc_ln188, 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_22"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:138  %icmp_ln25_23 = icmp eq i3 %trunc_ln188, 2

]]></Node>
<StgValue><ssdm name="icmp_ln25_23"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:139  %icmp_ln25_24 = icmp eq i3 %trunc_ln188, 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_24"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:140  %icmp_ln25_25 = icmp eq i3 %trunc_ln188, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25_25"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:141  %icmp_ln25_26 = icmp eq i3 %trunc_ln188, -3

]]></Node>
<StgValue><ssdm name="icmp_ln25_26"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:142  %icmp_ln25_27 = icmp eq i3 %trunc_ln188, -2

]]></Node>
<StgValue><ssdm name="icmp_ln25_27"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:143  %select_ln25_21 = select i1 %icmp_ln25_27, i8 %sbox_6_load_3, i8 %sbox_5_load_3

]]></Node>
<StgValue><ssdm name="select_ln25_21"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:144  %or_ln25_12 = or i1 %icmp_ln25_27, %icmp_ln25_26

]]></Node>
<StgValue><ssdm name="or_ln25_12"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:145  %select_ln25_22 = select i1 %icmp_ln25_25, i8 %sbox_4_load_3, i8 %sbox_3_load_3

]]></Node>
<StgValue><ssdm name="select_ln25_22"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:146  %or_ln25_13 = or i1 %icmp_ln25_25, %icmp_ln25_24

]]></Node>
<StgValue><ssdm name="or_ln25_13"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:147  %select_ln25_23 = select i1 %icmp_ln25_23, i8 %sbox_2_load_3, i8 %sbox_1_load_3

]]></Node>
<StgValue><ssdm name="select_ln25_23"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:148  %or_ln25_14 = or i1 %icmp_ln25_23, %icmp_ln25_22

]]></Node>
<StgValue><ssdm name="or_ln25_14"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:149  %select_ln25_24 = select i1 %icmp_ln25_21, i8 %sbox_0_load_3, i8 %sbox_7_load_3

]]></Node>
<StgValue><ssdm name="select_ln25_24"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:150  %select_ln25_25 = select i1 %or_ln25_12, i8 %select_ln25_21, i8 %select_ln25_22

]]></Node>
<StgValue><ssdm name="select_ln25_25"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:151  %or_ln25_15 = or i1 %or_ln25_12, %or_ln25_13

]]></Node>
<StgValue><ssdm name="or_ln25_15"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:152  %select_ln25_26 = select i1 %or_ln25_14, i8 %select_ln25_23, i8 %select_ln25_24

]]></Node>
<StgValue><ssdm name="select_ln25_26"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:153  %select_ln25_27 = select i1 %or_ln25_15, i8 %select_ln25_25, i8 %select_ln25_26

]]></Node>
<StgValue><ssdm name="select_ln25_27"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:178  %xor_ln203 = xor i8 %RoundKey_2_load, %select_ln25_20

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:179  %RoundKey_2_addr_3 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_3"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:180  store i8 %xor_ln203, i8* %RoundKey_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:186  %xor_ln204 = xor i8 %RoundKey_3_load, %select_ln25_27

]]></Node>
<StgValue><ssdm name="xor_ln204"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:187  %RoundKey_3_addr_3 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_3"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:188  store i8 %xor_ln204, i8* %RoundKey_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:189  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:211  %xor_ln203_1 = xor i8 %RoundKey_6_load, %xor_ln203

]]></Node>
<StgValue><ssdm name="xor_ln203_1"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:212  %RoundKey_6_addr_3 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_3"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:213  store i8 %xor_ln203_1, i8* %RoundKey_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:219  %xor_ln204_1 = xor i8 %RoundKey_7_load, %xor_ln204

]]></Node>
<StgValue><ssdm name="xor_ln204_1"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:220  %RoundKey_7_addr_3 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln201_1

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_3"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:221  store i8 %xor_ln204_1, i8* %RoundKey_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:245  %xor_ln203_2 = xor i8 %RoundKey_2_load_1, %xor_ln203_1

]]></Node>
<StgValue><ssdm name="xor_ln203_2"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:246  %RoundKey_2_addr_5 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_5"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:247  store i8 %xor_ln203_2, i8* %RoundKey_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:253  %xor_ln204_2 = xor i8 %RoundKey_3_load_1, %xor_ln204_1

]]></Node>
<StgValue><ssdm name="xor_ln204_2"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:254  %RoundKey_3_addr_5 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_5"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:255  store i8 %xor_ln204_2, i8* %RoundKey_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:260  %RoundKey_4_load_1 = load i8* %RoundKey_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_4_load_1"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:261  %xor_ln201_3 = xor i8 %RoundKey_4_load_1, %xor_ln201_2

]]></Node>
<StgValue><ssdm name="xor_ln201_3"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:262  %RoundKey_4_addr_5 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="RoundKey_4_addr_5"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:263  store i8 %xor_ln201_3, i8* %RoundKey_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:268  %RoundKey_5_load_1 = load i8* %RoundKey_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_5_load_1"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:269  %xor_ln202_3 = xor i8 %RoundKey_5_load_1, %xor_ln202_2

]]></Node>
<StgValue><ssdm name="xor_ln202_3"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:270  %RoundKey_5_addr_5 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="RoundKey_5_addr_5"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:271  store i8 %xor_ln202_3, i8* %RoundKey_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:276  %RoundKey_6_load_1 = load i8* %RoundKey_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_6_load_1"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:277  %xor_ln203_3 = xor i8 %RoundKey_6_load_1, %xor_ln203_2

]]></Node>
<StgValue><ssdm name="xor_ln203_3"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:278  %RoundKey_6_addr_5 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="RoundKey_6_addr_5"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:279  store i8 %xor_ln203_3, i8* %RoundKey_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="5">
<![CDATA[
hls_label_1:284  %RoundKey_7_load_1 = load i8* %RoundKey_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_7_load_1"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:285  %xor_ln204_3 = xor i8 %RoundKey_7_load_1, %xor_ln204_2

]]></Node>
<StgValue><ssdm name="xor_ln204_3"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:286  %RoundKey_7_addr_5 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="RoundKey_7_addr_5"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_1:287  store i8 %xor_ln204_3, i8* %RoundKey_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:289  br label %1

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln206"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
