--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30660 paths analyzed, 5160 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.401ns.
--------------------------------------------------------------------------------
Slack:                  11.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_control/state_q_FSM_FFd3 (FF)
  Destination:          tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.350ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.289 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_control/state_q_FSM_FFd3 to tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.AQ      Tcko                  0.525   tdc_control/state_q_FSM_FFd3
                                                       tdc_control/state_q_FSM_FFd3
    SLICE_X14Y23.D5      net (fanout=61)       3.460   tdc_control/state_q_FSM_FFd3
    SLICE_X14Y23.D       Tilo                  0.235   f1_FIFO_writing_done
                                                       tdc_control/state_q_FSM_FFd4-In1
    SLICE_X14Y53.C2      net (fanout=1)        2.423   tdc_control/state_q_FSM_FFd4-In2
    SLICE_X14Y53.C       Tilo                  0.235   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In5
    SLICE_X14Y53.B5      net (fanout=1)        0.438   tdc_control/state_q_FSM_FFd4-In6
    SLICE_X14Y53.B       Tilo                  0.235   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In9
    SLICE_X14Y53.AX      net (fanout=1)        0.685   tdc_control/state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.350ns (1.344ns logic, 7.006ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  11.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X12Y31.D3      net (fanout=4)        0.868   fifo_manager/fifo/fifo_counter[0]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.914ns (2.040ns logic, 5.874ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X12Y31.D4      net (fanout=5)        0.815   fifo_manager/fifo/fifo_counter[1]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (2.040ns logic, 5.821ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  12.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_control/state_q_FSM_FFd3 (FF)
  Destination:          tdc_control/state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.289 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_control/state_q_FSM_FFd3 to tdc_control/state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.AQ      Tcko                  0.525   tdc_control/state_q_FSM_FFd3
                                                       tdc_control/state_q_FSM_FFd3
    SLICE_X14Y23.D5      net (fanout=61)       3.460   tdc_control/state_q_FSM_FFd3
    SLICE_X14Y23.D       Tilo                  0.235   f1_FIFO_writing_done
                                                       tdc_control/state_q_FSM_FFd4-In1
    SLICE_X14Y53.C2      net (fanout=1)        2.423   tdc_control/state_q_FSM_FFd4-In2
    SLICE_X14Y53.C       Tilo                  0.235   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In5
    SLICE_X14Y53.B5      net (fanout=1)        0.438   tdc_control/state_q_FSM_FFd4-In6
    SLICE_X14Y53.CLK     Tas                   0.349   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In9
                                                       tdc_control/state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (1.344ns logic, 6.321ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  12.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.585ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X12Y31.D3      net (fanout=4)        0.868   fifo_manager/fifo/fifo_counter[0]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.585ns (1.711ns logic, 5.874ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  12.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.547ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X12Y31.D3      net (fanout=4)        0.868   fifo_manager/fifo/fifo_counter[0]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.547ns (1.673ns logic, 5.874ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  12.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X12Y31.D4      net (fanout=5)        0.815   fifo_manager/fifo/fifo_counter[1]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.532ns (1.711ns logic, 5.821ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  12.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X12Y31.D4      net (fanout=5)        0.815   fifo_manager/fifo/fifo_counter[1]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (1.673ns logic, 5.821ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.492ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X11Y30.B3      net (fanout=61)       0.609   fifo_manager/fifo_counter_7
    SLICE_X11Y30.B       Tilo                  0.259   fifo_manager/fifo/N260
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y36.A6       net (fanout=11)       1.386   fifo_manager/fifo/N117
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (2.045ns logic, 5.447ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y30.B2      net (fanout=5)        0.574   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y30.B       Tilo                  0.259   fifo_manager/fifo/N260
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y36.A6       net (fanout=11)       1.386   fifo_manager/fifo/N117
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (2.045ns logic, 5.412ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  12.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.981ns (Levels of Logic = 3)
  Clock Path Skew:      0.530ns (1.151 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.BQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X7Y34.A3       net (fanout=15)       1.342   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X7Y34.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X18Y36.D1      net (fanout=1)        1.480   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X18Y36.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X14Y36.B5      net (fanout=1)        0.525   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X14Y36.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.130   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.981ns (2.504ns logic, 5.477ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  12.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/SP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem25/SP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X12Y31.D3      net (fanout=4)        0.868   fifo_manager/fifo/fifo_counter[0]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.098   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/SP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.287ns (1.413ns logic, 5.874ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  12.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X11Y30.B4      net (fanout=5)        0.385   fifo_manager/fifo/fifo_counter[2]
    SLICE_X11Y30.B       Tilo                  0.259   fifo_manager/fifo/N260
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y36.A6       net (fanout=11)       1.386   fifo_manager/fifo/N117
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (2.045ns logic, 5.223ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  12.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/SP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.234ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem25/SP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X12Y31.D4      net (fanout=5)        0.815   fifo_manager/fifo/fifo_counter[1]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.098   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/SP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.234ns (1.413ns logic, 5.821ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  12.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem45/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.216ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem45/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X12Y31.D3      net (fanout=4)        0.868   fifo_manager/fifo/fifo_counter[0]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X8Y42.A3       net (fanout=11)       1.872   fifo_manager/fifo/N11
    SLICE_X8Y42.A        Tilo                  0.254   fifo_manager/fifo/_n0073[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_4
    SLICE_X21Y39.A3      net (fanout=8)        1.669   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_12
    SLICE_X21Y39.AMUX    Tilo                  0.337   fifo_manager/fifo/_n0073[43]
                                                       fifo_manager/fifo/Mmux__n0073391
    SLICE_X20Y40.DX      net (fanout=1)        0.761   fifo_manager/fifo/_n0073[44]
    SLICE_X20Y40.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[44]
                                                       fifo_manager/fifo/Mram_buf_mem45/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.216ns (2.046ns logic, 5.170ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  12.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_control/state_q_FSM_FFd2 (FF)
  Destination:          tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_control/state_q_FSM_FFd2 to tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.CQ      Tcko                  0.430   tdc_control/state_q_FSM_FFd2
                                                       tdc_control/state_q_FSM_FFd2
    SLICE_X14Y23.D6      net (fanout=43)       2.420   tdc_control/state_q_FSM_FFd2
    SLICE_X14Y23.D       Tilo                  0.235   f1_FIFO_writing_done
                                                       tdc_control/state_q_FSM_FFd4-In1
    SLICE_X14Y53.C2      net (fanout=1)        2.423   tdc_control/state_q_FSM_FFd4-In2
    SLICE_X14Y53.C       Tilo                  0.235   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In5
    SLICE_X14Y53.B5      net (fanout=1)        0.438   tdc_control/state_q_FSM_FFd4-In6
    SLICE_X14Y53.B       Tilo                  0.235   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In9
    SLICE_X14Y53.AX      net (fanout=1)        0.685   tdc_control/state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (1.249ns logic, 5.966ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  12.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.530ns (1.151 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.BQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X22Y30.A4      net (fanout=15)       1.429   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X22Y30.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[39]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_113
    SLICE_X14Y36.C2      net (fanout=1)        1.592   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_113
    SLICE_X14Y36.C       Tilo                  0.235   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X14Y36.B4      net (fanout=1)        0.303   fifo_manager/serial_tx_TDC/N9
    SLICE_X14Y36.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.130   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (2.313ns logic, 5.454ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  12.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem17/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.250ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.640 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_1 to fifo_manager/fifo/Mram_buf_mem17/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AMUX    Tshcko                0.576   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_1
    SLICE_X0Y36.D2       net (fanout=101)      3.193   fifo_manager/fifo/wr_ptr[1]
    SLICE_X0Y36.CMUX     Topdc                 0.456   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]
                                                       fifo_manager/fifo/Mram_buf_mem17/SP.LOW
                                                       fifo_manager/fifo/Mram_buf_mem17/F7.SP
    SLICE_X5Y36.D4       net (fanout=1)        0.973   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]
    SLICE_X5Y36.D        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/Mmux__n007381
    SLICE_X0Y36.DX       net (fanout=1)        1.068   fifo_manager/fifo/_n0073[16]
    SLICE_X0Y36.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]
                                                       fifo_manager/fifo/Mram_buf_mem17/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.250ns (2.016ns logic, 5.234ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  12.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem45/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem45/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X12Y31.D4      net (fanout=5)        0.815   fifo_manager/fifo/fifo_counter[1]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X8Y42.A3       net (fanout=11)       1.872   fifo_manager/fifo/N11
    SLICE_X8Y42.A        Tilo                  0.254   fifo_manager/fifo/_n0073[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_4
    SLICE_X21Y39.A3      net (fanout=8)        1.669   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_12
    SLICE_X21Y39.AMUX    Tilo                  0.337   fifo_manager/fifo/_n0073[43]
                                                       fifo_manager/fifo/Mmux__n0073391
    SLICE_X20Y40.DX      net (fanout=1)        0.761   fifo_manager/fifo/_n0073[44]
    SLICE_X20Y40.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[44]
                                                       fifo_manager/fifo/Mram_buf_mem45/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (2.046ns logic, 5.117ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  12.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem44/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem44/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X12Y31.D3      net (fanout=4)        0.868   fifo_manager/fifo/fifo_counter[0]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X8Y42.A3       net (fanout=11)       1.872   fifo_manager/fifo/N11
    SLICE_X8Y42.A        Tilo                  0.254   fifo_manager/fifo/_n0073[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_4
    SLICE_X21Y39.A3      net (fanout=8)        1.669   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_12
    SLICE_X21Y39.A       Tilo                  0.259   fifo_manager/fifo/_n0073[43]
                                                       fifo_manager/fifo/Mmux__n0073381
    SLICE_X20Y39.DX      net (fanout=1)        0.785   fifo_manager/fifo/_n0073[43]
    SLICE_X20Y39.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[43]
                                                       fifo_manager/fifo/Mram_buf_mem44/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.162ns (1.968ns logic, 5.194ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  12.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X11Y30.B3      net (fanout=61)       0.609   fifo_manager/fifo_counter_7
    SLICE_X11Y30.B       Tilo                  0.259   fifo_manager/fifo/N260
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y36.A6       net (fanout=11)       1.386   fifo_manager/fifo/N117
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (1.716ns logic, 5.447ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem22/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem22/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X12Y31.D3      net (fanout=4)        0.868   fifo_manager/fifo/fifo_counter[0]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y43.B1      net (fanout=9)        2.088   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y43.B       Tilo                  0.259   fifo_manager/fifo/_n0073[21]
                                                       fifo_manager/fifo/Mmux__n0073141
    SLICE_X12Y44.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[21]
    SLICE_X12Y44.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[21]
                                                       fifo_manager/fifo/Mram_buf_mem22/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.151ns (1.973ns logic, 5.178ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  12.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.740ns (Levels of Logic = 3)
  Clock Path Skew:      0.530ns (1.151 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X22Y30.A6      net (fanout=16)       1.402   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X22Y30.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[39]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_113
    SLICE_X14Y36.C2      net (fanout=1)        1.592   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_113
    SLICE_X14Y36.C       Tilo                  0.235   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X14Y36.B4      net (fanout=1)        0.303   fifo_manager/serial_tx_TDC/N9
    SLICE_X14Y36.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.130   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (2.313ns logic, 5.427ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  12.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y30.B2      net (fanout=5)        0.574   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y30.B       Tilo                  0.259   fifo_manager/fifo/N260
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y36.A6       net (fanout=11)       1.386   fifo_manager/fifo/N117
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.128ns (1.716ns logic, 5.412ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  12.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X11Y30.B3      net (fanout=61)       0.609   fifo_manager/fifo_counter_7
    SLICE_X11Y30.B       Tilo                  0.259   fifo_manager/fifo/N260
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y36.A6       net (fanout=11)       1.386   fifo_manager/fifo/N117
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.125ns (1.678ns logic, 5.447ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem44/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.109ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.682 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem44/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X12Y31.D4      net (fanout=5)        0.815   fifo_manager/fifo/fifo_counter[1]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X8Y42.A3       net (fanout=11)       1.872   fifo_manager/fifo/N11
    SLICE_X8Y42.A        Tilo                  0.254   fifo_manager/fifo/_n0073[4]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_4
    SLICE_X21Y39.A3      net (fanout=8)        1.669   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_12
    SLICE_X21Y39.A       Tilo                  0.259   fifo_manager/fifo/_n0073[43]
                                                       fifo_manager/fifo/Mmux__n0073381
    SLICE_X20Y39.DX      net (fanout=1)        0.785   fifo_manager/fifo/_n0073[43]
    SLICE_X20Y39.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[43]
                                                       fifo_manager/fifo/Mram_buf_mem44/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (1.968ns logic, 5.141ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  12.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem22/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem22/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X12Y31.D4      net (fanout=5)        0.815   fifo_manager/fifo/fifo_counter[1]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y43.B1      net (fanout=9)        2.088   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y43.B       Tilo                  0.259   fifo_manager/fifo/_n0073[21]
                                                       fifo_manager/fifo/Mmux__n0073141
    SLICE_X12Y44.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[21]
    SLICE_X12Y44.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[21]
                                                       fifo_manager/fifo/Mram_buf_mem22/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (1.973ns logic, 5.125ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  12.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_control/state_q_FSM_FFd1 (FF)
  Destination:          tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.132ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_control/state_q_FSM_FFd1 to tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.AQ      Tcko                  0.430   tdc_control/state_q_FSM_FFd2
                                                       tdc_control/state_q_FSM_FFd1
    SLICE_X14Y23.D4      net (fanout=92)       2.337   tdc_control/state_q_FSM_FFd1
    SLICE_X14Y23.D       Tilo                  0.235   f1_FIFO_writing_done
                                                       tdc_control/state_q_FSM_FFd4-In1
    SLICE_X14Y53.C2      net (fanout=1)        2.423   tdc_control/state_q_FSM_FFd4-In2
    SLICE_X14Y53.C       Tilo                  0.235   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In5
    SLICE_X14Y53.B5      net (fanout=1)        0.438   tdc_control/state_q_FSM_FFd4-In6
    SLICE_X14Y53.B       Tilo                  0.235   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4-In9
    SLICE_X14Y53.AX      net (fanout=1)        0.685   tdc_control/state_q_FSM_FFd4-In
    SLICE_X14Y53.CLK     Tdick                 0.114   tdc_control/state_q_FSM_FFd4_1
                                                       tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (1.249ns logic, 5.883ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  12.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y30.B2      net (fanout=5)        0.574   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y30.B       Tilo                  0.259   fifo_manager/fifo/N260
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y36.A6       net (fanout=11)       1.386   fifo_manager/fifo/N117
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.AMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X20Y38.DX      net (fanout=1)        1.244   fifo_manager/fifo/_n0073[24]
    SLICE_X20Y38.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.090ns (1.678ns logic, 5.412ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  12.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem24/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.079ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.688 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem24/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X12Y31.D3      net (fanout=4)        0.868   fifo_manager/fifo/fifo_counter[0]
    SLICE_X12Y31.D       Tilo                  0.254   fifo_manager/fifo/rd_ptr[6]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X5Y36.A2       net (fanout=11)       1.554   fifo_manager/fifo/N11
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/fifo/_n0073[16]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X20Y36.A1      net (fanout=9)        2.208   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X20Y36.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/fifo/Mmux__n0073161
    SLICE_X20Y37.DX      net (fanout=1)        0.481   fifo_manager/fifo/_n0073[23]
    SLICE_X20Y37.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[23]
                                                       fifo_manager/fifo/Mram_buf_mem24/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (1.968ns logic, 5.111ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/DP.HIGH/CLK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/DP.LOW/CLK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/SP.HIGH/CLK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[12]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem13/SP.LOW/CLK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/DP.HIGH/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/DP.LOW/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/SP.HIGH/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/SP.LOW/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[18]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/DP.HIGH/CLK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[18]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/DP.LOW/CLK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[18]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/SP.HIGH/CLK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[18]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/SP.LOW/CLK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/DP.HIGH/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/DP.LOW/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/SP.HIGH/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/SP.LOW/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[15]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/DP.HIGH/CLK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[15]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/DP.LOW/CLK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[15]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/SP.HIGH/CLK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[15]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/SP.LOW/CLK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/DP.HIGH/CLK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/DP.LOW/CLK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/SP.HIGH/CLK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/SP.LOW/CLK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.401|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30660 paths, 0 nets, and 5746 connections

Design statistics:
   Minimum period:   8.401ns{1}   (Maximum frequency: 119.033MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 21 07:46:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



