#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Tue Dec 14 10:29:18 2021
# Process ID: 11252
# Current directory: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1
# Command line: vivado.exe -log VGAInterface.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source VGAInterface.tcl -notrace
# Log file: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/VGAInterface.vdi
# Journal file: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source VGAInterface.tcl -notrace
Command: link_design -top VGAInterface -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/.Xil/Vivado-11252-DESKTOP-UO8LOIU/VideoMemory/VideoMemory.dcp' for cell 'VideoMemory_invoegen'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/.Xil/Vivado-11252-DESKTOP-UO8LOIU/ClockingWizard/ClockingWizard.dcp' for cell 'clockingwizard_invoegen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1247.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clockingwizard_invoegen/inst/clkin1_ibufg, from the path connected to top-level port: Clk100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clockingwizard_invoegen/SysClk100MHz' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/sources_1/ip/ClockingWizard/ClockingWizard_board.xdc] for cell 'clockingwizard_invoegen/inst'
Finished Parsing XDC File [c:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/sources_1/ip/ClockingWizard/ClockingWizard_board.xdc] for cell 'clockingwizard_invoegen/inst'
Parsing XDC File [c:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/sources_1/ip/ClockingWizard/ClockingWizard.xdc] for cell 'clockingwizard_invoegen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/sources_1/ip/ClockingWizard/ClockingWizard.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/sources_1/ip/ClockingWizard/ClockingWizard.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1496.348 ; gain = 248.949
Finished Parsing XDC File [c:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/sources_1/ip/ClockingWizard/ClockingWizard.xdc] for cell 'clockingwizard_invoegen/inst'
Parsing XDC File [C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/constrs_1/imports/imports/ConfigVoltages.xdc]
Finished Parsing XDC File [C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/constrs_1/imports/imports/ConfigVoltages.xdc]
Parsing XDC File [C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/constrs_1/imports/imports/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.srcs/constrs_1/imports/imports/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1496.348 ; gain = 248.949
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1496.348 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 143150d7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1514.293 ; gain = 17.945

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 195390356

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1719.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 195390356

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1719.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dedd5670

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1719.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk100MHz_IBUF_BUFG_inst to drive 56 load(s) on clock net Clk100MHz_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 145b412c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1719.449 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 145b412c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1719.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 145b412c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1719.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               9  |              21  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1719.449 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 177a6c7e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1719.449 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 17 BRAM(s) out of a total of 29 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 29 newly gated: 17 Total Ports: 58
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1cc03ee4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1868.672 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cc03ee4e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.672 ; gain = 149.223

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1983ebf42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1868.672 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1983ebf42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1868.672 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.672 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1983ebf42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1868.672 ; gain = 372.324
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/VGAInterface_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGAInterface_drc_opted.rpt -pb VGAInterface_drc_opted.pb -rpx VGAInterface_drc_opted.rpx
Command: report_drc -file VGAInterface_drc_opted.rpt -pb VGAInterface_drc_opted.pb -rpx VGAInterface_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/VGAInterface_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.672 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: af2c59b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1868.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ac228c28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22d651d34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.642 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22d651d34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 1868.672 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22d651d34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.652 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26a13f2d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.806 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 258438862

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.883 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 258438862

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.885 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 29 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net WriteVideoMemory_invoegen/wea[0]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-81] Processed net WriteVideoMemory_invoegen/dina[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell WriteVideoMemory_invoegen/Addr_reg. 19 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.672 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            9  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           19  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           29  |             12  |                    15  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 23816a3e0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.672 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f24aeb3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.672 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f24aeb3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c51a57c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1131f7a33

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 122b89569

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b6efffb4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 136818426

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f7f4abb2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ac8574f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fcc64401

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15a37962d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.672 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15a37962d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c7066791

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.135 | TNS=-3092.361 |
Phase 1 Physical Synthesis Initialization | Checksum: 1be8ec26e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 100a9afee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1868.672 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c7066791

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.777. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 275ec13a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.672 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.672 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 275ec13a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 275ec13a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 275ec13a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.672 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 275ec13a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.672 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1868.672 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2305da29b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1868.672 ; gain = 0.000
Ending Placer Task | Checksum: 18e400200

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/VGAInterface_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file VGAInterface_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file VGAInterface_utilization_placed.rpt -pb VGAInterface_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file VGAInterface_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.672 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.26s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.672 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.777 | TNS=-3090.568 |
Phase 1 Physical Synthesis Initialization | Checksum: 108e8228c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.777 | TNS=-3090.568 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 108e8228c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.777 | TNS=-3090.568 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/CASCADEINB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias. Replicated 2 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.775 | TNS=-3090.627 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.773 | TNS=-3090.612 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.770 | TNS=-3090.591 |
INFO: [Physopt 32-572] Net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN. Replicated 5 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.762 | TNS=-3090.459 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/CASCADEINB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias. Replicated 2 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.717 | TNS=-3090.662 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.715 | TNS=-3090.197 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.713 | TNS=-3090.174 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN_5.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_5
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.696 | TNS=-3090.425 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/CASCADEINB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN_5.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_5
INFO: [Physopt 32-572] Net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_26_LOPT_REMAP
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.695 | TNS=-3090.306 |
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0_n_0.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.685 | TNS=-3090.457 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.621 | TNS=-3090.253 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.615 | TNS=-3090.092 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.612 | TNS=-3089.497 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias. Replicated 2 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.581 | TNS=-3088.466 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_2.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_2
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_2. Replicated 2 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.577 | TNS=-3089.258 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_4.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_4
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_4. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.577 | TNS=-3089.177 |
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_26_LOPT_REMAP
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.573 | TNS=-3089.173 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_26_LOPT_REMAP
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.567 | TNS=-3089.122 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6
INFO: [Physopt 32-572] Net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.553 | TNS=-3088.965 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_4.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_4
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_4. Replicated 2 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.549 | TNS=-3088.672 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_5
INFO: [Physopt 32-601] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Net driver VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_5 was replaced.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.548 | TNS=-3088.678 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_5
INFO: [Physopt 32-572] Net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__2_n_0.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__2
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.522 | TNS=-3088.113 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_26_LOPT_REMAP
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk100MHz_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk100MHz. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN_5.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_5
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.516 | TNS=-3087.833 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_5
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_27.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_36_LOPT_REMAP
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_27. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.503 | TNS=-3087.622 |
INFO: [Physopt 32-663] Processed net WriteVideoMemory_invoegen/wea[0]_repN.  Re-placed instance WriteVideoMemory_invoegen/WEn_reg_replica
INFO: [Physopt 32-735] Processed net WriteVideoMemory_invoegen/wea[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.497 | TNS=-3086.654 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_4.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_4
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.495 | TNS=-3085.646 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.481 | TNS=-3085.604 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk100MHz_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk100MHz. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.481 | TNS=-3085.604 |
Phase 3 Critical Path Optimization | Checksum: 108e8228c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.672 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.481 | TNS=-3085.604 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_2_replica_6
INFO: [Physopt 32-572] Net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[16]_alias_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.478 | TNS=-3085.575 |
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.476 | TNS=-3085.664 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.461 | TNS=-3085.584 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.461 | TNS=-3085.551 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0_repN.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_replica
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.459 | TNS=-3085.540 |
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/CASCADEINB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN_5.  Re-placed instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_1_replica_5
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[17]_alias_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.458 | TNS=-3085.538 |
INFO: [Physopt 32-81] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.456 | TNS=-3085.518 |
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_5
INFO: [Physopt 32-572] Net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk100MHz_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk100MHz. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DOUTB[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP_psdsp_replica_5
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[18]_alias_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0.  Did not re-place instance VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena
INFO: [Physopt 32-702] Processed net VideoMemory_invoegen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk100MHz_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk100MHz. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.456 | TNS=-3085.518 |
Phase 4 Critical Path Optimization | Checksum: 108e8228c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.456 | TNS=-3085.518 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.321  |          5.050  |           27  |              0  |                    34  |           0  |           2  |  00:00:05  |
|  Total          |          0.321  |          5.050  |           27  |              0  |                    34  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.672 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1be6f7874

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
266 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1868.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/VGAInterface_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a58d2674 ConstDB: 0 ShapeSum: c6a6a27f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1454e77ea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.082 ; gain = 33.410
Post Restoration Checksum: NetGraph: 4822dbda NumContArr: fd2b9c10 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1454e77ea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.090 ; gain = 33.418

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1454e77ea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1908.676 ; gain = 40.004

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1454e77ea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1908.676 ; gain = 40.004
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17d6ef297

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1930.676 ; gain = 62.004
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.415 | TNS=-3048.978| WHS=-0.169 | THS=-6.439 |

Phase 2 Router Initialization | Checksum: 203c58692

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1930.676 ; gain = 62.004

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 486
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 486
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 203c58692

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1931.934 ; gain = 63.262
Phase 3 Initial Routing | Checksum: ba5064e3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1970.859 ; gain = 102.188

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.627 | TNS=-3149.001| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: aca79b66

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1970.859 ; gain = 102.188

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.144 | TNS=-3154.860| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b4765401

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1970.859 ; gain = 102.188
Phase 4 Rip-up And Reroute | Checksum: 1b4765401

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1970.859 ; gain = 102.188

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b8867634

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1970.859 ; gain = 102.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.627 | TNS=-3149.001| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ce0b5499

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1970.859 ; gain = 102.188

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ce0b5499

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1970.859 ; gain = 102.188
Phase 5 Delay and Skew Optimization | Checksum: 1ce0b5499

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1970.859 ; gain = 102.188

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dffa1dd5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1970.859 ; gain = 102.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.620 | TNS=-3147.413| WHS=0.109  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: dffa1dd5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1970.859 ; gain = 102.188
Phase 6 Post Hold Fix | Checksum: dffa1dd5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1970.859 ; gain = 102.188

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.405144 %
  Global Horizontal Routing Utilization  = 0.278559 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 186fd3578

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1970.859 ; gain = 102.188

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 186fd3578

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1970.859 ; gain = 102.188

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c5132746

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1970.859 ; gain = 102.188

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.620 | TNS=-3147.413| WHS=0.109  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c5132746

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1970.859 ; gain = 102.188
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1970.859 ; gain = 102.188

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
284 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1970.859 ; gain = 102.188
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1970.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/VGAInterface_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGAInterface_drc_routed.rpt -pb VGAInterface_drc_routed.pb -rpx VGAInterface_drc_routed.rpx
Command: report_drc -file VGAInterface_drc_routed.rpt -pb VGAInterface_drc_routed.pb -rpx VGAInterface_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/VGAInterface_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file VGAInterface_methodology_drc_routed.rpt -pb VGAInterface_methodology_drc_routed.pb -rpx VGAInterface_methodology_drc_routed.rpx
Command: report_methodology -file VGAInterface_methodology_drc_routed.rpt -pb VGAInterface_methodology_drc_routed.pb -rpx VGAInterface_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht3/RandomPixels/RandomPixels.runs/impl_1/VGAInterface_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file VGAInterface_power_routed.rpt -pb VGAInterface_power_summary_routed.pb -rpx VGAInterface_power_routed.rpx
Command: report_power -file VGAInterface_power_routed.rpt -pb VGAInterface_power_summary_routed.pb -rpx VGAInterface_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
296 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file VGAInterface_route_status.rpt -pb VGAInterface_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file VGAInterface_timing_summary_routed.rpt -pb VGAInterface_timing_summary_routed.pb -rpx VGAInterface_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file VGAInterface_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file VGAInterface_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file VGAInterface_bus_skew_routed.rpt -pb VGAInterface_bus_skew_routed.pb -rpx VGAInterface_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 10:31:05 2021...
