
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0.dcp' for cell 'slave_axi'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.441 ; gain = 0.000 ; free physical = 8193 ; free virtual = 13554
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0_board.xdc] for cell 'slave_axi/U0'
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0_board.xdc] for cell 'slave_axi/U0'
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xdc] for cell 'slave_axi/U0'
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xdc] for cell 'slave_axi/U0'
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/io.xdc]
Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.363 ; gain = 0.000 ; free physical = 8097 ; free virtual = 13457
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2419.387 ; gain = 48.023 ; free physical = 8087 ; free virtual = 13448

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b1eba6f8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2571.199 ; gain = 151.812 ; free physical = 7715 ; free virtual = 13075

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fd8711cc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ecde16b4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 15 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 26e238d45

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 13 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 26e238d45

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 26e238d45

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 217a7aa91

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              11  |                                              1  |
|  Constant propagation         |               1  |              15  |                                              0  |
|  Sweep                        |               1  |              13  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904
Ending Logic Optimization Task | Checksum: df49cabb

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: df49cabb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: df49cabb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904
Ending Netlist Obfuscation Task | Checksum: df49cabb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2742.168 ; gain = 0.000 ; free physical = 7543 ; free virtual = 12904
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2742.168 ; gain = 370.805 ; free physical = 7543 ; free virtual = 12904
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2782.188 ; gain = 0.000 ; free physical = 7535 ; free virtual = 12897
INFO: [Common 17-1381] The checkpoint '/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7476 ; free virtual = 12837
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d9ddaa0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7476 ; free virtual = 12837
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7476 ; free virtual = 12837

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a87458fd

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7506 ; free virtual = 12867

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: feb7746a

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7521 ; free virtual = 12882

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: feb7746a

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7521 ; free virtual = 12882
Phase 1 Placer Initialization | Checksum: feb7746a

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7521 ; free virtual = 12882

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11846d37e

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7519 ; free virtual = 12880

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cad0350f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7519 ; free virtual = 12880

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7497 ; free virtual = 12858

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: ea98b63e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7497 ; free virtual = 12858
Phase 2.3 Global Placement Core | Checksum: db8b7254

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7497 ; free virtual = 12858
Phase 2 Global Placement | Checksum: db8b7254

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7497 ; free virtual = 12858

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d4b0c7e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7497 ; free virtual = 12858

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1831316c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7496 ; free virtual = 12857

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21a2a539a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7496 ; free virtual = 12857

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 172ddc0ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7496 ; free virtual = 12857

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c0aca586

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7494 ; free virtual = 12855

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d6eab267

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7494 ; free virtual = 12855

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2784d366c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7494 ; free virtual = 12855
Phase 3 Detail Placement | Checksum: 2784d366c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7494 ; free virtual = 12855

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1feb6cfde

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.689 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12cd6c56d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12cd5d52e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856
Phase 4.1.1.1 BUFG Insertion | Checksum: 1feb6cfde

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.689. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856
Phase 4.1 Post Commit Optimization | Checksum: 15212fa65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15212fa65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15212fa65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856
Phase 4.3 Placer Reporting | Checksum: 15212fa65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 162a120da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856
Ending Placer Task | Checksum: 137f7daf7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12856
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7512 ; free virtual = 12875
INFO: [Common 17-1381] The checkpoint '/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7502 ; free virtual = 12863
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7512 ; free virtual = 12874
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2922.445 ; gain = 0.000 ; free physical = 7478 ; free virtual = 12841
INFO: [Common 17-1381] The checkpoint '/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: d74c2b1d ConstDB: 0 ShapeSum: 60abafda RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e086e5c6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2929.266 ; gain = 6.820 ; free physical = 7350 ; free virtual = 12712
Post Restoration Checksum: NetGraph: 6bd43fc4 NumContArr: 74b2a602 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e086e5c6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2929.266 ; gain = 6.820 ; free physical = 7351 ; free virtual = 12713

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e086e5c6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2945.262 ; gain = 22.816 ; free physical = 7325 ; free virtual = 12687

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e086e5c6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2945.262 ; gain = 22.816 ; free physical = 7325 ; free virtual = 12687
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1685311e2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2962.145 ; gain = 39.699 ; free physical = 7315 ; free virtual = 12677
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.663  | TNS=0.000  | WHS=-0.165 | THS=-7.124 |

Phase 2 Router Initialization | Checksum: 18e1b2dfd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2962.145 ; gain = 39.699 ; free physical = 7316 ; free virtual = 12678

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 342
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 342
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18e1b2dfd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7313 ; free virtual = 12675
Phase 3 Initial Routing | Checksum: 1fb747bd3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7315 ; free virtual = 12677

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.228  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f70442db

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7316 ; free virtual = 12678

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.228  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d7ddf943

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7316 ; free virtual = 12678
Phase 4 Rip-up And Reroute | Checksum: 1d7ddf943

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7316 ; free virtual = 12678

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d7ddf943

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7316 ; free virtual = 12678

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d7ddf943

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7316 ; free virtual = 12678
Phase 5 Delay and Skew Optimization | Checksum: 1d7ddf943

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7316 ; free virtual = 12678

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 198b219b0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7315 ; free virtual = 12677
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.343  | TNS=0.000  | WHS=0.116  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f9cfb392

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7315 ; free virtual = 12677
Phase 6 Post Hold Fix | Checksum: f9cfb392

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7315 ; free virtual = 12677

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0387802 %
  Global Horizontal Routing Utilization  = 0.061021 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f9cfb392

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7315 ; free virtual = 12677

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f9cfb392

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.496 ; gain = 42.051 ; free physical = 7314 ; free virtual = 12676

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: bef1fb5a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.504 ; gain = 58.059 ; free physical = 7314 ; free virtual = 12676

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.343  | TNS=0.000  | WHS=0.116  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: bef1fb5a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.504 ; gain = 58.059 ; free physical = 7315 ; free virtual = 12677
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.504 ; gain = 58.059 ; free physical = 7342 ; free virtual = 12704

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.504 ; gain = 58.059 ; free physical = 7342 ; free virtual = 12704
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2980.504 ; gain = 0.000 ; free physical = 7340 ; free virtual = 12704
INFO: [Common 17-1381] The checkpoint '/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jun  7 16:33:21 2022. For additional details about this file, please refer to the WebTalk help file at /local/home/cadmgr/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3328.613 ; gain = 255.625 ; free physical = 7305 ; free virtual = 12672
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 16:33:21 2022...
