

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Sun Sep 25 17:19:07 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F16Q40
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	bssBANK5,global,class=BANK5,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	text1,global,reloc=2,class=CODE,delta=1
    11                           	psect	text2,global,reloc=2,class=CODE,delta=1
    12                           	psect	text3,global,reloc=2,class=CODE,delta=1
    13                           	psect	text4,global,reloc=2,class=CODE,delta=1
    14                           	psect	text5,global,reloc=4,class=CODE,delta=1
    15                           	psect	text6,global,reloc=2,class=CODE,delta=1
    16                           	psect	text7,global,reloc=4,class=CODE,delta=1
    17                           	psect	text8,global,reloc=2,class=CODE,delta=1
    18                           	psect	text9,global,reloc=2,class=CODE,delta=1
    19                           	psect	text10,global,reloc=4,class=CODE,delta=1
    20                           	psect	text11,global,reloc=4,class=CODE,delta=1
    21                           	psect	text12,global,reloc=4,class=CODE,delta=1
    22                           	psect	text13,global,reloc=2,class=CODE,delta=1
    23                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    24                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    25                           	psect	text14,global,reloc=2,class=CODE,delta=1
    26                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    27                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    28                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    29  0000                     
    30                           ; Version 2.36
    31                           ; Generated 28/01/2022 GMT
    32                           ; 
    33                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    34                           ; All rights reserved.
    35                           ; 
    36                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    37                           ; 
    38                           ; Redistribution and use in source and binary forms, with or without modification, are
    39                           ; permitted provided that the following conditions are met:
    40                           ; 
    41                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    42                           ;        conditions and the following disclaimer.
    43                           ; 
    44                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    45                           ;        of conditions and the following disclaimer in the documentation and/or other
    46                           ;        materials provided with the distribution. Publication is not required when
    47                           ;        this file is used in an embedded application.
    48                           ; 
    49                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    50                           ;        software without specific prior written permission.
    51                           ; 
    52                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    53                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    54                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    55                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    56                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    57                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    58                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    59                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    60                           ; 
    61                           ; 
    62                           ; Code-generator required, PIC18F16Q40 Definitions
    63                           ; 
    64                           ; SFR Addresses
    65  0000                     
    66 ;; Function _UART1_DefaultFramingErrorHandler is unused but had its address taken
    67  0000                     
    68 ;; Function _UART1_DefaultOverrunErrorHandler is unused but had its address taken
    69  0000                     
    70 ;; Function _UART1_DefaultErrorHandler is unused but had its address taken
    71  0000                     
    72 ;; Function _I2C1_SlaveDefRdInterruptHandler is unused but had its address taken
    73  0000                     
    74 ;; Function _I2C1_SlaveDefWrInterruptHandler is unused but had its address taken
    75  0000                     
    76 ;; Function _I2C1_SlaveDefAddrInterruptHandler is unused but had its address taken
    77  0000                     
    78 ;; Function _I2C1_SlaveDefWrColInterruptHandler is unused but had its address taken
    79  0000                     
    80 ;; Function _I2C1_SlaveDefBusColInterruptHandler is unused but had its address taken
    81  0000                     _ADERRL	set	989
    82  0000                     _ADERRH	set	990
    83  0000                     _ADPREVL	set	1000
    84  0000                     _ADPREVH	set	1001
    85  0000                     _ADFLTRL	set	993
    86  0000                     _ADFLTRH	set	994
    87  0000                     _ADACCL	set	995
    88  0000                     _ADACCH	set	996
    89  0000                     _ADCNT	set	998
    90  0000                     _ADRESL	set	1002
    91  0000                     _ADRESH	set	1003
    92  0000                     _ADCON0	set	1011
    93  0000                     _ADCON1	set	1012
    94  0000                     _ADPREH	set	1010
    95  0000                     _ADPREL	set	1009
    96  0000                     _ADCAP	set	1008
    97  0000                     _ADACQH	set	1007
    98  0000                     _ADPCH	set	1004
    99  0000                     _ADRPT	set	999
   100  0000                     _ADACCU	set	997
   101  0000                     _ADSTPTH	set	992
   102  0000                     _ADSTPTL	set	991
   103  0000                     _ADUTHH	set	988
   104  0000                     _ADUTHL	set	987
   105  0000                     _ADLTHH	set	986
   106  0000                     _T1CON	set	788
   107  0000                     _T1CLK	set	791
   108  0000                     _T1GATE	set	790
   109  0000                     _T0CON0	set	794
   110  0000                     _I2C1STAT0bits	set	664
   111  0000                     _I2C1ERRbits	set	663
   112  0000                     _I2C1ADR3	set	659
   113  0000                     _I2C1ADR1	set	657
   114  0000                     _I2C1ADR2	set	658
   115  0000                     _I2C1STAT1bits	set	665
   116  0000                     _I2C1PIR	set	666
   117  0000                     _I2C1BAUD	set	669
   118  0000                     _I2C1CON2	set	662
   119  0000                     _I2C1CON1	set	661
   120  0000                     _OSCTUNE	set	176
   121  0000                     _OSCFRQ	set	177
   122  0000                     _OSCEN	set	179
   123  0000                     _I2C1SCLPPS	set	625
   124  0000                     _U1RXPPS	set	626
   125  0000                     _CM1CON0bits	set	112
   126  0000                     _I2C1CON1bits	set	661
   127  0000                     _I2C1PIRbits	set	666
   128  0000                     _I2C1CON0bits	set	660
   129  0000                     _U1ERRIRbits	set	690
   130  0000                     _U1CON0bits	set	683
   131  0000                     _ADCON1bits	set	1012
   132  0000                     _ADSTATbits	set	1015
   133  0000                     _ADCON2bits	set	1013
   134  0000                     _ADCON3bits	set	1014
   135  0000                     _ADCON0bits	set	1011
   136  0000                     _T1GCONbits	set	789
   137  0000                     _T1CONbits	set	788
   138  0000                     _T0CON0bits	set	794
   139  0000                     _DSEN	set	8096
   140  0000                     _IVTLOCKbits	set	1113
   141  0000                     _LATBbits	set	1215
   142  0000                     _GIE	set	9911
   143  0000                     _PMD0	set	99
   144  0000                     _CM1CON0	set	112
   145  0000                     _RA2PPS	set	515
   146  0000                     _RC3PPS	set	532
   147  0000                     _I2C1SDAPPS	set	624
   148  0000                     _ANSELA	set	1024
   149  0000                     _ANSELB	set	1032
   150  0000                     _ANSELC	set	1040
   151  0000                     _LATA	set	1214
   152  0000                     _TRISA	set	1222
   153  0000                     _LATC	set	1216
   154  0000                     _LATB	set	1215
   155  0000                     _PORTAbits	set	1230
   156  0000                     _INTCON0bits	set	1238
   157  0000                     _TRISC	set	1224
   158  0000                     _TRISB	set	1223
   159  0000                     _IVTLOCK	set	1113
   160  0000                     _PIE7bits	set	1199
   161  0000                     _PIR4bits	set	1207
   162  0000                     _INLVLC	set	1044
   163  0000                     _SLRCONC	set	1043
   164  0000                     _ODCONC	set	1042
   165  0000                     _WPUC	set	1041
   166  0000                     _INLVLB	set	1036
   167  0000                     _SLRCONB	set	1035
   168  0000                     _ODCONB	set	1034
   169  0000                     _WPUB	set	1033
   170  0000                     _INLVLA	set	1028
   171  0000                     _SLRCONA	set	1027
   172  0000                     _ODCONA	set	1026
   173  0000                     _WPUA	set	1025
   174  0000                     _RC6PPS	set	535
   175  0000                     _I2C1RXB	set	650
   176  0000                     _I2C1TXB	set	651
   177  0000                     _I2C1CNTL	set	652
   178  0000                     _I2C1CON0	set	660
   179  0000                     _U1RXB	set	673
   180  0000                     _U1P1L	set	677
   181  0000                     _ACTCON	set	172
   182  0000                     _OSCCON1	set	173
   183  0000                     _CM1PCH	set	115
   184  0000                     _CM1NCH	set	114
   185  0000                     _CM1CON1	set	113
   186  0000                     _TMR1L	set	786
   187  0000                     _TMR1H	set	787
   188  0000                     _T1GCON	set	789
   189  0000                     _TMR0L	set	792
   190  0000                     _TMR0H	set	793
   191  0000                     _T0CON1	set	795
   192  0000                     _IPR1bits	set	872
   193  0000                     _IPR3bits	set	874
   194  0000                     _U1ERRIE	set	691
   195  0000                     _U1ERRIR	set	690
   196  0000                     _U1UIR	set	689
   197  0000                     _U1FIFO	set	688
   198  0000                     _U1BRGH	set	687
   199  0000                     _U1BRGL	set	686
   200  0000                     _U1CON2	set	685
   201  0000                     _U1CON1	set	684
   202  0000                     _U1CON0	set	683
   203  0000                     _U1P3H	set	682
   204  0000                     _U1P3L	set	681
   205  0000                     _U1P2H	set	680
   206  0000                     _U1P2L	set	679
   207  0000                     _U1P1H	set	678
   208  0000                     _U1TXB	set	675
   209  0000                     _OSCCON3	set	175
   210  0000                     _PMD5	set	104
   211  0000                     _PMD4	set	103
   212  0000                     _PMD3	set	102
   213  0000                     _PMD2	set	101
   214  0000                     _PMD1	set	100
   215  0000                     _I2C1ADB0	set	654
   216  0000                     _I2C1ADR0	set	656
   217  0000                     _I2C1CNTH	set	653
   218  0000                     _I2C1PIEbits	set	667
   219  0000                     _PIR1bits	set	1204
   220  0000                     _PIR3bits	set	1206
   221  0000                     _IDLEN	set	10135
   222  0000                     _IVTBASEL	set	1117
   223  0000                     _IVTBASEH	set	1118
   224  0000                     _IVTBASEU	set	1119
   225  0000                     _PIE1bits	set	1193
   226  0000                     _PIE3bits	set	1195
   227  0000                     _IPR7bits	set	878
   228  0000                     _ADLTHL	set	985
   229  0000                     _ADACQL	set	1006
   230  0000                     _ADCLK	set	1018
   231  0000                     _ADACT	set	1017
   232  0000                     _ADREF	set	1016
   233  0000                     _ADSTAT	set	1015
   234  0000                     _ADCON3	set	1014
   235  0000                     _ADCON2	set	1013
   236                           
   237                           ; #config settings
   238                           
   239                           	psect	cinit
   240  0003A0                     __pcinit:
   241                           	callstack 0
   242  0003A0                     start_initialization:
   243                           	callstack 0
   244  0003A0                     __initialization:
   245                           	callstack 0
   246                           
   247                           ; Clear objects allocated to BANK5 (128 bytes)
   248  0003A0  EE01  F160         	lfsr	0,__pbssBANK5
   249  0003A4  0E80               	movlw	128
   250  0003A6                     clear_0:
   251  0003A6  6AEE               	clrf	postinc0,c
   252  0003A8  06E8               	decf	wreg,f,c
   253  0003AA  E1FD               	bnz	clear_0
   254                           
   255                           ; Clear objects allocated to COMRAM (41 bytes)
   256  0003AC  EE01  F101         	lfsr	0,__pbssCOMRAM
   257  0003B0  0E29               	movlw	41
   258  0003B2                     clear_1:
   259  0003B2  6AEE               	clrf	postinc0,c
   260  0003B4  06E8               	decf	wreg,f,c
   261  0003B6  E1FD               	bnz	clear_1
   262                           
   263                           ;
   264                           ; Setup IVTBASE
   265                           ;
   266  0003B8  0104               	movlb	4
   267  0003BA  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
   268  0003BC  6F5D               	movwf	93,b
   269  0003BE  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
   270  0003C0  6F5E               	movwf	94,b
   271  0003C2  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
   272  0003C4  6F5F               	movwf	95,b
   273  0003C6                     end_of_initialization:
   274                           	callstack 0
   275  0003C6                     __end_of__initialization:
   276                           	callstack 0
   277  0003C6  0E00               	movlw	low (__Lmediumconst shr (0+16))
   278  0003C8  6EF8               	movwf	tblptru,c
   279  0003CA  0100               	movlb	0
   280  0003CC  EF28  F002         	goto	_main	;jump to C main() function
   281                           
   282                           	psect	bssCOMRAM
   283  000501                     __pbssCOMRAM:
   284                           	callstack 0
   285  000501                     _millis:
   286                           	callstack 0
   287  000501                     	ds	4
   288  000505                     _ADCC_ADI_InterruptHandler:
   289                           	callstack 0
   290  000505                     	ds	2
   291  000507                     _TMR1_InterruptHandler:
   292                           	callstack 0
   293  000507                     	ds	2
   294  000509                     _timer1ReloadVal:
   295                           	callstack 0
   296  000509                     	ds	2
   297  00050B                     _TMR0_InterruptHandler:
   298                           	callstack 0
   299  00050B                     	ds	2
   300  00050D                     _timer0ReloadVal16bit:
   301                           	callstack 0
   302  00050D                     	ds	2
   303  00050F                     _I2C1_SlaveWrColInterruptHandler:
   304                           	callstack 0
   305  00050F                     	ds	2
   306  000511                     _I2C1_SlaveBusColInterruptHandler:
   307                           	callstack 0
   308  000511                     	ds	2
   309  000513                     _I2C1_SlaveAddrInterruptHandler:
   310                           	callstack 0
   311  000513                     	ds	2
   312  000515                     _I2C1_SlaveWrInterruptHandler:
   313                           	callstack 0
   314  000515                     	ds	2
   315  000517                     _I2C1_SlaveRdInterruptHandler:
   316                           	callstack 0
   317  000517                     	ds	2
   318  000519                     _I2C1_InterruptHandler:
   319                           	callstack 0
   320  000519                     	ds	2
   321  00051B                     _UART1_ErrorHandler:
   322                           	callstack 0
   323  00051B                     	ds	2
   324  00051D                     _UART1_OverrunErrorHandler:
   325                           	callstack 0
   326  00051D                     	ds	2
   327  00051F                     _UART1_FramingErrorHandler:
   328                           	callstack 0
   329  00051F                     	ds	2
   330  000521                     _Jaccess_reg:
   331                           	callstack 0
   332  000521                     	ds	1
   333  000522                     _Ji2c_state:
   334                           	callstack 0
   335  000522                     	ds	1
   336  000523                     _i2c1SlaveState:
   337                           	callstack 0
   338  000523                     	ds	1
   339  000524                     _i2c1SlaveAddr:
   340                           	callstack 0
   341  000524                     	ds	1
   342  000525                     _i2c1RdData:
   343                           	callstack 0
   344  000525                     	ds	1
   345  000526                     _i2c1WrData:
   346                           	callstack 0
   347  000526                     	ds	1
   348  000527                     _uart1RxLastError:
   349                           	callstack 0
   350  000527                     	ds	1
   351  000528                     _uartTimeout:
   352                           	callstack 0
   353  000528                     	ds	1
   354  000529                     _ADPCHSelector:
   355                           	callstack 0
   356  000529                     	ds	1
   357                           
   358                           	psect	bssBANK5
   359  000560                     __pbssBANK5:
   360                           	callstack 0
   361  000560                     _Ji2c_registers:
   362                           	callstack 0
   363  000560                     	ds	128
   364                           
   365                           	psect	cstackCOMRAM
   366  00052A                     __pcstackCOMRAM:
   367                           	callstack 0
   368  00052A                     ??_ADCC_DefaultInterruptHandler:
   369  00052A                     
   370                           ; 1 bytes @ 0x0
   371  00052A                     	ds	2
   372  00052C                     ??_ADCC_ISR:
   373                           
   374                           ; 1 bytes @ 0x2
   375  00052C                     	ds	2
   376  00052E                     ??_TMR0_ISR:
   377                           
   378                           ; 1 bytes @ 0x4
   379  00052E                     	ds	3
   380  000531                     ??_TMR1_DefaultInterruptHandler:
   381  000531                     TMR1_WriteTimer@timerVal:
   382                           	callstack 0
   383                           
   384                           ; 2 bytes @ 0x7
   385  000531                     	ds	2
   386  000533                     ??_TMR1_ISR:
   387                           
   388                           ; 1 bytes @ 0x9
   389  000533                     	ds	3
   390  000536                     
   391                           ; 1 bytes @ 0xC
   392 ;;
   393 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   394 ;;
   395 ;; *************** function _main *****************
   396 ;; Defined at:
   397 ;;		line 58 in file "main.c"
   398 ;; Parameters:    Size  Location     Type
   399 ;;		None
   400 ;; Auto vars:     Size  Location     Type
   401 ;;		None
   402 ;; Return value:  Size  Location     Type
   403 ;;                  1    wreg      void 
   404 ;; Registers used:
   405 ;;		wreg, status,2, cstack
   406 ;; Tracked objects:
   407 ;;		On entry : 0/0
   408 ;;		On exit  : 0/0
   409 ;;		Unchanged: 0/0
   410 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   411 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   412 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   413 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   414 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   415 ;;Total ram usage:        0 bytes
   416 ;; Hardware stack levels required when called: 6
   417 ;; This function calls:
   418 ;;		_SYSTEM_Initialize
   419 ;; This function is called by:
   420 ;;		Startup code after reset
   421 ;; This function uses a non-reentrant model
   422 ;;
   423                           
   424                           	psect	text0
   425  000450                     __ptext0:
   426                           	callstack 0
   427  000450                     _main:
   428                           	callstack 121
   429  000450                     
   430                           ;main.c: 61:     SYSTEM_Initialize();
   431  000450  EC33  F002         	call	_SYSTEM_Initialize	;wreg free
   432  000454                     
   433                           ;main.c: 63:     IDLEN = 0;
   434  000454  9EF2               	bcf	1266,7,c	;volatile
   435  000456                     
   436                           ;main.c: 64:     DSEN = 1;
   437  000456  0103               	movlb	3	; () banked
   438  000458  81F4               	bsf	244,0,b	;volatile
   439  00045A  0003               	sleep		;# 
   440  00045C                     
   441                           ;main.c: 67:     __nop();
   442  00045C  F000               	nop	
   443  00045E                     l924:
   444  00045E  EF2F  F002         	goto	l924
   445  000462  EF5D  F000         	goto	start
   446  000466                     __end_of_main:
   447                           	callstack 0
   448                           
   449 ;; *************** function _SYSTEM_Initialize *****************
   450 ;; Defined at:
   451 ;;		line 50 in file "mcc_generated_files/mcc.c"
   452 ;; Parameters:    Size  Location     Type
   453 ;;		None
   454 ;; Auto vars:     Size  Location     Type
   455 ;;		None
   456 ;; Return value:  Size  Location     Type
   457 ;;                  1    wreg      void 
   458 ;; Registers used:
   459 ;;		wreg, status,2, cstack
   460 ;; Tracked objects:
   461 ;;		On entry : 0/0
   462 ;;		On exit  : 0/0
   463 ;;		Unchanged: 0/0
   464 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   465 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   466 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   467 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   468 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   469 ;;Total ram usage:        0 bytes
   470 ;; Hardware stack levels used: 1
   471 ;; Hardware stack levels required when called: 5
   472 ;; This function calls:
   473 ;;		_OSCILLATOR_Initialize
   474 ;;		_PIN_MANAGER_Initialize
   475 ;;		_PMD_Initialize
   476 ;; This function is called by:
   477 ;;		_main
   478 ;; This function uses a non-reentrant model
   479 ;;
   480                           
   481                           	psect	text1
   482  000466                     __ptext1:
   483                           	callstack 0
   484  000466                     _SYSTEM_Initialize:
   485                           	callstack 121
   486  000466                     
   487                           ;mcc_generated_files/mcc.c: 53:     PMD_Initialize();
   488  000466  ECFF  F001         	call	_PMD_Initialize	;wreg free
   489                           
   490                           ;mcc_generated_files/mcc.c: 55:     PIN_MANAGER_Initialize();
   491  00046A  ECCC  F000         	call	_PIN_MANAGER_Initialize	;wreg free
   492                           
   493                           ;mcc_generated_files/mcc.c: 56:     OSCILLATOR_Initialize();
   494  00046E  EC0D  F002         	call	_OSCILLATOR_Initialize	;wreg free
   495  000472  0012               	return		;funcret
   496  000474                     __end_of_SYSTEM_Initialize:
   497                           	callstack 0
   498                           
   499 ;; *************** function _PMD_Initialize *****************
   500 ;; Defined at:
   501 ;;		line 80 in file "mcc_generated_files/mcc.c"
   502 ;; Parameters:    Size  Location     Type
   503 ;;		None
   504 ;; Auto vars:     Size  Location     Type
   505 ;;		None
   506 ;; Return value:  Size  Location     Type
   507 ;;                  1    wreg      void 
   508 ;; Registers used:
   509 ;;		wreg, status,2
   510 ;; Tracked objects:
   511 ;;		On entry : 0/0
   512 ;;		On exit  : 0/0
   513 ;;		Unchanged: 0/0
   514 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   515 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   516 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   517 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   518 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   519 ;;Total ram usage:        0 bytes
   520 ;; Hardware stack levels used: 1
   521 ;; Hardware stack levels required when called: 4
   522 ;; This function calls:
   523 ;;		Nothing
   524 ;; This function is called by:
   525 ;;		_SYSTEM_Initialize
   526 ;; This function uses a non-reentrant model
   527 ;;
   528                           
   529                           	psect	text2
   530  0003FE                     __ptext2:
   531                           	callstack 0
   532  0003FE                     _PMD_Initialize:
   533                           	callstack 121
   534  0003FE                     
   535                           ;mcc_generated_files/mcc.c: 83:     PMD0 = 0x00;
   536  0003FE  0E00               	movlw	0
   537  000400  0100               	movlb	0	; () banked
   538  000402  6F63               	movwf	99,b	;volatile
   539                           
   540                           ;mcc_generated_files/mcc.c: 85:     PMD1 = 0x00;
   541  000404  0E00               	movlw	0
   542  000406  6F64               	movwf	100,b	;volatile
   543                           
   544                           ;mcc_generated_files/mcc.c: 87:     PMD2 = 0x00;
   545  000408  0E00               	movlw	0
   546  00040A  6F65               	movwf	101,b	;volatile
   547                           
   548                           ;mcc_generated_files/mcc.c: 89:     PMD3 = 0x00;
   549  00040C  0E00               	movlw	0
   550  00040E  6F66               	movwf	102,b	;volatile
   551                           
   552                           ;mcc_generated_files/mcc.c: 91:     PMD4 = 0x00;
   553  000410  0E00               	movlw	0
   554  000412  6F67               	movwf	103,b	;volatile
   555                           
   556                           ;mcc_generated_files/mcc.c: 93:     PMD5 = 0x00;
   557  000414  0E00               	movlw	0
   558  000416  6F68               	movwf	104,b	;volatile
   559  000418                     
   560                           ; BSR set to: 0
   561  000418  0012               	return		;funcret
   562  00041A                     __end_of_PMD_Initialize:
   563                           	callstack 0
   564                           
   565 ;; *************** function _PIN_MANAGER_Initialize *****************
   566 ;; Defined at:
   567 ;;		line 55 in file "mcc_generated_files/pin_manager.c"
   568 ;; Parameters:    Size  Location     Type
   569 ;;		None
   570 ;; Auto vars:     Size  Location     Type
   571 ;;		None
   572 ;; Return value:  Size  Location     Type
   573 ;;                  1    wreg      void 
   574 ;; Registers used:
   575 ;;		wreg, status,2
   576 ;; Tracked objects:
   577 ;;		On entry : 0/0
   578 ;;		On exit  : 0/0
   579 ;;		Unchanged: 0/0
   580 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   581 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   582 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   583 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   584 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   585 ;;Total ram usage:        0 bytes
   586 ;; Hardware stack levels used: 1
   587 ;; Hardware stack levels required when called: 4
   588 ;; This function calls:
   589 ;;		Nothing
   590 ;; This function is called by:
   591 ;;		_SYSTEM_Initialize
   592 ;; This function uses a non-reentrant model
   593 ;;
   594                           
   595                           	psect	text3
   596  000198                     __ptext3:
   597                           	callstack 0
   598  000198                     _PIN_MANAGER_Initialize:
   599                           	callstack 121
   600  000198                     
   601                           ;mcc_generated_files/pin_manager.c: 60:     LATA = 0x00;
   602  000198  0E00               	movlw	0
   603  00019A  6EBE               	movwf	190,c	;volatile
   604                           
   605                           ;mcc_generated_files/pin_manager.c: 61:     LATB = 0x80;
   606  00019C  0E80               	movlw	128
   607  00019E  6EBF               	movwf	191,c	;volatile
   608                           
   609                           ;mcc_generated_files/pin_manager.c: 62:     LATC = 0x04;
   610  0001A0  0E04               	movlw	4
   611  0001A2  6EC0               	movwf	192,c	;volatile
   612                           
   613                           ;mcc_generated_files/pin_manager.c: 67:     TRISA = 0x3B;
   614  0001A4  0E3B               	movlw	59
   615  0001A6  6EC6               	movwf	198,c	;volatile
   616                           
   617                           ;mcc_generated_files/pin_manager.c: 68:     TRISB = 0x80;
   618  0001A8  0E80               	movlw	128
   619  0001AA  6EC7               	movwf	199,c	;volatile
   620                           
   621                           ;mcc_generated_files/pin_manager.c: 69:     TRISC = 0x33;
   622  0001AC  0E33               	movlw	51
   623  0001AE  6EC8               	movwf	200,c	;volatile
   624                           
   625                           ;mcc_generated_files/pin_manager.c: 74:     ANSELC = 0x32;
   626  0001B0  0E32               	movlw	50
   627  0001B2  0104               	movlb	4	; () banked
   628  0001B4  6F10               	movwf	16,b	;volatile
   629                           
   630                           ;mcc_generated_files/pin_manager.c: 75:     ANSELB = 0x00;
   631  0001B6  0E00               	movlw	0
   632  0001B8  6F08               	movwf	8,b	;volatile
   633                           
   634                           ;mcc_generated_files/pin_manager.c: 76:     ANSELA = 0x07;
   635  0001BA  0E07               	movlw	7
   636  0001BC  6F00               	movwf	0,b	;volatile
   637                           
   638                           ;mcc_generated_files/pin_manager.c: 81:     WPUB = 0x00;
   639  0001BE  0E00               	movlw	0
   640  0001C0  6F09               	movwf	9,b	;volatile
   641                           
   642                           ;mcc_generated_files/pin_manager.c: 82:     WPUA = 0x00;
   643  0001C2  0E00               	movlw	0
   644  0001C4  6F01               	movwf	1,b	;volatile
   645                           
   646                           ;mcc_generated_files/pin_manager.c: 83:     WPUC = 0x00;
   647  0001C6  0E00               	movlw	0
   648  0001C8  6F11               	movwf	17,b	;volatile
   649                           
   650                           ;mcc_generated_files/pin_manager.c: 88:     ODCONA = 0x00;
   651  0001CA  0E00               	movlw	0
   652  0001CC  6F02               	movwf	2,b	;volatile
   653                           
   654                           ;mcc_generated_files/pin_manager.c: 89:     ODCONB = 0x00;
   655  0001CE  0E00               	movlw	0
   656  0001D0  6F0A               	movwf	10,b	;volatile
   657                           
   658                           ;mcc_generated_files/pin_manager.c: 90:     ODCONC = 0x48;
   659  0001D2  0E48               	movlw	72
   660  0001D4  6F12               	movwf	18,b	;volatile
   661                           
   662                           ;mcc_generated_files/pin_manager.c: 95:     SLRCONA = 0x37;
   663  0001D6  0E37               	movlw	55
   664  0001D8  6F03               	movwf	3,b	;volatile
   665                           
   666                           ;mcc_generated_files/pin_manager.c: 96:     SLRCONB = 0xF0;
   667  0001DA  0EF0               	movlw	240
   668  0001DC  6F0B               	movwf	11,b	;volatile
   669  0001DE                     
   670                           ; BSR set to: 4
   671                           ;mcc_generated_files/pin_manager.c: 97:     SLRCONC = 0xFF;
   672  0001DE  6913               	setf	19,b	;volatile
   673                           
   674                           ;mcc_generated_files/pin_manager.c: 102:     INLVLA = 0x3F;
   675  0001E0  0E3F               	movlw	63
   676  0001E2  6F04               	movwf	4,b	;volatile
   677                           
   678                           ;mcc_generated_files/pin_manager.c: 103:     INLVLB = 0xF0;
   679  0001E4  0EF0               	movlw	240
   680  0001E6  6F0C               	movwf	12,b	;volatile
   681  0001E8                     
   682                           ; BSR set to: 4
   683                           ;mcc_generated_files/pin_manager.c: 104:     INLVLC = 0xFF;
   684  0001E8  6914               	setf	20,b	;volatile
   685                           
   686                           ;mcc_generated_files/pin_manager.c: 113:     I2C1SDAPPS = 0x13;
   687  0001EA  0E13               	movlw	19
   688  0001EC  0102               	movlb	2	; () banked
   689  0001EE  6F70               	movwf	112,b	;volatile
   690                           
   691                           ;mcc_generated_files/pin_manager.c: 114:     RC3PPS = 0x22;
   692  0001F0  0E22               	movlw	34
   693  0001F2  6F14               	movwf	20,b	;volatile
   694                           
   695                           ;mcc_generated_files/pin_manager.c: 115:     RA2PPS = 0x19;
   696  0001F4  0E19               	movlw	25
   697  0001F6  6F03               	movwf	3,b	;volatile
   698                           
   699                           ;mcc_generated_files/pin_manager.c: 116:     RC6PPS = 0x21;
   700  0001F8  0E21               	movlw	33
   701  0001FA  6F17               	movwf	23,b	;volatile
   702                           
   703                           ;mcc_generated_files/pin_manager.c: 117:     U1RXPPS = 0x10;
   704  0001FC  0E10               	movlw	16
   705  0001FE  6F72               	movwf	114,b	;volatile
   706                           
   707                           ;mcc_generated_files/pin_manager.c: 118:     I2C1SCLPPS = 0x16;
   708  000200  0E16               	movlw	22
   709  000202  6F71               	movwf	113,b	;volatile
   710  000204                     
   711                           ; BSR set to: 2
   712  000204  0012               	return		;funcret
   713  000206                     __end_of_PIN_MANAGER_Initialize:
   714                           	callstack 0
   715                           
   716 ;; *************** function _OSCILLATOR_Initialize *****************
   717 ;; Defined at:
   718 ;;		line 64 in file "mcc_generated_files/mcc.c"
   719 ;; Parameters:    Size  Location     Type
   720 ;;		None
   721 ;; Auto vars:     Size  Location     Type
   722 ;;		None
   723 ;; Return value:  Size  Location     Type
   724 ;;                  1    wreg      void 
   725 ;; Registers used:
   726 ;;		wreg, status,2
   727 ;; Tracked objects:
   728 ;;		On entry : 0/0
   729 ;;		On exit  : 0/0
   730 ;;		Unchanged: 0/0
   731 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   732 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   733 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   734 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   735 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   736 ;;Total ram usage:        0 bytes
   737 ;; Hardware stack levels used: 1
   738 ;; Hardware stack levels required when called: 4
   739 ;; This function calls:
   740 ;;		Nothing
   741 ;; This function is called by:
   742 ;;		_SYSTEM_Initialize
   743 ;; This function uses a non-reentrant model
   744 ;;
   745                           
   746                           	psect	text4
   747  00041A                     __ptext4:
   748                           	callstack 0
   749  00041A                     _OSCILLATOR_Initialize:
   750                           	callstack 121
   751  00041A                     
   752                           ;mcc_generated_files/mcc.c: 67:     OSCCON1 = 0x60;
   753  00041A  0E60               	movlw	96
   754  00041C  0100               	movlb	0	; () banked
   755  00041E  6FAD               	movwf	173,b	;volatile
   756                           
   757                           ;mcc_generated_files/mcc.c: 69:     OSCCON3 = 0x00;
   758  000420  0E00               	movlw	0
   759  000422  6FAF               	movwf	175,b	;volatile
   760                           
   761                           ;mcc_generated_files/mcc.c: 71:     OSCEN = 0x01;
   762  000424  0E01               	movlw	1
   763  000426  6FB3               	movwf	179,b	;volatile
   764                           
   765                           ;mcc_generated_files/mcc.c: 73:     OSCFRQ = 0x08;
   766  000428  0E08               	movlw	8
   767  00042A  6FB1               	movwf	177,b	;volatile
   768                           
   769                           ;mcc_generated_files/mcc.c: 75:     OSCTUNE = 0x00;
   770  00042C  0E00               	movlw	0
   771  00042E  6FB0               	movwf	176,b	;volatile
   772                           
   773                           ;mcc_generated_files/mcc.c: 77:     ACTCON = 0x00;
   774  000430  0E00               	movlw	0
   775  000432  6FAC               	movwf	172,b	;volatile
   776  000434                     
   777                           ; BSR set to: 0
   778  000434  0012               	return		;funcret
   779  000436                     __end_of_OSCILLATOR_Initialize:
   780                           	callstack 0
   781                           
   782 ;; *************** function _TMR0_ISR *****************
   783 ;; Defined at:
   784 ;;		line 137 in file "mcc_generated_files/tmr0.c"
   785 ;; Parameters:    Size  Location     Type
   786 ;;		None
   787 ;; Auto vars:     Size  Location     Type
   788 ;;		None
   789 ;; Return value:  Size  Location     Type
   790 ;;                  1    wreg      void 
   791 ;; Registers used:
   792 ;;		wreg, status,2, status,0, pcl, pclath, pclatu, tosl, cstack
   793 ;; Tracked objects:
   794 ;;		On entry : 0/0
   795 ;;		On exit  : 0/0
   796 ;;		Unchanged: 0/0
   797 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   798 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   799 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   800 ;;      Temps:          3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   801 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   802 ;;Total ram usage:        3 bytes
   803 ;; Hardware stack levels used: 1
   804 ;; Hardware stack levels required when called: 3
   805 ;; This function calls:
   806 ;;		Absolute function
   807 ;;		_TMR0_DefaultInterruptHandler
   808 ;; This function is called by:
   809 ;;		Interrupt level 1
   810 ;; This function uses a non-reentrant model
   811 ;;
   812                           
   813                           	psect	text5
   814  000208                     __ptext5:
   815                           	callstack 0
   816  000208                     _TMR0_ISR:
   817                           	callstack 121
   818                           
   819                           ; BSR set to: 0
   820                           ;incstack = 0
   821  000208  0061 F360  F52E    	movff	status,??_TMR0_ISR
   822  00020E  0061 F3E8  F52F    	movff	pclath,??_TMR0_ISR+1
   823  000214  0061 F3EC  F530    	movff	pclatu,??_TMR0_ISR+2
   824  00021A                     
   825                           ;mcc_generated_files/tmr0.c: 140:     PIR3bits.TMR0IF = 0;
   826  00021A  9EB6               	bcf	182,7,c	;volatile
   827  00021C                     
   828                           ;mcc_generated_files/tmr0.c: 142:     TMR0H = timer0ReloadVal16bit >> 8;
   829  00021C  500E               	movf	(_timer0ReloadVal16bit+1)^(0+1280),w,c	;volatile
   830  00021E  0103               	movlb	3	; () banked
   831  000220  6F19               	movwf	25,b	;volatile
   832  000222                     
   833                           ; BSR set to: 3
   834                           ;mcc_generated_files/tmr0.c: 143:     TMR0L = (uint8_t) timer0ReloadVal16bit;
   835  000222  0061  F434  F318   	movff	_timer0ReloadVal16bit,792	;volatile
   836  000228                     
   837                           ; BSR set to: 3
   838                           ;mcc_generated_files/tmr0.c: 145:     if(TMR0_InterruptHandler)
   839  000228  500B               	movf	_TMR0_InterruptHandler^(0+1280),w,c
   840  00022A  100C               	iorwf	(_TMR0_InterruptHandler+1)^(0+1280),w,c
   841  00022C  B4D8               	btfsc	status,2,c
   842  00022E  EF1B  F001         	goto	i1u38_21
   843  000232  EF1D  F001         	goto	i1u38_20
   844  000236                     i1u38_21:
   845  000236  EF2A  F001         	goto	i1l613
   846  00023A                     i1u38_20:
   847  00023A                     
   848                           ; BSR set to: 3
   849                           ;mcc_generated_files/tmr0.c: 146:     {;mcc_generated_files/tmr0.c: 147:         TMR0_In
      +                          terruptHandler();
   850  00023A  D802               	call	i1u39_28
   851  00023C  EF2A  F001         	goto	i1u39_29
   852  000240                     i1u39_28:
   853  000240  0005               	push	
   854  000242  6EFA               	movwf	pclath,c
   855  000244  500B               	movf	_TMR0_InterruptHandler^(0+1280),w,c
   856  000246  6EFD               	movwf	tosl,c
   857  000248  500C               	movf	(_TMR0_InterruptHandler+1)^(0+1280),w,c
   858  00024A  6EFE               	movwf	tosh,c
   859  00024C  50F8               	movf	tblptru,w,c
   860  00024E  6EFF               	movwf	tosu,c
   861  000250  50FA               	movf	pclath,w,c
   862  000252  0012               	return		;indir
   863  000254                     i1u39_29:
   864  000254                     i1l613:
   865  000254  0061  F4C0  F4FB   	movff	??_TMR0_ISR+2,pclatu
   866  00025A  0061  F4BC  F4FA   	movff	??_TMR0_ISR+1,pclath
   867  000260  0061  F4B8  F4D8   	movff	??_TMR0_ISR,status
   868  000266  0011               	retfie		f
   869  000268                     __end_of_TMR0_ISR:
   870                           	callstack 0
   871                           
   872 ;; *************** function _TMR0_DefaultInterruptHandler *****************
   873 ;; Defined at:
   874 ;;		line 158 in file "mcc_generated_files/tmr0.c"
   875 ;; Parameters:    Size  Location     Type
   876 ;;		None
   877 ;; Auto vars:     Size  Location     Type
   878 ;;		None
   879 ;; Return value:  Size  Location     Type
   880 ;;                  1    wreg      void 
   881 ;; Registers used:
   882 ;;		wreg, status,2, status,0
   883 ;; Tracked objects:
   884 ;;		On entry : 0/0
   885 ;;		On exit  : 0/0
   886 ;;		Unchanged: 0/0
   887 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   888 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   889 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   890 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   891 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   892 ;;Total ram usage:        0 bytes
   893 ;; Hardware stack levels used: 1
   894 ;; Hardware stack levels required when called: 2
   895 ;; This function calls:
   896 ;;		Nothing
   897 ;; This function is called by:
   898 ;;		_TMR0_Initialize
   899 ;;		_TMR0_ISR
   900 ;; This function uses a non-reentrant model
   901 ;;
   902                           
   903                           	psect	text6
   904  000436                     __ptext6:
   905                           	callstack 0
   906  000436                     _TMR0_DefaultInterruptHandler:
   907                           	callstack 121
   908  000436                     
   909                           ;mcc_generated_files/tmr0.c: 163:     Ji2c_registers[0x15]++;
   910  000436  0105               	movlb	5	; () banked
   911  000438  2B75               	incf	(_Ji2c_registers+21)& (0+255),f,b	;volatile
   912  00043A                     
   913                           ; BSR set to: 5
   914                           ;mcc_generated_files/tmr0.c: 164:     if (Ji2c_registers[0x15] > 180)
   915  00043A  0EB4               	movlw	180
   916  00043C  6575               	cpfsgt	(_Ji2c_registers+21)& (0+255),b	;volatile
   917  00043E  EF23  F002         	goto	i1u9_21
   918  000442  EF25  F002         	goto	i1u9_20
   919  000446                     i1u9_21:
   920  000446  EF27  F002         	goto	i1l620
   921  00044A                     i1u9_20:
   922  00044A                     
   923                           ; BSR set to: 5
   924                           ;mcc_generated_files/tmr0.c: 165:     {;mcc_generated_files/tmr0.c: 167:         Ji2c_re
      +                          gisters[0x15] = 0;
   925  00044A  0E00               	movlw	0
   926  00044C  6F75               	movwf	(_Ji2c_registers+21)& (0+255),b	;volatile
   927  00044E                     i1l620:
   928                           
   929                           ; BSR set to: 5
   930  00044E  0012               	return		;funcret
   931  000450                     __end_of_TMR0_DefaultInterruptHandler:
   932                           	callstack 0
   933                           
   934 ;; *************** function _TMR1_ISR *****************
   935 ;; Defined at:
   936 ;;		line 171 in file "mcc_generated_files/tmr1.c"
   937 ;; Parameters:    Size  Location     Type
   938 ;;		None
   939 ;; Auto vars:     Size  Location     Type
   940 ;;		None
   941 ;; Return value:  Size  Location     Type
   942 ;;                  1    wreg      void 
   943 ;; Registers used:
   944 ;;		wreg, status,2, status,0, pcl, pclath, pclatu, tosl, cstack
   945 ;; Tracked objects:
   946 ;;		On entry : 0/0
   947 ;;		On exit  : 0/0
   948 ;;		Unchanged: 0/0
   949 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   950 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   951 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   952 ;;      Temps:          3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   953 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   954 ;;Total ram usage:        3 bytes
   955 ;; Hardware stack levels used: 1
   956 ;; Hardware stack levels required when called: 3
   957 ;; This function calls:
   958 ;;		Absolute function
   959 ;;		_TMR1_DefaultInterruptHandler
   960 ;;		_TMR1_WriteTimer
   961 ;; This function is called by:
   962 ;;		Interrupt level 1
   963 ;; This function uses a non-reentrant model
   964 ;;
   965                           
   966                           	psect	text7
   967  000268                     __ptext7:
   968                           	callstack 0
   969  000268                     _TMR1_ISR:
   970                           	callstack 121
   971                           
   972                           ; BSR set to: 5
   973                           ;incstack = 0
   974  000268  0061 F360  F533    	movff	status,??_TMR1_ISR
   975  00026E  0061 F3E8  F534    	movff	pclath,??_TMR1_ISR+1
   976  000274  0061 F3EC  F535    	movff	pclatu,??_TMR1_ISR+2
   977  00027A                     
   978                           ;mcc_generated_files/tmr1.c: 174:     PIR3bits.TMR1IF = 0;
   979  00027A  98B6               	bcf	182,4,c	;volatile
   980  00027C                     
   981                           ;mcc_generated_files/tmr1.c: 175:     TMR1_WriteTimer(timer1ReloadVal);
   982  00027C  C509  F531         	movff	_timer1ReloadVal,TMR1_WriteTimer@timerVal	;volatile
   983  000280  C50A  F532         	movff	_timer1ReloadVal+1,TMR1_WriteTimer@timerVal+1	;volatile
   984  000284  ECE8  F001         	call	_TMR1_WriteTimer	;wreg free
   985  000288                     
   986                           ;mcc_generated_files/tmr1.c: 177:     if(TMR1_InterruptHandler)
   987  000288  5007               	movf	_TMR1_InterruptHandler^(0+1280),w,c
   988  00028A  1008               	iorwf	(_TMR1_InterruptHandler+1)^(0+1280),w,c
   989  00028C  B4D8               	btfsc	status,2,c
   990  00028E  EF4B  F001         	goto	i1u60_21
   991  000292  EF4D  F001         	goto	i1u60_20
   992  000296                     i1u60_21:
   993  000296  EF5A  F001         	goto	i1l688
   994  00029A                     i1u60_20:
   995  00029A                     
   996                           ;mcc_generated_files/tmr1.c: 178:     {;mcc_generated_files/tmr1.c: 179:         TMR1_In
      +                          terruptHandler();
   997  00029A  D802               	call	i1u61_28
   998  00029C  EF5A  F001         	goto	i1u61_29
   999  0002A0                     i1u61_28:
  1000  0002A0  0005               	push	
  1001  0002A2  6EFA               	movwf	pclath,c
  1002  0002A4  5007               	movf	_TMR1_InterruptHandler^(0+1280),w,c
  1003  0002A6  6EFD               	movwf	tosl,c
  1004  0002A8  5008               	movf	(_TMR1_InterruptHandler+1)^(0+1280),w,c
  1005  0002AA  6EFE               	movwf	tosh,c
  1006  0002AC  50F8               	movf	tblptru,w,c
  1007  0002AE  6EFF               	movwf	tosu,c
  1008  0002B0  50FA               	movf	pclath,w,c
  1009  0002B2  0012               	return		;indir
  1010  0002B4                     i1u61_29:
  1011  0002B4                     i1l688:
  1012  0002B4  0061  F4D4  F4FB   	movff	??_TMR1_ISR+2,pclatu
  1013  0002BA  0061  F4D0  F4FA   	movff	??_TMR1_ISR+1,pclath
  1014  0002C0  0061  F4CC  F4D8   	movff	??_TMR1_ISR,status
  1015  0002C6  0011               	retfie		f
  1016  0002C8                     __end_of_TMR1_ISR:
  1017                           	callstack 0
  1018                           
  1019 ;; *************** function _TMR1_WriteTimer *****************
  1020 ;; Defined at:
  1021 ;;		line 134 in file "mcc_generated_files/tmr1.c"
  1022 ;; Parameters:    Size  Location     Type
  1023 ;;  timerVal        2    7[COMRAM] unsigned short 
  1024 ;; Auto vars:     Size  Location     Type
  1025 ;;		None
  1026 ;; Return value:  Size  Location     Type
  1027 ;;                  1    wreg      void 
  1028 ;; Registers used:
  1029 ;;		wreg, status,2
  1030 ;; Tracked objects:
  1031 ;;		On entry : 0/0
  1032 ;;		On exit  : 0/0
  1033 ;;		Unchanged: 0/0
  1034 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1035 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1036 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1037 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1038 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1039 ;;Total ram usage:        2 bytes
  1040 ;; Hardware stack levels used: 1
  1041 ;; Hardware stack levels required when called: 2
  1042 ;; This function calls:
  1043 ;;		Nothing
  1044 ;; This function is called by:
  1045 ;;		_TMR1_ISR
  1046 ;;		_TMR1_Reload
  1047 ;; This function uses a non-reentrant model
  1048 ;;
  1049                           
  1050                           	psect	text8
  1051  0003D0                     __ptext8:
  1052                           	callstack 0
  1053  0003D0                     _TMR1_WriteTimer:
  1054                           	callstack 121
  1055  0003D0                     
  1056                           ;mcc_generated_files/tmr1.c: 134: void TMR1_WriteTimer(uint16_t timerVal);mcc_generated_
      +                          files/tmr1.c: 135: {;mcc_generated_files/tmr1.c: 136:     if (T1CONbits.NOT_SYNC == 1)
  1057  0003D0  0103               	movlb	3	; () banked
  1058  0003D2  A514               	btfss	20,2,b	;volatile
  1059  0003D4  EFEE  F001         	goto	i1u57_21
  1060  0003D8  EFF0  F001         	goto	i1u57_20
  1061  0003DC                     i1u57_21:
  1062  0003DC  EFF9  F001         	goto	i1l2211
  1063  0003E0                     i1u57_20:
  1064  0003E0                     
  1065                           ; BSR set to: 3
  1066                           ;mcc_generated_files/tmr1.c: 137:     {;mcc_generated_files/tmr1.c: 139:         T1CONbi
      +                          ts.TMR1ON = 0;
  1067  0003E0  9114               	bcf	20,0,b	;volatile
  1068  0003E2                     
  1069                           ; BSR set to: 3
  1070                           ;mcc_generated_files/tmr1.c: 142:         TMR1H = (uint8_t)(timerVal >> 8);
  1071  0003E2  5032               	movf	(TMR1_WriteTimer@timerVal+1)^(0+1280),w,c
  1072  0003E4  6F13               	movwf	19,b	;volatile
  1073  0003E6                     
  1074                           ; BSR set to: 3
  1075                           ;mcc_generated_files/tmr1.c: 143:         TMR1L = (uint8_t)timerVal;
  1076  0003E6  0061  F4C4  F312   	movff	TMR1_WriteTimer@timerVal,786	;volatile
  1077  0003EC                     
  1078                           ; BSR set to: 3
  1079                           ;mcc_generated_files/tmr1.c: 146:         T1CONbits.TMR1ON =1;
  1080  0003EC  8114               	bsf	20,0,b	;volatile
  1081                           
  1082                           ;mcc_generated_files/tmr1.c: 147:     }
  1083  0003EE  EFFE  F001         	goto	i1l673
  1084  0003F2                     i1l2211:
  1085                           
  1086                           ; BSR set to: 3
  1087                           ;mcc_generated_files/tmr1.c: 149:     {;mcc_generated_files/tmr1.c: 151:         TMR1H =
      +                           (uint8_t)(timerVal >> 8);
  1088  0003F2  5032               	movf	(TMR1_WriteTimer@timerVal+1)^(0+1280),w,c
  1089  0003F4  6F13               	movwf	19,b	;volatile
  1090  0003F6                     
  1091                           ; BSR set to: 3
  1092                           ;mcc_generated_files/tmr1.c: 152:         TMR1L = (uint8_t)timerVal;
  1093  0003F6  0061  F4C4  F312   	movff	TMR1_WriteTimer@timerVal,786	;volatile
  1094  0003FC                     i1l673:
  1095                           
  1096                           ; BSR set to: 3
  1097  0003FC  0012               	return		;funcret
  1098  0003FE                     __end_of_TMR1_WriteTimer:
  1099                           	callstack 0
  1100                           
  1101 ;; *************** function _TMR1_DefaultInterruptHandler *****************
  1102 ;; Defined at:
  1103 ;;		line 188 in file "mcc_generated_files/tmr1.c"
  1104 ;; Parameters:    Size  Location     Type
  1105 ;;		None
  1106 ;; Auto vars:     Size  Location     Type
  1107 ;;		None
  1108 ;; Return value:  Size  Location     Type
  1109 ;;                  1    wreg      void 
  1110 ;; Registers used:
  1111 ;;		wreg, status,2, status,0
  1112 ;; Tracked objects:
  1113 ;;		On entry : 0/0
  1114 ;;		On exit  : 0/0
  1115 ;;		Unchanged: 0/0
  1116 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1117 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1118 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1119 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1120 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1121 ;;Total ram usage:        1 bytes
  1122 ;; Hardware stack levels used: 1
  1123 ;; Hardware stack levels required when called: 2
  1124 ;; This function calls:
  1125 ;;		Nothing
  1126 ;; This function is called by:
  1127 ;;		_TMR1_Initialize
  1128 ;;		_TMR1_ISR
  1129 ;; This function uses a non-reentrant model
  1130 ;;
  1131                           
  1132                           	psect	text9
  1133  0002C8                     __ptext9:
  1134                           	callstack 0
  1135  0002C8                     _TMR1_DefaultInterruptHandler:
  1136                           	callstack 121
  1137  0002C8                     
  1138                           ;mcc_generated_files/tmr1.c: 191:     millis++;
  1139  0002C8  0E01               	movlw	1
  1140  0002CA  2601               	addwf	_millis^(0+1280),f,c	;volatile
  1141  0002CC  0E00               	movlw	0
  1142  0002CE  2202               	addwfc	(_millis+1)^(0+1280),f,c	;volatile
  1143  0002D0  2203               	addwfc	(_millis+2)^(0+1280),f,c	;volatile
  1144  0002D2  2204               	addwfc	(_millis+3)^(0+1280),f,c	;volatile
  1145  0002D4                     
  1146                           ;mcc_generated_files/tmr1.c: 192:     uartTimeout++;
  1147  0002D4  2A28               	incf	_uartTimeout^(0+1280),f,c
  1148  0002D6                     
  1149                           ;mcc_generated_files/tmr1.c: 194:     Ji2c_registers[0x0D] = 1 - PORTAbits.RA4;
  1150  0002D6  B8CE               	btfsc	206,4,c	;volatile
  1151  0002D8  EF70  F001         	goto	i1u58_21
  1152  0002DC  EF74  F001         	goto	i1u58_20
  1153  0002E0                     i1u58_21:
  1154  0002E0  6A31               	clrf	??_TMR1_DefaultInterruptHandler^(0+1280),c
  1155  0002E2  2A31               	incf	??_TMR1_DefaultInterruptHandler^(0+1280),f,c
  1156  0002E4  EF75  F001         	goto	i1u58_28
  1157  0002E8                     i1u58_20:
  1158  0002E8  6A31               	clrf	??_TMR1_DefaultInterruptHandler^(0+1280),c
  1159  0002EA                     i1u58_28:
  1160  0002EA  5031               	movf	??_TMR1_DefaultInterruptHandler^(0+1280),w,c
  1161  0002EC  0801               	sublw	1
  1162  0002EE  0105               	movlb	5	; () banked
  1163  0002F0  6F6D               	movwf	(_Ji2c_registers+13)& (0+255),b	;volatile
  1164  0002F2                     
  1165                           ; BSR set to: 5
  1166                           ;mcc_generated_files/tmr1.c: 195:     Ji2c_registers[0x0E] = 1 - PORTAbits.RA5;
  1167  0002F2  BACE               	btfsc	206,5,c	;volatile
  1168  0002F4  EF7E  F001         	goto	i1u59_21
  1169  0002F8  EF82  F001         	goto	i1u59_20
  1170  0002FC                     i1u59_21:
  1171  0002FC  6A31               	clrf	??_TMR1_DefaultInterruptHandler^(0+1280),c
  1172  0002FE  2A31               	incf	??_TMR1_DefaultInterruptHandler^(0+1280),f,c
  1173  000300  EF83  F001         	goto	i1u59_28
  1174  000304                     i1u59_20:
  1175  000304  6A31               	clrf	??_TMR1_DefaultInterruptHandler^(0+1280),c
  1176  000306                     i1u59_28:
  1177  000306  5031               	movf	??_TMR1_DefaultInterruptHandler^(0+1280),w,c
  1178  000308  0801               	sublw	1
  1179  00030A  0105               	movlb	5	; () banked
  1180  00030C  6F6E               	movwf	(_Ji2c_registers+14)& (0+255),b	;volatile
  1181  00030E                     
  1182                           ; BSR set to: 5
  1183  00030E  0012               	return		;funcret
  1184  000310                     __end_of_TMR1_DefaultInterruptHandler:
  1185                           	callstack 0
  1186                           
  1187 ;; *************** function _I2C1_ISR *****************
  1188 ;; Defined at:
  1189 ;;		line 431 in file "mcc_generated_files/i2c1_slave.c"
  1190 ;; Parameters:    Size  Location     Type
  1191 ;;		None
  1192 ;; Auto vars:     Size  Location     Type
  1193 ;;		None
  1194 ;; Return value:  Size  Location     Type
  1195 ;;                  1    wreg      void 
  1196 ;; Registers used:
  1197 ;;		wreg, fsr2l, fsr2h, status,2, status,0
  1198 ;; Tracked objects:
  1199 ;;		On entry : 0/0
  1200 ;;		On exit  : 0/0
  1201 ;;		Unchanged: 0/0
  1202 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1203 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1204 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1205 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1206 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1207 ;;Total ram usage:        0 bytes
  1208 ;; Hardware stack levels used: 1
  1209 ;; This function calls:
  1210 ;;		Nothing
  1211 ;; This function is called by:
  1212 ;;		Interrupt level 2
  1213 ;; This function uses a non-reentrant model
  1214 ;;
  1215                           
  1216                           	psect	text10
  1217  0000C0                     __ptext10:
  1218                           	callstack 0
  1219  0000C0                     _I2C1_ISR:
  1220                           	callstack 122
  1221  0000C0                     
  1222                           ;mcc_generated_files/i2c1_slave.c: 433:     I2C1CON0bits.CSTR = 0;
  1223  0000C0  0102               	movlb	2	; () banked
  1224  0000C2  9994               	bcf	148,4,b	;volatile
  1225                           
  1226                           ;mcc_generated_files/i2c1_slave.c: 435:     if (I2C1PIRbits.PCIF)
  1227  0000C4  A59A               	btfss	154,2,b	;volatile
  1228  0000C6  EF67  F000         	goto	i2u29_41
  1229  0000CA  EF69  F000         	goto	i2u29_40
  1230  0000CE                     i2u29_41:
  1231  0000CE  EF71  F000         	goto	i2l515
  1232  0000D2                     i2u29_40:
  1233  0000D2                     
  1234                           ; BSR set to: 2
  1235                           ;mcc_generated_files/i2c1_slave.c: 436:     {;mcc_generated_files/i2c1_slave.c: 437:    
      +                               I2C1STAT1bits.CLRBF = 1;
  1236  0000D2  8599               	bsf	153,2,b	;volatile
  1237                           
  1238                           ;mcc_generated_files/i2c1_slave.c: 438:         I2C1CNTL = 0xFF;
  1239  0000D4  698C               	setf	140,b	;volatile
  1240  0000D6                     
  1241                           ; BSR set to: 2
  1242                           ;mcc_generated_files/i2c1_slave.c: 439:         I2C1CNTH = 0x00;
  1243  0000D6  0E00               	movlw	0
  1244  0000D8  6F8D               	movwf	141,b	;volatile
  1245                           
  1246                           ;mcc_generated_files/i2c1_slave.c: 441:         Ji2c_state = 0;
  1247  0000DA  0E00               	movlw	0
  1248  0000DC  6E22               	movwf	_Ji2c_state^(0+1280),c	;volatile
  1249                           
  1250                           ;mcc_generated_files/i2c1_slave.c: 442:     }
  1251  0000DE  EFC3  F000         	goto	i2l1899
  1252  0000E2                     i2l515:
  1253                           
  1254                           ; BSR set to: 2
  1255                           ;mcc_generated_files/i2c1_slave.c: 444:     {;mcc_generated_files/i2c1_slave.c: 445:    
      +                               if (!(I2C1STAT0bits.D))
  1256  0000E2  B798               	btfsc	152,3,b	;volatile
  1257  0000E4  EF76  F000         	goto	i2u30_41
  1258  0000E8  EF78  F000         	goto	i2u30_40
  1259  0000EC                     i2u30_41:
  1260  0000EC  EF91  F000         	goto	i2l517
  1261  0000F0                     i2u30_40:
  1262  0000F0                     
  1263                           ; BSR set to: 2
  1264                           ;mcc_generated_files/i2c1_slave.c: 446:         {;mcc_generated_files/i2c1_slave.c: 447:
      +                                       I2C1STAT1bits.CLRBF = 1;
  1265  0000F0  8599               	bsf	153,2,b	;volatile
  1266                           
  1267                           ;mcc_generated_files/i2c1_slave.c: 448:             if (I2C1STAT0bits.R && I2C1STAT1bits
      +                          .TXBE)
  1268  0000F2  A998               	btfss	152,4,b	;volatile
  1269  0000F4  EF7E  F000         	goto	i2u31_41
  1270  0000F8  EF80  F000         	goto	i2u31_40
  1271  0000FC                     i2u31_41:
  1272  0000FC  EFC3  F000         	goto	i2l1899
  1273  000100                     i2u31_40:
  1274  000100                     
  1275                           ; BSR set to: 2
  1276  000100  AB99               	btfss	153,5,b	;volatile
  1277  000102  EF85  F000         	goto	i2u32_41
  1278  000106  EF87  F000         	goto	i2u32_40
  1279  00010A                     i2u32_41:
  1280  00010A  EFC3  F000         	goto	i2l1899
  1281  00010E                     i2u32_40:
  1282  00010E                     i2l1883:
  1283                           
  1284                           ; BSR set to: 2
  1285                           ;mcc_generated_files/i2c1_slave.c: 449:                 I2C1TXB = Ji2c_registers[Jaccess
      +                          _reg];
  1286  00010E  0E60               	movlw	low _Ji2c_registers
  1287  000110  2421               	addwf	_Jaccess_reg^(0+1280),w,c	;volatile
  1288  000112  6ED9               	movwf	fsr2l,c
  1289  000114  6ADA               	clrf	fsr2h,c
  1290  000116  0E05               	movlw	high _Ji2c_registers
  1291  000118  22DA               	addwfc	fsr2h,f,c
  1292  00011A  50DF               	movf	indf2,w,c
  1293  00011C  6F8B               	movwf	139,b	;volatile
  1294  00011E  EFC3  F000         	goto	i2l1899
  1295  000122                     i2l517:
  1296                           
  1297                           ; BSR set to: 2
  1298                           ;mcc_generated_files/i2c1_slave.c: 452:         {;mcc_generated_files/i2c1_slave.c: 453:
      +                                       if (I2C1STAT0bits.R && I2C1STAT1bits.TXBE)
  1299  000122  A998               	btfss	152,4,b	;volatile
  1300  000124  EF96  F000         	goto	i2u33_41
  1301  000128  EF98  F000         	goto	i2u33_40
  1302  00012C                     i2u33_41:
  1303  00012C  EFA1  F000         	goto	i2l520
  1304  000130                     i2u33_40:
  1305  000130                     
  1306                           ; BSR set to: 2
  1307  000130  AB99               	btfss	153,5,b	;volatile
  1308  000132  EF9D  F000         	goto	i2u34_41
  1309  000136  EF9F  F000         	goto	i2u34_40
  1310  00013A                     i2u34_41:
  1311  00013A  EFA1  F000         	goto	i2l520
  1312  00013E                     i2u34_40:
  1313  00013E  EF87  F000         	goto	i2l1883
  1314  000142                     i2l520:
  1315                           
  1316                           ; BSR set to: 2
  1317                           ;mcc_generated_files/i2c1_slave.c: 456:             {;mcc_generated_files/i2c1_slave.c: 
      +                          457:                 if (I2C1STAT1bits.RXBF)
  1318  000142  A199               	btfss	153,0,b	;volatile
  1319  000144  EFA6  F000         	goto	i2u35_41
  1320  000148  EFA8  F000         	goto	i2u35_40
  1321  00014C                     i2u35_41:
  1322  00014C  EFC3  F000         	goto	i2l519
  1323  000150                     i2u35_40:
  1324  000150                     
  1325                           ; BSR set to: 2
  1326                           ;mcc_generated_files/i2c1_slave.c: 458:                 {;mcc_generated_files/i2c1_slave
      +                          .c: 459:                     i2c1RdData = I2C1RXB;
  1327  000150  0060 FA28  F525    	movff	650,_i2c1RdData	;volatile
  1328  000156                     
  1329                           ; BSR set to: 2
  1330                           ;mcc_generated_files/i2c1_slave.c: 462:                     if (Ji2c_state == 0)
  1331  000156  5022               	movf	_Ji2c_state^(0+1280),w,c	;volatile
  1332  000158  A4D8               	btfss	status,2,c
  1333  00015A  EFB1  F000         	goto	i2u36_41
  1334  00015E  EFB3  F000         	goto	i2u36_40
  1335  000162                     i2u36_41:
  1336  000162  EFB7  F000         	goto	i2l1895
  1337  000166                     i2u36_40:
  1338  000166                     
  1339                           ; BSR set to: 2
  1340                           ;mcc_generated_files/i2c1_slave.c: 463:                         Jaccess_reg = i2c1RdData
      +                          ;
  1341  000166  C525  F521         	movff	_i2c1RdData,_Jaccess_reg	;volatile
  1342  00016A  EFC0  F000         	goto	i2l1897
  1343  00016E                     i2l1895:
  1344                           
  1345                           ; BSR set to: 2
  1346                           ;mcc_generated_files/i2c1_slave.c: 467:                         Ji2c_registers[Jaccess_r
      +                          eg] = i2c1RdData;
  1347  00016E  0E60               	movlw	low _Ji2c_registers
  1348  000170  2421               	addwf	_Jaccess_reg^(0+1280),w,c	;volatile
  1349  000172  6ED9               	movwf	fsr2l,c
  1350  000174  6ADA               	clrf	fsr2h,c
  1351  000176  0E05               	movlw	high _Ji2c_registers
  1352  000178  22DA               	addwfc	fsr2h,f,c
  1353  00017A  0061  F494  F4DF   	movff	_i2c1RdData,indf2	;volatile
  1354  000180                     i2l1897:
  1355                           
  1356                           ; BSR set to: 2
  1357                           ;mcc_generated_files/i2c1_slave.c: 470:                     Ji2c_state++;
  1358  000180  2A22               	incf	_Ji2c_state^(0+1280),f,c	;volatile
  1359  000182  EFC3  F000         	goto	i2l1899
  1360  000186                     i2l519:
  1361  000186                     i2l1899:
  1362                           
  1363                           ; BSR set to: 2
  1364                           ;mcc_generated_files/i2c1_slave.c: 476:     I2C1PIR = 0x00;
  1365  000186  0E00               	movlw	0
  1366  000188  6F9A               	movwf	154,b	;volatile
  1367  00018A                     
  1368                           ; BSR set to: 2
  1369                           ;mcc_generated_files/i2c1_slave.c: 477:     I2C1ERRbits.BTOIF = 0;
  1370  00018A  9D97               	bcf	151,6,b	;volatile
  1371  00018C                     
  1372                           ; BSR set to: 2
  1373                           ;mcc_generated_files/i2c1_slave.c: 478:     I2C1ERRbits.BCL1IF = 0;
  1374  00018C  9B97               	bcf	151,5,b	;volatile
  1375  00018E                     
  1376                           ; BSR set to: 2
  1377                           ;mcc_generated_files/i2c1_slave.c: 479:     I2C1ERRbits.NACKIF = 0;
  1378  00018E  9997               	bcf	151,4,b	;volatile
  1379  000190                     
  1380                           ; BSR set to: 2
  1381                           ;mcc_generated_files/i2c1_slave.c: 482:     Ji2c_registers[0x15] = 0;
  1382  000190  0E00               	movlw	0
  1383  000192  0105               	movlb	5	; () banked
  1384  000194  6F75               	movwf	(_Ji2c_registers+21)& (0+255),b	;volatile
  1385  000196                     
  1386                           ; BSR set to: 5
  1387  000196  0011               	retfie		f
  1388  000198                     __end_of_I2C1_ISR:
  1389                           	callstack 0
  1390                           
  1391 ;; *************** function _Default_ISR *****************
  1392 ;; Defined at:
  1393 ;;		line 82 in file "mcc_generated_files/interrupt_manager.c"
  1394 ;; Parameters:    Size  Location     Type
  1395 ;;		None
  1396 ;; Auto vars:     Size  Location     Type
  1397 ;;		None
  1398 ;; Return value:  Size  Location     Type
  1399 ;;                  1    wreg      void 
  1400 ;; Registers used:
  1401 ;;		None
  1402 ;; Tracked objects:
  1403 ;;		On entry : 0/0
  1404 ;;		On exit  : 0/0
  1405 ;;		Unchanged: 0/0
  1406 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1407 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1408 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1409 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1410 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1411 ;;Total ram usage:        0 bytes
  1412 ;; Hardware stack levels used: 1
  1413 ;; This function calls:
  1414 ;;		Nothing
  1415 ;; This function is called by:
  1416 ;;		Interrupt level 2
  1417 ;; This function uses a non-reentrant model
  1418 ;;
  1419                           
  1420                           	psect	text11
  1421  000474                     __ptext11:
  1422                           	callstack 0
  1423  000474                     _Default_ISR:
  1424                           	callstack 122
  1425  000474  0011               	retfie		f
  1426  000476                     __end_of_Default_ISR:
  1427                           	callstack 0
  1428                           
  1429 ;; *************** function _ADCC_ISR *****************
  1430 ;; Defined at:
  1431 ;;		line 311 in file "mcc_generated_files/adcc.c"
  1432 ;; Parameters:    Size  Location     Type
  1433 ;;		None
  1434 ;; Auto vars:     Size  Location     Type
  1435 ;;		None
  1436 ;; Return value:  Size  Location     Type
  1437 ;;                  1    wreg      void 
  1438 ;; Registers used:
  1439 ;;		wreg, fsr2l, fsr2h, status,2, status,0, pcl, pclath, pclatu, tosl, cstack
  1440 ;; Tracked objects:
  1441 ;;		On entry : 0/0
  1442 ;;		On exit  : 0/0
  1443 ;;		Unchanged: 0/0
  1444 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1445 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1446 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1447 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1448 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1449 ;;Total ram usage:        2 bytes
  1450 ;; Hardware stack levels used: 1
  1451 ;; Hardware stack levels required when called: 1
  1452 ;; This function calls:
  1453 ;;		Absolute function
  1454 ;;		_ADCC_DefaultInterruptHandler
  1455 ;; This function is called by:
  1456 ;;		Interrupt level 2
  1457 ;; This function uses a non-reentrant model
  1458 ;;
  1459                           
  1460                           	psect	text12
  1461  000310                     __ptext12:
  1462                           	callstack 0
  1463  000310                     _ADCC_ISR:
  1464                           	callstack 121
  1465                           
  1466                           ;incstack = 0
  1467  000310  0061 F3E8  F52C    	movff	pclath,??_ADCC_ISR
  1468  000316  0061 F3EC  F52D    	movff	pclatu,??_ADCC_ISR+1
  1469  00031C                     
  1470                           ;mcc_generated_files/adcc.c: 314:     PIR1bits.ADIF = 0;
  1471  00031C  94B4               	bcf	180,2,c	;volatile
  1472  00031E                     
  1473                           ;mcc_generated_files/adcc.c: 316:     if (ADCC_ADI_InterruptHandler)
  1474  00031E  5005               	movf	_ADCC_ADI_InterruptHandler^(0+1280),w,c
  1475  000320  1006               	iorwf	(_ADCC_ADI_InterruptHandler+1)^(0+1280),w,c
  1476  000322  B4D8               	btfsc	status,2,c
  1477  000324  EF96  F001         	goto	i2u43_41
  1478  000328  EF98  F001         	goto	i2u43_40
  1479  00032C                     i2u43_41:
  1480  00032C  EFA5  F001         	goto	i2l874
  1481  000330                     i2u43_40:
  1482  000330                     
  1483                           ;mcc_generated_files/adcc.c: 317:             ADCC_ADI_InterruptHandler();
  1484  000330  D802               	call	i2u44_48
  1485  000332  EFA5  F001         	goto	i2u44_49
  1486  000336                     i2u44_48:
  1487  000336  0005               	push	
  1488  000338  6EFA               	movwf	pclath,c
  1489  00033A  5005               	movf	_ADCC_ADI_InterruptHandler^(0+1280),w,c
  1490  00033C  6EFD               	movwf	tosl,c
  1491  00033E  5006               	movf	(_ADCC_ADI_InterruptHandler+1)^(0+1280),w,c
  1492  000340  6EFE               	movwf	tosh,c
  1493  000342  50F8               	movf	tblptru,w,c
  1494  000344  6EFF               	movwf	tosu,c
  1495  000346  50FA               	movf	pclath,w,c
  1496  000348  0012               	return		;indir
  1497  00034A                     i2u44_49:
  1498  00034A                     i2l874:
  1499  00034A  0061  F4B4  F4FB   	movff	??_ADCC_ISR+1,pclatu
  1500  000350  0061  F4B0  F4FA   	movff	??_ADCC_ISR,pclath
  1501  000356  0011               	retfie		f
  1502  000358                     __end_of_ADCC_ISR:
  1503                           	callstack 0
  1504                           
  1505 ;; *************** function _ADCC_DefaultInterruptHandler *****************
  1506 ;; Defined at:
  1507 ;;		line 324 in file "mcc_generated_files/adcc.c"
  1508 ;; Parameters:    Size  Location     Type
  1509 ;;		None
  1510 ;; Auto vars:     Size  Location     Type
  1511 ;;		None
  1512 ;; Return value:  Size  Location     Type
  1513 ;;                  1    wreg      void 
  1514 ;; Registers used:
  1515 ;;		wreg, fsr2l, fsr2h, status,2, status,0
  1516 ;; Tracked objects:
  1517 ;;		On entry : 0/0
  1518 ;;		On exit  : 0/0
  1519 ;;		Unchanged: 0/0
  1520 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1521 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1522 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1523 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1524 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1525 ;;Total ram usage:        2 bytes
  1526 ;; Hardware stack levels used: 1
  1527 ;; This function calls:
  1528 ;;		Nothing
  1529 ;; This function is called by:
  1530 ;;		_ADCC_Initialize
  1531 ;;		_ADCC_ISR
  1532 ;; This function uses a non-reentrant model
  1533 ;;
  1534                           
  1535                           	psect	text13
  1536  000358                     __ptext13:
  1537                           	callstack 0
  1538  000358                     _ADCC_DefaultInterruptHandler:
  1539                           	callstack 121
  1540  000358                     
  1541                           ;mcc_generated_files/adcc.c: 333:     Ji2c_registers[0x10 + (ADPCHSelector << 1)] = ADRE
      +                          SL;
  1542  000358  5029               	movf	_ADPCHSelector^(0+1280),w,c	;volatile
  1543  00035A  6E2A               	movwf	??_ADCC_DefaultInterruptHandler^(0+1280),c
  1544  00035C  6A2B               	clrf	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),c
  1545  00035E  90D8               	bcf	status,0,c
  1546  000360  362A               	rlcf	??_ADCC_DefaultInterruptHandler^(0+1280),f,c
  1547  000362  362B               	rlcf	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),f,c
  1548  000364  0E70               	movlw	low (_Ji2c_registers+16)
  1549  000366  242A               	addwf	??_ADCC_DefaultInterruptHandler^(0+1280),w,c
  1550  000368  6ED9               	movwf	fsr2l,c
  1551  00036A  0E05               	movlw	high (_Ji2c_registers+16)
  1552  00036C  202B               	addwfc	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),w,c
  1553  00036E  6EDA               	movwf	fsr2h,c
  1554  000370  C3EA F4DF          	movff	1002,indf2	;volatile
  1555                           
  1556                           ;mcc_generated_files/adcc.c: 334:     Ji2c_registers[0x11 + (ADPCHSelector << 1)] = ADRE
      +                          SH;
  1557  000374  5029               	movf	_ADPCHSelector^(0+1280),w,c	;volatile
  1558  000376  6E2A               	movwf	??_ADCC_DefaultInterruptHandler^(0+1280),c
  1559  000378  6A2B               	clrf	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),c
  1560  00037A  90D8               	bcf	status,0,c
  1561  00037C  362A               	rlcf	??_ADCC_DefaultInterruptHandler^(0+1280),f,c
  1562  00037E  362B               	rlcf	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),f,c
  1563  000380  0E71               	movlw	low (_Ji2c_registers+17)
  1564  000382  242A               	addwf	??_ADCC_DefaultInterruptHandler^(0+1280),w,c
  1565  000384  6ED9               	movwf	fsr2l,c
  1566  000386  0E05               	movlw	high (_Ji2c_registers+17)
  1567  000388  202B               	addwfc	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),w,c
  1568  00038A  6EDA               	movwf	fsr2h,c
  1569  00038C  C3EB F4DF          	movff	1003,indf2	;volatile
  1570  000390                     
  1571                           ;mcc_generated_files/adcc.c: 357:     ADPCH = 0b010100 | (ADPCHSelector = 1 - ADPCHSelec
      +                          tor);
  1572  000390  5029               	movf	_ADPCHSelector^(0+1280),w,c	;volatile
  1573  000392  0801               	sublw	1
  1574  000394  6E29               	movwf	_ADPCHSelector^(0+1280),c	;volatile
  1575  000396  5029               	movf	_ADPCHSelector^(0+1280),w,c	;volatile
  1576  000398  0914               	iorlw	20
  1577  00039A  0103               	movlb	3	; () banked
  1578  00039C  6FEC               	movwf	236,b	;volatile
  1579  00039E                     
  1580                           ; BSR set to: 3
  1581  00039E  0012               	return		;funcret
  1582  0003A0                     __end_of_ADCC_DefaultInterruptHandler:
  1583                           	callstack 0
  1584                           
  1585                           ;
  1586                           ; Interrupt Vector Table @ 0x8
  1587                           ;
  1588                           
  1589                           	psect	ivt0x8
  1590  000008                     __pivt0x8:
  1591                           	callstack 0
  1592  000008                     ivt0x8_base:
  1593                           	callstack 0
  1594                           
  1595                           ; Vector 0 : SWINT
  1596  000008  011D               	dw	_Default_ISR shr (0+2)
  1597                           
  1598                           ; Vector 1 : HLVD
  1599  00000A  011D               	dw	_Default_ISR shr (0+2)
  1600                           
  1601                           ; Vector 2 : OSF
  1602  00000C  011D               	dw	_Default_ISR shr (0+2)
  1603                           
  1604                           ; Vector 3 : CSW
  1605  00000E  011D               	dw	_Default_ISR shr (0+2)
  1606                           
  1607                           ; Vector 4 : NVMIP
  1608  000010  011D               	dw	_Default_ISR shr (0+2)
  1609                           
  1610                           ; Vector 5 : CLC1
  1611  000012  011D               	dw	_Default_ISR shr (0+2)
  1612                           
  1613                           ; Vector 6 : CRC
  1614  000014  011D               	dw	_Default_ISR shr (0+2)
  1615                           
  1616                           ; Vector 7 : IOC
  1617  000016  011D               	dw	_Default_ISR shr (0+2)
  1618                           
  1619                           ; Vector 8 : INT0
  1620  000018  011D               	dw	_Default_ISR shr (0+2)
  1621                           
  1622                           ; Vector 9 : ZCD
  1623  00001A  011D               	dw	_Default_ISR shr (0+2)
  1624                           
  1625                           ; Vector 10 : AD
  1626  00001C  00C4               	dw	_ADCC_ISR shr (0+2)
  1627                           
  1628                           ; Vector 11 : ACT
  1629  00001E  011D               	dw	_Default_ISR shr (0+2)
  1630                           
  1631                           ; Vector 12 : CMP1
  1632  000020  011D               	dw	_Default_ISR shr (0+2)
  1633                           
  1634                           ; Vector 13 : SMT1
  1635  000022  011D               	dw	_Default_ISR shr (0+2)
  1636                           
  1637                           ; Vector 14 : SMT1PRA
  1638  000024  011D               	dw	_Default_ISR shr (0+2)
  1639                           
  1640                           ; Vector 15 : SMT1PWA
  1641  000026  011D               	dw	_Default_ISR shr (0+2)
  1642                           
  1643                           ; Vector 16 : ADT
  1644  000028  011D               	dw	_Default_ISR shr (0+2)
  1645                           
  1646                           ; Vector 17 : Undefined
  1647  00002A  002E               	dw	ivt0x8_undefint shr (0+2)
  1648                           
  1649                           ; Vector 18 : Undefined
  1650  00002C  002E               	dw	ivt0x8_undefint shr (0+2)
  1651                           
  1652                           ; Vector 19 : Undefined
  1653  00002E  002E               	dw	ivt0x8_undefint shr (0+2)
  1654                           
  1655                           ; Vector 20 : DMA1SCNT
  1656  000030  011D               	dw	_Default_ISR shr (0+2)
  1657                           
  1658                           ; Vector 21 : DMA1DCNT
  1659  000032  011D               	dw	_Default_ISR shr (0+2)
  1660                           
  1661                           ; Vector 22 : DMA1OR
  1662  000034  011D               	dw	_Default_ISR shr (0+2)
  1663                           
  1664                           ; Vector 23 : DMA1A
  1665  000036  011D               	dw	_Default_ISR shr (0+2)
  1666                           
  1667                           ; Vector 24 : SPI1RX
  1668  000038  011D               	dw	_Default_ISR shr (0+2)
  1669                           
  1670                           ; Vector 25 : SPI1TX
  1671  00003A  011D               	dw	_Default_ISR shr (0+2)
  1672                           
  1673                           ; Vector 26 : SPI1
  1674  00003C  011D               	dw	_Default_ISR shr (0+2)
  1675                           
  1676                           ; Vector 27 : TMR2
  1677  00003E  011D               	dw	_Default_ISR shr (0+2)
  1678                           
  1679                           ; Vector 28 : TMR1
  1680  000040  009A               	dw	_TMR1_ISR shr (0+2)
  1681                           
  1682                           ; Vector 29 : TMR1G
  1683  000042  011D               	dw	_Default_ISR shr (0+2)
  1684                           
  1685                           ; Vector 30 : CCP1
  1686  000044  011D               	dw	_Default_ISR shr (0+2)
  1687                           
  1688                           ; Vector 31 : TMR0
  1689  000046  0082               	dw	_TMR0_ISR shr (0+2)
  1690                           
  1691                           ; Vector 32 : U1RX
  1692  000048  011D               	dw	_Default_ISR shr (0+2)
  1693                           
  1694                           ; Vector 33 : U1TX
  1695  00004A  011D               	dw	_Default_ISR shr (0+2)
  1696                           
  1697                           ; Vector 34 : U1E
  1698  00004C  011D               	dw	_Default_ISR shr (0+2)
  1699                           
  1700                           ; Vector 35 : U1
  1701  00004E  011D               	dw	_Default_ISR shr (0+2)
  1702                           
  1703                           ; Vector 36 : TMR3
  1704  000050  011D               	dw	_Default_ISR shr (0+2)
  1705                           
  1706                           ; Vector 37 : TMR3G
  1707  000052  011D               	dw	_Default_ISR shr (0+2)
  1708                           
  1709                           ; Vector 38 : PWM1PR
  1710  000054  011D               	dw	_Default_ISR shr (0+2)
  1711                           
  1712                           ; Vector 39 : PWM1
  1713  000056  011D               	dw	_Default_ISR shr (0+2)
  1714                           
  1715                           ; Vector 40 : SPI2RX
  1716  000058  011D               	dw	_Default_ISR shr (0+2)
  1717                           
  1718                           ; Vector 41 : SPI2TX
  1719  00005A  011D               	dw	_Default_ISR shr (0+2)
  1720                           
  1721                           ; Vector 42 : SPI2
  1722  00005C  011D               	dw	_Default_ISR shr (0+2)
  1723                           
  1724                           ; Vector 43 : Undefined
  1725  00005E  002E               	dw	ivt0x8_undefint shr (0+2)
  1726                           
  1727                           ; Vector 44 : CMP2
  1728  000060  011D               	dw	_Default_ISR shr (0+2)
  1729                           
  1730                           ; Vector 45 : CLC2
  1731  000062  011D               	dw	_Default_ISR shr (0+2)
  1732                           
  1733                           ; Vector 46 : PWM2PR
  1734  000064  011D               	dw	_Default_ISR shr (0+2)
  1735                           
  1736                           ; Vector 47 : PWM2
  1737  000066  011D               	dw	_Default_ISR shr (0+2)
  1738                           
  1739                           ; Vector 48 : INT1
  1740  000068  011D               	dw	_Default_ISR shr (0+2)
  1741                           
  1742                           ; Vector 49 : CWG1
  1743  00006A  011D               	dw	_Default_ISR shr (0+2)
  1744                           
  1745                           ; Vector 50 : NCO1
  1746  00006C  011D               	dw	_Default_ISR shr (0+2)
  1747                           
  1748                           ; Vector 51 : DMA2SCNT
  1749  00006E  011D               	dw	_Default_ISR shr (0+2)
  1750                           
  1751                           ; Vector 52 : DMA2DCNT
  1752  000070  011D               	dw	_Default_ISR shr (0+2)
  1753                           
  1754                           ; Vector 53 : DMA2OR
  1755  000072  011D               	dw	_Default_ISR shr (0+2)
  1756                           
  1757                           ; Vector 54 : DMA2A
  1758  000074  011D               	dw	_Default_ISR shr (0+2)
  1759                           
  1760                           ; Vector 55 : Undefined
  1761  000076  002E               	dw	ivt0x8_undefint shr (0+2)
  1762                           
  1763                           ; Vector 56 : I2C1RX
  1764  000078  0030               	dw	_I2C1_ISR shr (0+2)
  1765                           
  1766                           ; Vector 57 : I2C1TX
  1767  00007A  0030               	dw	_I2C1_ISR shr (0+2)
  1768                           
  1769                           ; Vector 58 : I2C1
  1770  00007C  0030               	dw	_I2C1_ISR shr (0+2)
  1771                           
  1772                           ; Vector 59 : I2C1E
  1773  00007E  0030               	dw	_I2C1_ISR shr (0+2)
  1774                           
  1775                           ; Vector 60 : Undefined
  1776  000080  002E               	dw	ivt0x8_undefint shr (0+2)
  1777                           
  1778                           ; Vector 61 : CLC3
  1779  000082  011D               	dw	_Default_ISR shr (0+2)
  1780                           
  1781                           ; Vector 62 : PWM3PR
  1782  000084  011D               	dw	_Default_ISR shr (0+2)
  1783                           
  1784                           ; Vector 63 : PWM3
  1785  000086  011D               	dw	_Default_ISR shr (0+2)
  1786                           
  1787                           ; Vector 64 : U2RX
  1788  000088  011D               	dw	_Default_ISR shr (0+2)
  1789                           
  1790                           ; Vector 65 : U2TX
  1791  00008A  011D               	dw	_Default_ISR shr (0+2)
  1792                           
  1793                           ; Vector 66 : U2E
  1794  00008C  011D               	dw	_Default_ISR shr (0+2)
  1795                           
  1796                           ; Vector 67 : U2
  1797  00008E  011D               	dw	_Default_ISR shr (0+2)
  1798                           
  1799                           ; Vector 68 : Undefined
  1800  000090  002E               	dw	ivt0x8_undefint shr (0+2)
  1801                           
  1802                           ; Vector 69 : CLC4
  1803  000092  011D               	dw	_Default_ISR shr (0+2)
  1804                           
  1805                           ; Vector 70 : Undefined
  1806  000094  002E               	dw	ivt0x8_undefint shr (0+2)
  1807                           
  1808                           ; Vector 71 : SCAN
  1809  000096  011D               	dw	_Default_ISR shr (0+2)
  1810                           
  1811                           ; Vector 72 : U3RX
  1812  000098  011D               	dw	_Default_ISR shr (0+2)
  1813                           
  1814                           ; Vector 73 : U3TX
  1815  00009A  011D               	dw	_Default_ISR shr (0+2)
  1816                           
  1817                           ; Vector 74 : U3E
  1818  00009C  011D               	dw	_Default_ISR shr (0+2)
  1819                           
  1820                           ; Vector 75 : U3
  1821  00009E  011D               	dw	_Default_ISR shr (0+2)
  1822                           
  1823                           ; Vector 76 : DMA3SCNT
  1824  0000A0  011D               	dw	_Default_ISR shr (0+2)
  1825                           
  1826                           ; Vector 77 : DMA3DCNT
  1827  0000A2  011D               	dw	_Default_ISR shr (0+2)
  1828                           
  1829                           ; Vector 78 : DMA3OR
  1830  0000A4  011D               	dw	_Default_ISR shr (0+2)
  1831                           
  1832                           ; Vector 79 : DMA3A
  1833  0000A6  011D               	dw	_Default_ISR shr (0+2)
  1834                           
  1835                           ; Vector 80 : INT2
  1836  0000A8  011D               	dw	_Default_ISR shr (0+2)
  1837                           
  1838                           ; Vector 81 : Undefined
  1839  0000AA  002E               	dw	ivt0x8_undefint shr (0+2)
  1840                           
  1841                           ; Vector 82 : Undefined
  1842  0000AC  002E               	dw	ivt0x8_undefint shr (0+2)
  1843                           
  1844                           ; Vector 83 : TMR4
  1845  0000AE  011D               	dw	_Default_ISR shr (0+2)
  1846                           
  1847                           ; Vector 84 : DMA4SCNT
  1848  0000B0  011D               	dw	_Default_ISR shr (0+2)
  1849                           
  1850                           ; Vector 85 : DMA4DCNT
  1851  0000B2  011D               	dw	_Default_ISR shr (0+2)
  1852                           
  1853                           ; Vector 86 : DMA4OR
  1854  0000B4  011D               	dw	_Default_ISR shr (0+2)
  1855                           
  1856                           ; Vector 87 : DMA4A
  1857  0000B6  011D               	dw	_Default_ISR shr (0+2)
  1858  0000B8                     ivt0x8_undefint:
  1859                           	callstack 0
  1860  0000B8  00FF               	reset	
  1861  0000                     
  1862                           	psect	text14
  1863  000000                     __ptext14:
  1864                           	callstack 0
  1865  000000                     
  1866                           	psect	rparam
  1867  0000                     
  1868                           	psect	idloc
  1869                           
  1870                           ;Config register IDLOC0 @ 0x200000
  1871                           ;	unspecified, using default values
  1872  200000                     	org	2097152
  1873  200000  0FFF               	dw	4095
  1874                           
  1875                           ;Config register IDLOC1 @ 0x200002
  1876                           ;	unspecified, using default values
  1877  200002                     	org	2097154
  1878  200002  0FFF               	dw	4095
  1879                           
  1880                           ;Config register IDLOC2 @ 0x200004
  1881                           ;	unspecified, using default values
  1882  200004                     	org	2097156
  1883  200004  0FFF               	dw	4095
  1884                           
  1885                           ;Config register IDLOC3 @ 0x200006
  1886                           ;	unspecified, using default values
  1887  200006                     	org	2097158
  1888  200006  0FFF               	dw	4095
  1889                           
  1890                           ;Config register IDLOC4 @ 0x200008
  1891                           ;	unspecified, using default values
  1892  200008                     	org	2097160
  1893  200008  0FFF               	dw	4095
  1894                           
  1895                           ;Config register IDLOC5 @ 0x20000A
  1896                           ;	unspecified, using default values
  1897  20000A                     	org	2097162
  1898  20000A  0FFF               	dw	4095
  1899                           
  1900                           ;Config register IDLOC6 @ 0x20000C
  1901                           ;	unspecified, using default values
  1902  20000C                     	org	2097164
  1903  20000C  0FFF               	dw	4095
  1904                           
  1905                           ;Config register IDLOC7 @ 0x20000E
  1906                           ;	unspecified, using default values
  1907  20000E                     	org	2097166
  1908  20000E  0FFF               	dw	4095
  1909                           
  1910                           ;Config register IDLOC8 @ 0x200010
  1911                           ;	unspecified, using default values
  1912  200010                     	org	2097168
  1913  200010  0FFF               	dw	4095
  1914                           
  1915                           ;Config register IDLOC9 @ 0x200012
  1916                           ;	unspecified, using default values
  1917  200012                     	org	2097170
  1918  200012  0FFF               	dw	4095
  1919                           
  1920                           ;Config register IDLOC10 @ 0x200014
  1921                           ;	unspecified, using default values
  1922  200014                     	org	2097172
  1923  200014  0FFF               	dw	4095
  1924                           
  1925                           ;Config register IDLOC11 @ 0x200016
  1926                           ;	unspecified, using default values
  1927  200016                     	org	2097174
  1928  200016  0FFF               	dw	4095
  1929                           
  1930                           ;Config register IDLOC12 @ 0x200018
  1931                           ;	unspecified, using default values
  1932  200018                     	org	2097176
  1933  200018  0FFF               	dw	4095
  1934                           
  1935                           ;Config register IDLOC13 @ 0x20001A
  1936                           ;	unspecified, using default values
  1937  20001A                     	org	2097178
  1938  20001A  0FFF               	dw	4095
  1939                           
  1940                           ;Config register IDLOC14 @ 0x20001C
  1941                           ;	unspecified, using default values
  1942  20001C                     	org	2097180
  1943  20001C  0FFF               	dw	4095
  1944                           
  1945                           ;Config register IDLOC15 @ 0x20001E
  1946                           ;	unspecified, using default values
  1947  20001E                     	org	2097182
  1948  20001E  0FFF               	dw	4095
  1949                           
  1950                           ;Config register IDLOC16 @ 0x200020
  1951                           ;	unspecified, using default values
  1952  200020                     	org	2097184
  1953  200020  0FFF               	dw	4095
  1954                           
  1955                           ;Config register IDLOC17 @ 0x200022
  1956                           ;	unspecified, using default values
  1957  200022                     	org	2097186
  1958  200022  0FFF               	dw	4095
  1959                           
  1960                           ;Config register IDLOC18 @ 0x200024
  1961                           ;	unspecified, using default values
  1962  200024                     	org	2097188
  1963  200024  0FFF               	dw	4095
  1964                           
  1965                           ;Config register IDLOC19 @ 0x200026
  1966                           ;	unspecified, using default values
  1967  200026                     	org	2097190
  1968  200026  0FFF               	dw	4095
  1969                           
  1970                           ;Config register IDLOC20 @ 0x200028
  1971                           ;	unspecified, using default values
  1972  200028                     	org	2097192
  1973  200028  0FFF               	dw	4095
  1974                           
  1975                           ;Config register IDLOC21 @ 0x20002A
  1976                           ;	unspecified, using default values
  1977  20002A                     	org	2097194
  1978  20002A  0FFF               	dw	4095
  1979                           
  1980                           ;Config register IDLOC22 @ 0x20002C
  1981                           ;	unspecified, using default values
  1982  20002C                     	org	2097196
  1983  20002C  0FFF               	dw	4095
  1984                           
  1985                           ;Config register IDLOC23 @ 0x20002E
  1986                           ;	unspecified, using default values
  1987  20002E                     	org	2097198
  1988  20002E  0FFF               	dw	4095
  1989                           
  1990                           ;Config register IDLOC24 @ 0x200030
  1991                           ;	unspecified, using default values
  1992  200030                     	org	2097200
  1993  200030  0FFF               	dw	4095
  1994                           
  1995                           ;Config register IDLOC25 @ 0x200032
  1996                           ;	unspecified, using default values
  1997  200032                     	org	2097202
  1998  200032  0FFF               	dw	4095
  1999                           
  2000                           ;Config register IDLOC26 @ 0x200034
  2001                           ;	unspecified, using default values
  2002  200034                     	org	2097204
  2003  200034  0FFF               	dw	4095
  2004                           
  2005                           ;Config register IDLOC27 @ 0x200036
  2006                           ;	unspecified, using default values
  2007  200036                     	org	2097206
  2008  200036  0FFF               	dw	4095
  2009                           
  2010                           ;Config register IDLOC28 @ 0x200038
  2011                           ;	unspecified, using default values
  2012  200038                     	org	2097208
  2013  200038  0FFF               	dw	4095
  2014                           
  2015                           ;Config register IDLOC29 @ 0x20003A
  2016                           ;	unspecified, using default values
  2017  20003A                     	org	2097210
  2018  20003A  0FFF               	dw	4095
  2019                           
  2020                           ;Config register IDLOC30 @ 0x20003C
  2021                           ;	unspecified, using default values
  2022  20003C                     	org	2097212
  2023  20003C  0FFF               	dw	4095
  2024                           
  2025                           ;Config register IDLOC31 @ 0x20003E
  2026                           ;	unspecified, using default values
  2027  20003E                     	org	2097214
  2028  20003E  0FFF               	dw	4095
  2029                           
  2030                           	psect	config
  2031                           
  2032                           ;Config register CONFIG1 @ 0x300000
  2033                           ;	External Oscillator Selection
  2034                           ;	FEXTOSC = OFF, Oscillator not enabled
  2035                           ;	Reset Oscillator Selection
  2036                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  2037  300000                     	org	3145728
  2038  300000  8C                 	db	140
  2039                           
  2040                           ;Config register CONFIG2 @ 0x300001
  2041                           ;	Clock out Enable bit
  2042                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  2043                           ;	PRLOCKED One-Way Set Enable bit
  2044                           ;	PR1WAY = ON, PRLOCKED bit can be cleared and set only once
  2045                           ;	Clock Switch Enable bit
  2046                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
  2047                           ;	Fail-Safe Clock Monitor Enable bit
  2048                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
  2049                           ;	Fail-Safe Clock Monitor - Primary XTAL Enable bit
  2050                           ;	FCMENP = ON, Fail-Safe Clock Monitor enabled; timer will flag FSCMP bit and OSFIF inte
      +                          rrupt on EXTOSC failure.
  2051                           ;	Fail-Safe Clock Monitor - Secondary XTAL Enable bit
  2052                           ;	FCMENS = ON, Fail-Safe Clock Monitor enabled; timer will flag FSCMP bit and OSFIF inte
      +                          rrupt on SOSC failure.
  2053  300001                     	org	3145729
  2054  300001  FF                 	db	255
  2055                           
  2056                           ;Config register CONFIG3 @ 0x300002
  2057                           ;	MCLR Enable bit
  2058                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  2059                           ;	Power-up timer selection bits
  2060                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  2061                           ;	Multi-vector enable bit
  2062                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  2063                           ;	IVTLOCK bit One-way set enable bit
  2064                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
  2065                           ;	Low Power BOR Enable bit
  2066                           ;	LPBOREN = OFF, Low-Power BOR disabled
  2067                           ;	Brown-out Reset Enable bits
  2068                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  2069  300002                     	org	3145730
  2070  300002  FF                 	db	255
  2071                           
  2072                           ;Config register CONFIG4 @ 0x300003
  2073                           ;	Brown-out Reset Voltage Selection bits
  2074                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  2075                           ;	ZCD Disable bit
  2076                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  2077                           ;	PPSLOCK bit One-Way Set Enable bit
  2078                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
  2079                           ;	Stack Full/Underflow Reset Enable bit
  2080                           ;	STVREN = ON, Stack full/underflow will cause Reset
  2081                           ;	Low Voltage Programming Enable bit
  2082                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
  2083                           ;	Extended Instruction Set Enable bit
  2084                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  2085  300003                     	org	3145731
  2086  300003  FF                 	db	255
  2087                           
  2088                           ;Config register CONFIG5 @ 0x300004
  2089                           ;	WDT Period selection bits
  2090                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  2091                           ;	WDT operating mode
  2092                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  2093  300004                     	org	3145732
  2094  300004  9F                 	db	159
  2095                           
  2096                           ;Config register CONFIG6 @ 0x300005
  2097                           ;	WDT Window Select bits
  2098                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  2099                           ;	WDT input clock selector
  2100                           ;	WDTCCS = SC, Software Control
  2101  300005                     	org	3145733
  2102  300005  FF                 	db	255
  2103                           
  2104                           ;Config register CONFIG7 @ 0x300006
  2105                           ;	Boot Block Size selection bits
  2106                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  2107                           ;	Boot Block enable bit
  2108                           ;	BBEN = OFF, Boot block disabled
  2109                           ;	Storage Area Flash enable bit
  2110                           ;	SAFEN = OFF, SAF disabled
  2111                           ;	Background Debugger
  2112                           ;	DEBUG = OFF, Background Debugger disabled
  2113  300006                     	org	3145734
  2114  300006  FF                 	db	255
  2115                           
  2116                           ;Config register CONFIG8 @ 0x300007
  2117                           ;	Boot Block Write Protection bit
  2118                           ;	WRTB = OFF, Boot Block not Write protected
  2119                           ;	Configuration Register Write Protection bit
  2120                           ;	WRTC = OFF, Configuration registers not Write protected
  2121                           ;	Data EEPROM Write Protection bit
  2122                           ;	WRTD = OFF, Data EEPROM not Write protected
  2123                           ;	SAF Write protection bit
  2124                           ;	WRTSAF = OFF, SAF not Write Protected
  2125                           ;	Application Block write protection bit
  2126                           ;	WRTAPP = OFF, Application Block not write protected
  2127  300007                     	org	3145735
  2128  300007  FF                 	db	255
  2129                           
  2130                           ;Config register CONFIG9 @ 0x300008
  2131                           ;	PFM and Data EEPROM Code Protection bit
  2132                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  2133  300008                     	org	3145736
  2134  300008  FF                 	db	255
  2135                           
  2136                           ; Padding undefined space
  2137  300009                     	org	3145737
  2138  300009  FF                 	db	255
  2139                           tosu	equ	0x4FF
  2140                           tosh	equ	0x4FE
  2141                           tosl	equ	0x4FD
  2142                           stkptr	equ	0x4FC
  2143                           pclatu	equ	0x4FB
  2144                           pclath	equ	0x4FA
  2145                           pcl	equ	0x4F9
  2146                           tblptru	equ	0x4F8
  2147                           tblptrh	equ	0x4F7
  2148                           tblptrl	equ	0x4F6
  2149                           tablat	equ	0x4F5
  2150                           prodh	equ	0x4F4
  2151                           prodl	equ	0x4F3
  2152                           indf0	equ	0x4EF
  2153                           postinc0	equ	0x4EE
  2154                           postdec0	equ	0x4ED
  2155                           preinc0	equ	0x4EC
  2156                           plusw0	equ	0x4EB
  2157                           fsr0h	equ	0x4EA
  2158                           fsr0l	equ	0x4E9
  2159                           wreg	equ	0x4E8
  2160                           indf1	equ	0x4E7
  2161                           postinc1	equ	0x4E6
  2162                           postdec1	equ	0x4E5
  2163                           preinc1	equ	0x4E4
  2164                           plusw1	equ	0x4E3
  2165                           fsr1h	equ	0x4E2
  2166                           fsr1l	equ	0x4E1
  2167                           bsr	equ	0x4E0
  2168                           indf2	equ	0x4DF
  2169                           postinc2	equ	0x4DE
  2170                           postdec2	equ	0x4DD
  2171                           preinc2	equ	0x4DC
  2172                           plusw2	equ	0x4DB
  2173                           fsr2h	equ	0x4DA
  2174                           fsr2l	equ	0x4D9
  2175                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         169
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95     12      53
    BANK5           160      0     128
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0

Pointer List with Targets:

    I2C1_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), 

    ADCC_ADI_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> ADCC_DefaultInterruptHandler(), Absolute function(), 

    TMR1_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> TMR1_DefaultInterruptHandler(), Absolute function(), 

    TMR0_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_DefaultInterruptHandler(), Absolute function(), 

    I2C1_SlaveBusColInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefBusColInterruptHandler(), 

    I2C1_SlaveWrColInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefWrColInterruptHandler(), 

    I2C1_SlaveAddrInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefAddrInterruptHandler(), 

    I2C1_SlaveWrInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefWrInterruptHandler(), 

    I2C1_SlaveRdInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefRdInterruptHandler(), 

    UART1_ErrorHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), UART1_DefaultErrorHandler(), 

    UART1_OverrunErrorHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), UART1_DefaultOverrunErrorHandler(), 

    UART1_FramingErrorHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), UART1_DefaultFramingErrorHandler(), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _TMR0_ISR in COMRAM

    None.

Critical Paths under _TMR1_ISR in COMRAM

    _TMR1_ISR->_TMR1_WriteTimer

Critical Paths under _I2C1_ISR in COMRAM

    None.

Critical Paths under _Default_ISR in COMRAM

    None.

Critical Paths under _ADCC_ISR in COMRAM

    _ADCC_ISR->_ADCC_DefaultInterruptHandler

Critical Paths under _main in BANK5

    None.

Critical Paths under _TMR0_ISR in BANK5

    None.

Critical Paths under _TMR1_ISR in BANK5

    None.

Critical Paths under _I2C1_ISR in BANK5

    None.

Critical Paths under _Default_ISR in BANK5

    None.

Critical Paths under _ADCC_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _TMR0_ISR in BANK6

    None.

Critical Paths under _TMR1_ISR in BANK6

    None.

Critical Paths under _I2C1_ISR in BANK6

    None.

Critical Paths under _Default_ISR in BANK6

    None.

Critical Paths under _ADCC_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _TMR0_ISR in BANK7

    None.

Critical Paths under _TMR1_ISR in BANK7

    None.

Critical Paths under _I2C1_ISR in BANK7

    None.

Critical Paths under _Default_ISR in BANK7

    None.

Critical Paths under _ADCC_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _TMR0_ISR in BANK8

    None.

Critical Paths under _TMR1_ISR in BANK8

    None.

Critical Paths under _I2C1_ISR in BANK8

    None.

Critical Paths under _Default_ISR in BANK8

    None.

Critical Paths under _ADCC_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _TMR0_ISR in BANK9

    None.

Critical Paths under _TMR1_ISR in BANK9

    None.

Critical Paths under _I2C1_ISR in BANK9

    None.

Critical Paths under _Default_ISR in BANK9

    None.

Critical Paths under _ADCC_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _TMR0_ISR in BANK10

    None.

Critical Paths under _TMR1_ISR in BANK10

    None.

Critical Paths under _I2C1_ISR in BANK10

    None.

Critical Paths under _Default_ISR in BANK10

    None.

Critical Paths under _ADCC_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _TMR0_ISR in BANK11

    None.

Critical Paths under _TMR1_ISR in BANK11

    None.

Critical Paths under _I2C1_ISR in BANK11

    None.

Critical Paths under _Default_ISR in BANK11

    None.

Critical Paths under _ADCC_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _TMR0_ISR in BANK12

    None.

Critical Paths under _TMR1_ISR in BANK12

    None.

Critical Paths under _I2C1_ISR in BANK12

    None.

Critical Paths under _Default_ISR in BANK12

    None.

Critical Paths under _ADCC_ISR in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _TMR0_ISR in BANK13

    None.

Critical Paths under _TMR1_ISR in BANK13

    None.

Critical Paths under _I2C1_ISR in BANK13

    None.

Critical Paths under _Default_ISR in BANK13

    None.

Critical Paths under _ADCC_ISR in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _TMR0_ISR in BANK14

    None.

Critical Paths under _TMR1_ISR in BANK14

    None.

Critical Paths under _I2C1_ISR in BANK14

    None.

Critical Paths under _Default_ISR in BANK14

    None.

Critical Paths under _ADCC_ISR in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _TMR0_ISR in BANK15

    None.

Critical Paths under _TMR1_ISR in BANK15

    None.

Critical Paths under _I2C1_ISR in BANK15

    None.

Critical Paths under _Default_ISR in BANK15

    None.

Critical Paths under _ADCC_ISR in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _TMR0_ISR in BANK16

    None.

Critical Paths under _TMR1_ISR in BANK16

    None.

Critical Paths under _I2C1_ISR in BANK16

    None.

Critical Paths under _Default_ISR in BANK16

    None.

Critical Paths under _ADCC_ISR in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _TMR0_ISR in BANK17

    None.

Critical Paths under _TMR1_ISR in BANK17

    None.

Critical Paths under _I2C1_ISR in BANK17

    None.

Critical Paths under _Default_ISR in BANK17

    None.

Critical Paths under _ADCC_ISR in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _TMR0_ISR in BANK18

    None.

Critical Paths under _TMR1_ISR in BANK18

    None.

Critical Paths under _I2C1_ISR in BANK18

    None.

Critical Paths under _Default_ISR in BANK18

    None.

Critical Paths under _ADCC_ISR in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _TMR0_ISR in BANK19

    None.

Critical Paths under _TMR1_ISR in BANK19

    None.

Critical Paths under _I2C1_ISR in BANK19

    None.

Critical Paths under _Default_ISR in BANK19

    None.

Critical Paths under _ADCC_ISR in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _TMR0_ISR in BANK20

    None.

Critical Paths under _TMR1_ISR in BANK20

    None.

Critical Paths under _I2C1_ISR in BANK20

    None.

Critical Paths under _Default_ISR in BANK20

    None.

Critical Paths under _ADCC_ISR in BANK20

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                  _SYSTEM_Initialize
 ---------------------------------------------------------------------------------
 (1) _SYSTEM_Initialize                                    0     0      0       0
              _OSCILLATOR_Initialize
             _PIN_MANAGER_Initialize
                     _PMD_Initialize
 ---------------------------------------------------------------------------------
 (2) _PMD_Initialize                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _PIN_MANAGER_Initialize                               0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _OSCILLATOR_Initialize                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _TMR0_ISR                                             3     3      0       0
                                              4 COMRAM     3     3      0
                   Absolute function *
       _TMR0_DefaultInterruptHandler *
 ---------------------------------------------------------------------------------
 (4) _TMR0_DefaultInterruptHandler                         0     0      0       0
 ---------------------------------------------------------------------------------
 (6) Absolute function(Fake)                               0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 6
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _TMR1_ISR                                             3     3      0     240
                                              9 COMRAM     3     3      0
                   Absolute function *
       _TMR1_DefaultInterruptHandler *
                    _TMR1_WriteTimer
 ---------------------------------------------------------------------------------
 (4) _TMR1_WriteTimer                                      2     0      2     240
                                              7 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (4) _TMR1_DefaultInterruptHandler                         1     1      0       0
                                              7 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 (6) Absolute function(Fake)                               0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 6
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (5) _I2C1_ISR                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 5
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (5) _Default_ISR                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 5
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (5) _ADCC_ISR                                             2     2      0       0
                                              2 COMRAM     2     2      0
                   Absolute function *
       _ADCC_DefaultInterruptHandler *
 ---------------------------------------------------------------------------------
 (6) _ADCC_DefaultInterruptHandler                         2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 (6) Absolute function(Fake)                               0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 6
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SYSTEM_Initialize
     _OSCILLATOR_Initialize
     _PIN_MANAGER_Initialize
     _PMD_Initialize

 _TMR0_ISR (ROOT)
   Absolute function(Fake) *
   _TMR0_DefaultInterruptHandler *

 _TMR1_ISR (ROOT)
   Absolute function(Fake) *
   _TMR1_DefaultInterruptHandler *
   _TMR1_WriteTimer *

 _I2C1_ISR (ROOT)

 _Default_ISR (ROOT)

 _ADCC_ISR (ROOT)
   Absolute function(Fake) *
   _ADCC_DefaultInterruptHandler *

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             FFF      0       0      37        0.0%
EEDATA             200      0       0       0        0.0%
BITBIGSFRllllll    14F      0       0      69        0.0%
BITBIGSFR_1        100      0       0      36        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0      80       5       80.0%
BITBIGSFRllllhh     6A      0       0      55        0.0%
BITBIGSFRllllll     63      0       0      74        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      C      35       1       55.8%
BITBIGSFRllllhh     5E      0       0      59        0.0%
BITBIGSFRlllllh     58      0       0      66        0.0%
BITBIGSFRllllhh     4C      0       0      58        0.0%
BITBIGSFRlhllhh     49      0       0      48        0.0%
BITBIGSFRlhlll      44      0       0      50        0.0%
BITBIGSFRllllll     38      0       0      72        0.0%
BITBIGSFRhhhl       1B      0       0      39        0.0%
BITBIGSFRllllhh     17      0       0      65        0.0%
BITBIGSFRllllll     10      0       0      68        0.0%
BITBIGSFRhhhh        D      0       0      38        0.0%
BITBIGSFRhhlh        7      0       0      40        0.0%
BITBIGSFRllllll      7      0       0      73        0.0%
BITBIGSFRlhh         6      0       0      43        0.0%
BITBIGSFRllllhh      5      0       0      53        0.0%
BITBIGSFRhhll        5      0       0      41        0.0%
BITBIGSFRhl          5      0       0      42        0.0%
BITBIGSFRlhlhl       4      0       0      45        0.0%
BITBIGSFRlhllhh      3      0       0      46        0.0%
BITBIGSFRllllhh      3      0       0      56        0.0%
BITBIGSFRlhllhl      3      0       0      49        0.0%
BITBIGSFRllllhh      3      0       0      62        0.0%
BITBIGSFRlllh        3      0       0      52        0.0%
BITBIGSFRllh         3      0       0      51        0.0%
BITBIGSFRlllllh      2      0       0      67        0.0%
BITBIGSFRlhllhh      1      0       0      47        0.0%
BITBIGSFRlhlhh       1      0       0      44        0.0%
BITBIGSFRllllhh      1      0       0      54        0.0%
BITBIGSFRllllhh      1      0       0      57        0.0%
BITBIGSFRllllhh      1      0       0      63        0.0%
BITBIGSFRllllhh      1      0       0      64        0.0%
BITBIGSFRllllll      1      0       0      70        0.0%
BITBIGSFRllllll      1      0       0      71        0.0%
BITBIGSFRllllhh      1      0       0      60        0.0%
BITBIGSFRllllhh      1      0       0      61        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      B5      75        0.0%
DATA                 0      0      B5       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Sun Sep 25 17:19:07 2022

                                  l57 0204                                   l240 0418  
                                 l234 0472                                   l237 0434  
                                 l924 045E                                   l925 045E  
                                 _GIE 0026B7                       _timer1ReloadVal 0509  
                                 tosl 0004FD                                   wreg 0004E8  
                    __end_of_I2C1_ISR 0198                                  l1611 041A  
                                l1603 0198                                  l2163 0450  
                                l1605 01DE                                  l2165 0454  
                                l1607 01E8                                  l2167 0456  
                                l1609 03FE                                  l2169 045C  
                                l1643 0466                                  _DSEN 001FA0  
                                _LATA 0004BE                                  _LATB 0004BF  
                                _LATC 0004C0                                  _PMD0 000063  
                                _PMD1 000064                                  _PMD2 000065  
                                _PMD3 000066                                  _PMD4 000067  
                                _PMD5 000068                                  _WPUA 000401  
                                _WPUB 000409                                  _WPUC 000411  
                    __end_of_ADCC_ISR 0358                                  _main 0450  
                                indf2 0004DF                                  fsr2l 0004D9  
                                start 00BA                            _i2c1RdData 0525  
                        ___param_bank 000000                            _i2c1WrData 0526  
        _I2C1_SlaveRdInterruptHandler 0517          _I2C1_SlaveWrInterruptHandler 0515  
      ??_TMR0_DefaultInterruptHandler 052E         __end_of_OSCILLATOR_Initialize 0436  
                               _ADACT 0003F9                                 _ADCAP 0003F0  
                               ?_main 052A                                 _ADCLK 0003FA  
                               _ADCNT 0003E6                                 _ADPCH 0003EC  
                               _ADREF 0003F8                                 _ADRPT 0003E7  
                               _T1CLK 000317                                 _IDLEN 002797  
                               _T1CON 000314                                 _U1P1H 0002A6  
                               _U1P2H 0002A8                                 _U1P3H 0002AA  
                               _U1P1L 0002A5                                 _U1P2L 0002A7  
                               _U1P3L 0002A9                                 _U1UIR 0002B1  
                               _U1RXB 0002A1                                 _U1TXB 0002A3  
                               i1l620 044E                                 i1l613 0254  
                               i2l520 0142                                 i1l673 03FC  
                               i2l515 00E2                                 i2l525 0196  
                               i2l517 0122                                 i1l694 030E  
                               i2l519 0186                                 i1l688 02B4  
                               i2l565 0474                                 i2l880 039E  
                               i2l874 034A                                 _OSCEN 0000B3  
                               _TMR0H 000319                                 _TMR1H 000313  
                               _TMR0L 000318                                 _TMR1L 000312  
                               _TRISA 0004C6                                 _TRISB 0004C7  
                               _TRISC 0004C8                           _Default_ISR 0474  
                    __end_of_TMR0_ISR 0268                      __end_of_TMR1_ISR 02C8  
                      _i2c1SlaveState 0523                                 pclath 0004FA  
                               pclatu 0004FB                                 status 0004D8  
    _UART1_DefaultFramingErrorHandler 000000                       _TMR1_WriteTimer 03D0  
                     __initialization 03A0                          __end_of_main 0466  
               _I2C1_InterruptHandler 0519                           _Jaccess_reg 0521  
                              ??_main 0536                         __activetblptr 000002  
                              _ADACCH 0003E4                                _ADACCL 0003E3  
                              _ADACCU 0003E5                                _ADACQH 0003EF  
                              _ADACQL 0003EE                                _ADCON0 0003F3  
                              _ADCON1 0003F4                                _ADCON2 0003F5  
                              _ADCON3 0003F6                                _ADERRH 0003DE  
                              _CM1NCH 000072                                _ADERRL 0003DD  
                              _CM1PCH 000073                                _ACTCON 0000AC  
                              _ADLTHH 0003DA                                _ADLTHL 0003D9  
                              _ADRESH 0003EB                                _ADRESL 0003EA  
                              _ADPREH 0003F2                                _ADPREL 0003F1  
                              _ADSTAT 0003F7                                _ADUTHH 0003DC  
                              _ADUTHL 0003DB                                _ANSELA 000400  
                              _ANSELB 000408                                _ANSELC 000410  
                              _T0CON0 00031A                                _T0CON1 00031B  
                              _T1GATE 000316                                _T1GCON 000315  
                              _U1CON0 0002AB                                _U1CON1 0002AC  
                              _U1CON2 0002AD                                _U1BRGH 0002AF  
                              _U1FIFO 0002B0                                _U1BRGL 0002AE  
                              _RA2PPS 000203                                _RC3PPS 000214  
             TMR1_WriteTimer@timerVal 0531                                i1l2201 03D0  
                              i1l2203 03E0                                i1l2211 03F2  
                              i1l2221 02F2                                i1l2213 03F6  
                              i1l2205 03E2                                i1l2215 02C8  
                              i1l2207 03E6                                i1l2217 02D4  
                              i1l2209 03EC                                _ODCONA 000402  
                              _ODCONB 00040A                                i1l2219 02D6  
                              i1l2251 027C                                _RC6PPS 000217  
                              _ODCONC 000412                                i1l2253 0288  
                              i1l2255 029A                                i1l2249 027A  
                              i1l1651 044A                                i1l1647 0436  
                              i1l1649 043A                                i1l1971 0222  
                              i2l2125 031C                                i1l1973 0228  
                              i2l2127 031E                                i1l1975 023A  
                              i1l1967 021A                                i2l2129 0330  
                              i1l1969 021C                                i2l1901 018A  
                              i2l1903 018C                                i2l1905 018E  
                              i2l1675 0358                                i2l1907 0190  
                              i2l1677 0390                                i2l1881 0100  
                              i2l1873 00C0                                i2l1891 0156  
                              i2l1883 010E                                i2l1875 00D2  
                              i2l1893 0166                                i2l1885 0130  
                              i2l1877 00D6                                i2l1895 016E  
                              i2l1879 00F0                                i2l1897 0180  
                              i2l1889 0150                                _INLVLA 000404  
                              _INLVLB 00040C                                i2l1899 0186  
                              _INLVLC 000414                                _OSCFRQ 0000B1  
                              i1u9_20 044A                                i1u9_21 0446  
                       _ADPCHSelector 0529  __end_of_TMR1_DefaultInterruptHandler 0310  
        _TMR1_DefaultInterruptHandler 02C8                             ?_I2C1_ISR 052A  
                              _millis 0501                                clear_0 03A6  
                              clear_1 03B2                                isa$std 000001  
                           ?_ADCC_ISR 052A                        _PMD_Initialize 03FE  
                              tblptru 0004F8             _UART1_DefaultErrorHandler 000000  
             __end_of_TMR1_WriteTimer 03FE                     _SYSTEM_Initialize 0466  
                          __accesstop 0560               __end_of__initialization 03C6  
                  ?_SYSTEM_Initialize 052A                         ___rparam_used 000001  
                      __pcstackCOMRAM 052A                   ??_SYSTEM_Initialize 0536  
                           ?_TMR0_ISR 052A                             ?_TMR1_ISR 052A  
     fp__TMR1_DefaultInterruptHandler 0000         ?_TMR1_DefaultInterruptHandler 052A  
                      ivt0x8_undefint 00B8                            ??_I2C1_ISR 052A  
              __end_of_PMD_Initialize 041A                            ??_ADCC_ISR 052C  
           _UART1_FramingErrorHandler 051F             __end_of_SYSTEM_Initialize 0474  
                          __pbssBANK5 0560                               IVTBASEH 00045E  
                             IVTBASEL 00045D                               IVTBASEU 00045F  
                             _I2C1PIR 00029A                               _I2C1RXB 00028A  
                          ??_TMR0_ISR 052E                               _I2C1TXB 00028B  
                          ??_TMR1_ISR 0533                               _CM1CON0 000070  
                             _CM1CON1 000071                               _ADFLTRH 0003E2  
                             _ADFLTRL 0003E1                               _ADPREVH 0003E9  
                             _ADPREVL 0003E8                               _ADSTPTH 0003E0  
                             _ADSTPTL 0003DF                       ?_PMD_Initialize 052A  
                             _U1ERRIE 0002B3                               _U1ERRIR 0002B2  
                        ?_Default_ISR 052A                               _U1RXPPS 000272  
                             _OSCCON1 0000AD                               _OSCCON3 0000AF  
                             _IVTLOCK 000459                               i1u60_20 029A  
                             i1u60_21 0296                               i1u61_28 02A0  
                             i1u38_20 023A                               i1u61_29 02B4  
                             i1u38_21 0236                               i2u30_40 00F0  
                             i2u30_41 00EC                               i2u31_40 0100  
                             i2u31_41 00FC                               i1u39_28 0240  
                             i1u39_29 0254                               i2u32_40 010E  
                             i2u32_41 010A                               i1u57_20 03E0  
                             i1u57_21 03DC                               i2u33_40 0130  
                             i2u33_41 012C                               i1u58_20 02E8  
                             i1u58_21 02E0                               i2u34_40 013E  
                             i2u34_41 013A                               i1u59_20 0304  
                             i1u58_28 02EA                               i1u59_21 02FC  
                             i2u43_40 0330                               i2u35_40 0150  
                             i2u43_41 032C                               i2u35_41 014C  
                             i1u59_28 0306                               i2u36_40 0166  
                             i2u36_41 0162                               i2u44_48 0336  
                             i2u29_40 00D2                               i2u44_49 034A  
                             i2u29_41 00CE                               _OSCTUNE 0000B0  
                             _SLRCONA 000403                               _SLRCONB 00040B  
                             _SLRCONC 000413                      ?_TMR1_WriteTimer 0531  
                             __Hparam 0000                               __Lparam 0000  
                             __pcinit 03A0                               __ramtop 1500  
                             __ptext0 0450                               __ptext1 0466  
                             __ptext2 03FE                               __ptext3 0198  
                             __ptext4 041A                               __ptext5 0208  
                             __ptext6 0436                               __ptext7 0268  
                             __ptext8 03D0                               __ptext9 02C8  
      ??_TMR1_DefaultInterruptHandler 0531        _I2C1_SlaveAddrInterruptHandler 0513  
                           _T1CONbits 000314                 _OSCILLATOR_Initialize 041A  
                         _I2C1ERRbits 000297              ??_PIN_MANAGER_Initialize 0536  
                         _I2C1PIEbits 00029B                           _I2C1PIRbits 00029A  
                end_of_initialization 03C6                         __Lmediumconst 0000  
     _I2C1_SlaveWrColInterruptHandler 050F                               postinc0 0004EE  
                           _PORTAbits 0004CE                           _CM1CON0bits 000070  
                _timer0ReloadVal16bit 050D        ??_ADCC_DefaultInterruptHandler 052A  
                       _i2c1SlaveAddr 0524                ?_OSCILLATOR_Initialize 052A  
                 start_initialization 03A0                            ivt0x8_base 0008  
                    ??_PMD_Initialize 0536       _I2C1_SlaveDefRdInterruptHandler 000000  
     _I2C1_SlaveDefWrInterruptHandler 000000                           __pbssCOMRAM 0501  
                  _UART1_ErrorHandler 051B                 _TMR0_InterruptHandler 050B  
              _PIN_MANAGER_Initialize 0198                              _I2C1ADB0 00028E  
                            _I2C1ADR0 000290                              _I2C1ADR1 000291  
                            _I2C1ADR2 000292                              _I2C1ADR3 000293  
                            _I2C1BAUD 00029D                              _I2C1CON0 000294  
                            _I2C1CON1 000295                              _I2C1CON2 000296  
                            _I2C1CNTH 00028D                              _I2C1CNTL 00028C  
                            _I2C1_ISR 00C0                      _uart1RxLastError 0527  
                            _ADCC_ISR 0310      _UART1_DefaultOverrunErrorHandler 000000  
                         _U1ERRIRbits 0002B2                            _I2C1SDAPPS 000270  
                          _I2C1SCLPPS 000271                              _LATBbits 0004BF  
                            _IPR1bits 000368                              _PIE1bits 0004A9  
                            _IPR3bits 00036A                              _PIE3bits 0004AB  
                            _IPR7bits 00036E                              _PIE7bits 0004AF  
                            _IVTBASEH 00045E                              _IVTBASEL 00045D  
                            _IVTBASEU 00045F                         _I2C1STAT0bits 000298  
                       _I2C1STAT1bits 000299                              _PIR1bits 0004B4  
                            _PIR3bits 0004B6                              _PIR4bits 0004B7  
                            _TMR0_ISR 0208                              _TMR1_ISR 0268  
                          _ADCON0bits 0003F3                            _ADCON1bits 0003F4  
                          _ADCON2bits 0003F5                            _ADCON3bits 0003F6  
    _I2C1_SlaveBusColInterruptHandler 0511                           _INTCON0bits 0004D6  
  _I2C1_SlaveDefWrColInterruptHandler 000000     _I2C1_SlaveDefAddrInterruptHandler 000000  
                          _ADSTATbits 0003F7                              __Hrparam 0000  
                            __Lrparam 0000               ??_OSCILLATOR_Initialize 0536  
 _I2C1_SlaveDefBusColInterruptHandler 000000                 _TMR1_InterruptHandler 0507  
                          _T0CON0bits 00031A                          _I2C1CON0bits 000294  
                        _I2C1CON1bits 000295                              __pivt0x8 0008  
                            __ptext10 00C0                              __ptext11 0474  
                            __ptext12 0310                              __ptext13 0358  
                          _T1GCONbits 000315                              __ptext14 0000  
                          _U1CON0bits 0002AB  __end_of_TMR0_DefaultInterruptHandler 0450  
        _TMR0_DefaultInterruptHandler 0436                           _IVTLOCKbits 000459  
           _UART1_OverrunErrorHandler 051D             _ADCC_ADI_InterruptHandler 0505  
                            isa$xinst 000000                     ??_TMR1_WriteTimer 0533  
                       ??_Default_ISR 052A  __end_of_ADCC_DefaultInterruptHandler 03A0  
        _ADCC_DefaultInterruptHandler 0358                              intlevel1 0000  
                            intlevel2 0000               ?_PIN_MANAGER_Initialize 052A  
     fp__TMR0_DefaultInterruptHandler 0000         ?_TMR0_DefaultInterruptHandler 052A  
                         _uartTimeout 0528                        _Ji2c_registers 0560  
                 __end_of_Default_ISR 0476        __end_of_PIN_MANAGER_Initialize 0206  
     fp__ADCC_DefaultInterruptHandler 0000         ?_ADCC_DefaultInterruptHandler 052A  
                          _Ji2c_state 0522  
