Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version W-2024.09-SP3 for linux64 - Jan 07, 2025 

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Tue Jan 20 03:32:20 2026
Hostname:           dice
CPU Model:          Intel(R) Xeon(R) Gold 6242R CPU @ 3.10GHz
CPU Details:        Cores = 80 : Sockets = 2 : Cache Size = 36608 KB : Freq = 1.99 GHz
OS:                 Linux 3.10.0-1160.el7.x86_64
RAM:                251 GB (Free   5 GB)
Swap:               255 GB (Free 255 GB)
Work Filesystem:    /home mounted to /dev/sdb
Tmp Filesystem:     / mounted to /dev/mapper/centos-root
Work Disk:          7450 GB (Free 6879 GB)
Tmp Disk:           7900 GB (Free 7893 GB)

CPU Load: 1%, Ram Free: 5 GB, Swap Free: 255 GB, Work Disk Free: 6879 GB, Tmp Disk Free: 7893 GB
set TOOL DC
DC
set STAGE syn
syn
source /home/suwankim/students/hyomin/CAD/scripts/main_Synopsys.tcl
Running PRESTO HDLC
Compiling source file /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/Trojan_Trigger.v
Warning:  /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/Trojan_Trigger.v:28: Redeclaration of port 'Tj_Trig'. (VER-331)
Compiling source file /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/top.v
Compiling source file /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/tb_AM.v
Compiling source file /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/tbTOP.v
Warning:  /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/tb_AM.v:64: delay controls are ignored for synthesis. (VER-176)
Compiling source file /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/table.v
Warning:  /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/tbTOP.v:99: delay controls are ignored for synthesis. (VER-176)
Compiling source file /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/round.v
Compiling source file /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/AM_Transmission.v
Warning:  /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/AM_Transmission.v:60: the undeclared symbol 'beep1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/AM_Transmission.v:61: the undeclared symbol 'beep2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/AM_Transmission.v:62: the undeclared symbol 'beeps' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/AM_Transmission.v:63: the undeclared symbol 'MUX_Sel' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/AES_tb.v
Compiling source file /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/aes_128.v
Warning:  /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/AES_tb.v:67: delay controls are ignored for synthesis. (VER-176)
Presto compilation completed successfully.
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_AO_RVT_TT_nldm_211120.db'
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_INVBUF_RVT_TT_nldm_220122.db'
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_OA_RVT_TT_nldm_211120.db'
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_SEQ_RVT_TT_nldm_220123.db'
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.db'
Loading db file '/home/eda/synopsys/syn/W-2024.09-SP3/libraries/syn/gtech.db'
Loading db file '/home/eda/synopsys/syn/W-2024.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'asap7sc7p5t_AO_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_INVBUF_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_OA_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_SEQ_RVT_TT_nldm_220123'
  Loading link library 'asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (top)
Module: top, Ports: 387, Input: 258, Output: 129, Inout: 0
Module: top, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module top report end. (ELAB-965)
Elaborated 1 design.
Current design is now 'top'.
Information: Building the design 'aes_128'. (HDL-193)

Inferred memory devices in process in routine 'aes_128' in file
	 /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/aes_128.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       k0_reg        | Flip-flop |  128  |  Y  | N  | None  | None  | N  |  26  |
|       s0_reg        | Flip-flop |  128  |  Y  | N  | None  | None  | N  |  26  |
==================================================================================
Presto compilation completed successfully. (aes_128)
Module: aes_128, Ports: 385, Input: 257, Output: 128, Inout: 0
Module: aes_128, Registers: 256, Async set/reset: 0, Sync set/reset: 0
Information: Module aes_128 report end. (ELAB-965)
Information: Building the design 'Trojan_Trigger'. (HDL-193)

Inferred memory devices in process in routine 'Trojan_Trigger' in file
	 /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/Trojan_Trigger.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    tempClk1_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  |  38  |
|    tempClk2_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  |  38  |
|     State2_reg      |   Latch   |   1   |  N  | N  | None  | None  | -  |  48  |
|     State3_reg      |   Latch   |   1   |  N  | N  | None  | None  | -  |  48  |
|     State0_reg      |   Latch   |   1   |  N  | N  | None  | None  | -  |  48  |
|     State1_reg      |   Latch   |   1   |  N  | N  | None  | None  | -  |  48  |
==================================================================================
Presto compilation completed successfully. (Trojan_Trigger)
Module: Trojan_Trigger, Ports: 131, Input: 130, Output: 1, Inout: 0
Module: Trojan_Trigger, Registers: 6, Async set/reset: 0, Sync set/reset: 0
Information: Module Trojan_Trigger report end. (ELAB-965)
Information: Building the design 'AM_Transmission'. (HDL-193)

Inferred memory devices in process in routine 'AM_Transmission' in file
	 /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/AM_Transmission.v'.
====================================================================================
|     Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
====================================================================================
| Baud8GeneratorACC_reg | Flip-flop |  26   |  Y  | N  | None  | None  | N  |  33  |
|     SHIFTReg_reg      | Flip-flop |  128  |  Y  | N  | None  | None  | N  |  42  |
====================================================================================
Presto compilation completed successfully. (AM_Transmission)
Module: AM_Transmission, Ports: 132, Input: 131, Output: 1, Inout: 0
Module: AM_Transmission, Registers: 154, Async set/reset: 0, Sync set/reset: 0
Information: Module AM_Transmission report end. (ELAB-965)
Information: Building the design 'expand_key_128'. (HDL-193)

Inferred memory devices in process in routine 'expand_key_128' in file
	 /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/aes_128.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       k2a_reg       | Flip-flop |  32   |  Y  | N  | None  | None  | N  |  77  |
|       k3a_reg       | Flip-flop |  32   |  Y  | N  | None  | None  | N  |  77  |
|       k0a_reg       | Flip-flop |  32   |  Y  | N  | None  | None  | N  |  77  |
|       k1a_reg       | Flip-flop |  32   |  Y  | N  | None  | None  | N  |  77  |
|      out_1_reg      | Flip-flop |  128  |  Y  | N  | None  | None  | N  |  88  |
==================================================================================
Presto compilation completed successfully. (expand_key_128)
Module: expand_key_128, Ports: 393, Input: 137, Output: 256, Inout: 0
Module: expand_key_128, Registers: 256, Async set/reset: 0, Sync set/reset: 0
Information: Module expand_key_128 report end. (ELAB-965)
Information: Building the design 'one_round'. (HDL-193)

Inferred memory devices in process in routine 'one_round' in file
	 /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/round.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    state_out_reg    | Flip-flop |  128  |  Y  | N  | None  | None  | N  |  45  |
==================================================================================
Presto compilation completed successfully. (one_round)
Module: one_round, Ports: 385, Input: 257, Output: 128, Inout: 0
Module: one_round, Registers: 128, Async set/reset: 0, Sync set/reset: 0
Information: Module one_round report end. (ELAB-965)
Information: Building the design 'final_round'. (HDL-193)

Inferred memory devices in process in routine 'final_round' in file
	 /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/round.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    state_out_reg    | Flip-flop |  128  |  Y  | N  | None  | None  | N  |  78  |
==================================================================================
Presto compilation completed successfully. (final_round)
Module: final_round, Ports: 385, Input: 257, Output: 128, Inout: 0
Module: final_round, Registers: 128, Async set/reset: 0, Sync set/reset: 0
Information: Module final_round report end. (ELAB-965)
Information: Building the design 'S4'. (HDL-193)
Presto compilation completed successfully. (S4)
Module: S4, Ports: 65, Input: 33, Output: 32, Inout: 0
Module: S4, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module S4 report end. (ELAB-965)
Information: Building the design 'table_lookup'. (HDL-193)
Presto compilation completed successfully. (table_lookup)
Module: table_lookup, Ports: 161, Input: 33, Output: 128, Inout: 0
Module: table_lookup, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module table_lookup report end. (ELAB-965)
Information: Building the design 'S'. (HDL-193)

Statistics for case statements in always block in file
	'/home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/table.v'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     65     |    auto/auto     | always block at line 64 |
===========================================================

Inferred memory devices in process in routine 'S' in file
	 /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/table.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       out_reg       | Flip-flop |   8   |  Y  | N  | None  | None  | N  |  64  |
==================================================================================
Presto compilation completed successfully. (S)
Module: S, Ports: 17, Input: 9, Output: 8, Inout: 0
Module: S, Registers: 8, Async set/reset: 0, Sync set/reset: 0
Information: Module S report end. (ELAB-965)
Information: Building the design 'T'. (HDL-193)
Presto compilation completed successfully. (T)
Module: T, Ports: 41, Input: 9, Output: 32, Inout: 0
Module: T, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module T report end. (ELAB-965)
Information: Building the design 'xS'. (HDL-193)

Statistics for case statements in always block in file
	'/home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/table.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    332     |    auto/auto     | always block at line 331 |
============================================================

Inferred memory devices in process in routine 'xS' in file
	 /home/suwankim/students/hyomin/CAD/RTL/ht/AES/original/AES-T1600/src/TjIn/table.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       out_reg       | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 331  |
==================================================================================
Presto compilation completed successfully. (xS)
Module: xS, Ports: 17, Input: 9, Output: 8, Inout: 0
Module: xS, Registers: 8, Async set/reset: 0, Sync set/reset: 0
Information: Module xS report end. (ELAB-965)
Current design is 'top'.

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /home/suwankim/students/hyomin/CAD/designs/AES_T1600_TjIn/AES_T1600_TjIn_util0.7_clk2.0/top.db, etc
  asap7sc7p5t_AO_RVT_TT_nldm_211120 (library) /home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_AO_RVT_TT_nldm_211120.db
  asap7sc7p5t_INVBUF_RVT_TT_nldm_211120 (library) /home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_INVBUF_RVT_TT_nldm_220122.db
  asap7sc7p5t_OA_RVT_TT_nldm_211120 (library) /home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_OA_RVT_TT_nldm_211120.db
  asap7sc7p5t_SEQ_RVT_TT_nldm_220123 (library) /home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_SEQ_RVT_TT_nldm_220123.db
  asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120 (library) /home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.db

Writing ddc file './data/01_syn_s/elab.ddc'.
Clock source pin: clk
Clock source pin (from variables.tcl): clk
Reset pin: rst
Reset pin (from variables.tcl): rst
Clock target: 2000.0 ps
Clock target (from variables.tcl): 2000.0 ps
Current design is 'top'.
Information: Uniquified 10 instances of design 'expand_key_128'. (OPT-1056)
Information: Uniquified 9 instances of design 'one_round'. (OPT-1056)
Information: Uniquified 14 instances of design 'S4'. (OPT-1056)
Information: Uniquified 36 instances of design 'table_lookup'. (OPT-1056)
Information: Uniquified 200 instances of design 'S'. (OPT-1056)
Information: Uniquified 144 instances of design 'T'. (OPT-1056)
Information: Uniquified 144 instances of design 'xS'. (OPT-1056)
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Loading db file '/home/eda/synopsys/syn/W-2024.09-SP3/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 1%, Ram Free: 4 GB, Swap Free: 255 GB, Work Disk Free: 6879 GB, Tmp Disk Free: 7893 GB
Analyzing: "/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_AO_RVT_TT_nldm_211120.db"
Analyzing: "/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_INVBUF_RVT_TT_nldm_220122.db"
Analyzing: "/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_OA_RVT_TT_nldm_211120.db"
Analyzing: "/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_SEQ_RVT_TT_nldm_220123.db"
Analyzing: "/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | W-2024.09-DWBB_202409.3 |     *     |
| Licensed DW Building Blocks        | W-2024.09-DWBB_202409.3 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra -no_autoungroup -no_boundary_optimization                           |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 316528                                 |
| Number of User Hierarchies                              | 561                                    |
| Sequential Cell Count                                   | 7008                                   |
| Macro Count                                             | 0                                      |
| Pad Count                                               | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 176156                                 |
| Number of Dont Touch Nets                               | 6                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with Target Library Subset (with clock_path)     | false  (false )                        |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1245 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

  Loading target library 'asap7sc7p5t_AO_RVT_TT_nldm_211120'
  Loading target library 'asap7sc7p5t_OA_RVT_TT_nldm_211120'
  Loading target library 'asap7sc7p5t_SEQ_RVT_TT_nldm_220123'
  Loading target library 'asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120'
LNC WARNING: Found output_to_output lib arc on HAxp5_ASAP7_75t_R.
Loaded alib file './alib-52/asap7sc7p5t_AO_RVT_TT_nldm_211120.db.alib' (placeholder)
Loaded alib file './alib-52/asap7sc7p5t_INVBUF_RVT_TT_nldm_220122.db.alib' (placeholder)
Loaded alib file './alib-52/asap7sc7p5t_OA_RVT_TT_nldm_211120.db.alib' (placeholder)
Loaded alib file './alib-52/asap7sc7p5t_SEQ_RVT_TT_nldm_220123.db.alib' (placeholder)
Loaded alib file './alib-52/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.db.alib' (placeholder)
Warning: Only placeholder alibs were found. Proceeding with library analysis. (OPT-1311)
CPU Load: 1%, Ram Free: 4 GB, Swap Free: 255 GB, Work Disk Free: 6879 GB, Tmp Disk Free: 7893 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'aes_128'
  Processing 'expand_key_128_0'
  Processing 'expand_key_128_6'
  Processing 'expand_key_128_1'
  Processing 'expand_key_128_7'
  Processing 'expand_key_128_2'
  Processing 'expand_key_128_8'
  Processing 'expand_key_128_3'
  Processing 'expand_key_128_9'
  Processing 'expand_key_128_4'
  Processing 'final_round'
  Processing 'expand_key_128_5'
  Processing 'AM_Transmission'
 Implement Synthetic for 'AM_Transmission'.
  Processing 'S_144'
  Processing 'table_lookup_0'
  Processing 'T_0'
  Processing 'xS_0'
  Processing 'table_lookup_35'
  Processing 'T_143'
  Processing 'one_round_0'
  Processing 'Trojan_Trigger'
  Processing 'S4_0'
  Processing 'one_round_8'
  Processing 'top'
  Processing 'S4_13'
CPU Load: 1%, Ram Free: 4 GB, Swap Free: 255 GB, Work Disk Free: 6879 GB, Tmp Disk Free: 7893 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELOx1_ASAP7_75t_R' in the library 'asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHIx1_ASAP7_75t_R' in the library 'asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'AM_Transmission'. (DDB-72)
Warning: Only placeholder alibs were found. Proceeding with library analysis. (OPT-1311)
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:39   12460.1      0.00       0.0     144.0                           9050119.0000
    0:04:43   12460.1      0.00       0.0     144.0                           9050119.0000

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:05:40   12301.8      0.00       0.0     144.0                           7396708.5000
    0:05:40   12301.8      0.00       0.0     144.0                           7396708.5000
    0:05:40   12301.8      0.00       0.0     144.0                           7396708.5000
    0:05:40   12301.8      0.00       0.0     144.0                           7396708.5000
    0:05:50   12299.6      0.00       0.0     144.0                           7395614.0000
    0:05:55   12299.6      0.00       0.0     144.0                           7395614.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:06:17   12297.6      0.00       0.0     144.0                           7396545.5000
    0:06:17   12297.6      0.00       0.0     144.0                           7396545.5000
    0:06:17   12297.6      0.00       0.0     144.0                           7396545.5000
    0:06:17   12297.6      0.00       0.0     144.0                           7396545.5000
    0:06:17   12297.6      0.00       0.0     144.0                           7396545.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000
    0:06:24   12297.4      0.00       0.0     144.0                           7392241.5000


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:25   12297.4      0.00       0.0     144.0                           7392241.5000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:06:29   12305.8      0.00       0.0       0.0                           7399609.0000
    0:06:29   12305.8      0.00       0.0       0.0                           7399609.0000
    0:06:29   12305.8      0.00       0.0       0.0                           7399609.0000
    0:06:29   12305.8      0.00       0.0       0.0                           7399609.0000
    0:06:29   12305.8      0.00       0.0       0.0                           7399609.0000
    0:06:40   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:41   12305.8      0.00       0.0       0.0                           7271765.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:45   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:50   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:50   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:50   12305.8      0.00       0.0       0.0                           7271765.0000
    0:06:56   12305.8      0.00       0.0       0.0                           7271765.0000
    0:07:01   12305.8      0.00       0.0       0.0                           7271765.0000
    0:07:01   12305.8      0.00       0.0       0.0                           7271765.0000
    0:07:01   12305.8      0.00       0.0       0.0                           7271765.0000
    0:07:01   12305.8      0.00       0.0       0.0                           7271765.0000
    0:07:02   12305.8      0.00       0.0       0.0                           7271765.0000
    0:07:02   12305.8      0.00       0.0       0.0                           7271765.0000
CPU Load: 1%, Ram Free: 4 GB, Swap Free: 255 GB, Work Disk Free: 6879 GB, Tmp Disk Free: 7893 GB
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_INVBUF_RVT_TT_nldm_220122.db'
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_AO_RVT_TT_nldm_211120.db'
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_OA_RVT_TT_nldm_211120.db'
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_SEQ_RVT_TT_nldm_220123.db'
Loading db file '/home/suwankim/students/hyomin/CAD/tech/asap7/db/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'AES/a3/S4_0/S_0/clk': 6876 load(s), 1 driver(s)
  Loading target library 'asap7sc7p5t_AO_RVT_TT_nldm_211120'
  Loading target library 'asap7sc7p5t_OA_RVT_TT_nldm_211120'
  Loading target library 'asap7sc7p5t_SEQ_RVT_TT_nldm_220123'
  Loading target library 'asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 1%, Ram Free: 4 GB, Swap Free: 255 GB, Work Disk Free: 6879 GB, Tmp Disk Free: 7893 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Information: Updating graph... (UID-83)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Design 'top' inherited license information from design 'AM_Transmission'. (DDB-74)
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
Writing ddc file './data/01_syn_s/compile.ddc'.
Current design is 'top'.
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -capacitance
Design : top
Version: W-2024.09-SP3
Date   : Tue Jan 20 03:40:27 2026
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_AO_RVT_TT_nldm_211120
Wire Load Model Mode: top

  Startpoint: TSC/Baud8GeneratorACC_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: TSC/Baud8GeneratorACC_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.000000   0.000000
  clock network delay (ideal)                         0.000000   0.000000
  TSC/Baud8GeneratorACC_reg[0]/CLK (DFFHQNx1_ASAP7_75t_R)
                                                      0.000000 # 0.000000 r
  TSC/Baud8GeneratorACC_reg[0]/QN (DFFHQNx1_ASAP7_75t_R)
                                            1.602600  49.830605  49.830605 f
  TSC/U547/Y (NAND3xp33_ASAP7_75t_R)        0.742998  17.150856  66.981461 r
  TSC/U549/Y (INVxp33_ASAP7_75t_R)          0.810278  17.496735  84.478195 f
  TSC/U550/Y (NAND2xp33_ASAP7_75t_R)        0.742998  21.893127  106.371323 r
  TSC/U552/Y (INVxp33_ASAP7_75t_R)          0.810278  19.864960  126.236282 f
  TSC/U553/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.619186  148.855469 r
  TSC/U555/Y (INVxp33_ASAP7_75t_R)          0.810278  19.999969  168.855438 f
  TSC/U556/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.660950  191.516388 r
  TSC/U558/Y (INVxp33_ASAP7_75t_R)          0.810278  20.007736  211.524124 f
  TSC/U559/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663345  234.187469 r
  TSC/U561/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008194  254.195663 f
  TSC/U562/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663498  276.859161 r
  TSC/U564/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008209  296.867371 f
  TSC/U565/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663483  319.530853 r
  TSC/U567/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008209  339.539062 f
  TSC/U568/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663483  362.202545 r
  TSC/U570/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008209  382.210754 f
  TSC/U571/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663483  404.874237 r
  TSC/U573/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008209  424.882446 f
  TSC/U574/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663483  447.545929 r
  TSC/U576/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008209  467.554138 f
  TSC/U577/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663483  490.217621 r
  TSC/U579/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008209  510.225830 f
  TSC/U580/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  532.889343 r
  TSC/U582/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  552.897583 f
  TSC/U583/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  575.561096 r
  TSC/U585/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  595.569336 f
  TSC/U586/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  618.232849 r
  TSC/U588/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  638.241089 f
  TSC/U589/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  660.904602 r
  TSC/U591/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  680.912842 f
  TSC/U592/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  703.576355 r
  TSC/U594/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  723.584595 f
  TSC/U595/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  746.248108 r
  TSC/U597/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  766.256348 f
  TSC/U598/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  788.919861 r
  TSC/U600/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  808.928101 f
  TSC/U601/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  831.591614 r
  TSC/U603/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  851.599854 f
  TSC/U604/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  874.263367 r
  TSC/U606/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  894.271606 f
  TSC/U607/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  916.935120 r
  TSC/U609/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  936.943359 f
  TSC/U610/Y (NAND2xp33_ASAP7_75t_R)        0.742998  22.663513  959.606873 r
  TSC/U612/Y (INVxp33_ASAP7_75t_R)          0.810278  20.008240  979.615112 f
  TSC/U613/Y (NAND2xp33_ASAP7_75t_R)        1.221413  28.346191  1007.961304 r
  TSC/U615/Y (INVxp33_ASAP7_75t_R)          0.430571  17.828369  1025.789673 f
  TSC/U616/Y (OAI221xp5_ASAP7_75t_R)        0.558822  24.525146  1050.314819 r
  TSC/Baud8GeneratorACC_reg[25]/D (DFFHQNx1_ASAP7_75t_R)
                                                      0.000000   1050.314819 r
  data arrival time                                              1050.314819

  clock clk (rise edge)                               2000.000000
                                                                 2000.000000
  clock network delay (ideal)                         0.000000   2000.000000
  TSC/Baud8GeneratorACC_reg[25]/CLK (DFFHQNx1_ASAP7_75t_R)
                                                      0.000000   2000.000000 r
  library setup time                                  -22.192122 1977.807861
  data required time                                             1977.807861
  --------------------------------------------------------------------------
  data required time                                             1977.807861
  data arrival time                                              -1050.314819
  --------------------------------------------------------------------------
  slack (MET)                                                    927.493042


Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Writing verilog file '/home/suwankim/students/hyomin/CAD/designs/AES_T1600_TjIn/AES_T1600_TjIn_util0.7_clk2.0/top.netlist.v'.
dc_shell> 
Memory usage for this session 1142 Mbytes.
Memory usage for this session including child processes 1142 Mbytes.
CPU usage for this session 495 seconds ( 0.14 hours ).
Elapsed time for this session 498 seconds ( 0.14 hours ).

Thank you...
