// Seed: 3996922705
module module_0 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6
);
  tri id_8, id_9;
  assign id_8 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wand  id_5,
    output uwire id_6,
    input  wor   id_7,
    input  wire  id_8,
    input  tri0  id_9
    , id_14,
    input  wand  id_10,
    input  wand  id_11,
    input  tri   id_12
);
  logic [7:0] id_15;
  assign id_14 = id_5;
  module_0(
      id_8, id_11, id_4, id_14, id_9, id_4, id_7
  );
  assign id_15[1'b0==1] = 1'h0;
  initial forever id_0 <= #1 1'b0;
endmodule
