;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
	SUB #121, 100
	SUB 12, @10
	SLT 102, 10
	SUB @3, 0
	SUB @121, 100
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	CMP -207, <-120
	SUB -1, <10
	ADD @197, 106
	MOV #72, @220
	SUB #2, -1
	ADD 30, 9
	SUB 30, 209
	SUB 0, 402
	ADD @3, 0
	JMN @72, #200
	CMP -207, <-120
	SUB @1, 2
	CMP 12, @10
	SUB @3, 0
	SUB #2, -1
	ADD 30, 9
	SUB #2, -1
	ADD 3, 20
	SUB 12, @10
	SUB 12, @10
	ADD 3, 20
	ADD 3, 20
	ADD 3, 20
	SUB #12, @200
	SUB @0, @2
	SUB #12, @200
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	ADD @3, 0
	JMP 397, 106
	SLT 102, 10
	SUB 12, @10
	DJN -1, @-20
