

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_211_17'
================================================================
* Date:           Tue May  7 17:59:33 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_211_17  |       18|       18|         2|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    181|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|    217|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln211_fu_260_p2   |         +|   0|  0|  14|           7|           3|
    |arr_6_I_1_d0          |         +|   0|  0|  36|          29|          29|
    |arr_6_I_d0            |         +|   0|  0|  36|          29|          29|
    |arr_6_Q_1_d0          |         +|   0|  0|  36|          29|          29|
    |arr_6_Q_d0            |         +|   0|  0|  36|          29|          29|
    |icmp_ln211_fu_254_p2  |      icmp|   0|  0|  14|           7|           7|
    |or_ln211_fu_248_p2    |        or|   0|  0|   7|           7|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 181|         138|         130|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8              |   9|          2|    7|         14|
    |i_fu_58                           |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_58                           |  7|   0|    7|          0|
    |icmp_ln211_reg_366                |  1|   0|    1|          0|
    |zext_ln211_reg_338                |  5|   0|   64|         59|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 17|   0|   76|         59|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_211_17|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_211_17|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_211_17|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_211_17|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_211_17|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_211_17|  return value|
|arr_5_I_address0    |  out|    5|   ap_memory|                              arr_5_I|         array|
|arr_5_I_ce0         |  out|    1|   ap_memory|                              arr_5_I|         array|
|arr_5_I_q0          |   in|   28|   ap_memory|                              arr_5_I|         array|
|arr_5_I_1_address0  |  out|    5|   ap_memory|                            arr_5_I_1|         array|
|arr_5_I_1_ce0       |  out|    1|   ap_memory|                            arr_5_I_1|         array|
|arr_5_I_1_q0        |   in|   28|   ap_memory|                            arr_5_I_1|         array|
|arr_6_I_address0    |  out|    5|   ap_memory|                              arr_6_I|         array|
|arr_6_I_ce0         |  out|    1|   ap_memory|                              arr_6_I|         array|
|arr_6_I_we0         |  out|    1|   ap_memory|                              arr_6_I|         array|
|arr_6_I_d0          |  out|   29|   ap_memory|                              arr_6_I|         array|
|arr_5_Q_address0    |  out|    5|   ap_memory|                              arr_5_Q|         array|
|arr_5_Q_ce0         |  out|    1|   ap_memory|                              arr_5_Q|         array|
|arr_5_Q_q0          |   in|   28|   ap_memory|                              arr_5_Q|         array|
|arr_5_Q_1_address0  |  out|    5|   ap_memory|                            arr_5_Q_1|         array|
|arr_5_Q_1_ce0       |  out|    1|   ap_memory|                            arr_5_Q_1|         array|
|arr_5_Q_1_q0        |   in|   28|   ap_memory|                            arr_5_Q_1|         array|
|arr_6_Q_address0    |  out|    5|   ap_memory|                              arr_6_Q|         array|
|arr_6_Q_ce0         |  out|    1|   ap_memory|                              arr_6_Q|         array|
|arr_6_Q_we0         |  out|    1|   ap_memory|                              arr_6_Q|         array|
|arr_6_Q_d0          |  out|   29|   ap_memory|                              arr_6_Q|         array|
|arr_5_I_2_address0  |  out|    5|   ap_memory|                            arr_5_I_2|         array|
|arr_5_I_2_ce0       |  out|    1|   ap_memory|                            arr_5_I_2|         array|
|arr_5_I_2_q0        |   in|   28|   ap_memory|                            arr_5_I_2|         array|
|arr_5_I_3_address0  |  out|    5|   ap_memory|                            arr_5_I_3|         array|
|arr_5_I_3_ce0       |  out|    1|   ap_memory|                            arr_5_I_3|         array|
|arr_5_I_3_q0        |   in|   28|   ap_memory|                            arr_5_I_3|         array|
|arr_6_I_1_address0  |  out|    5|   ap_memory|                            arr_6_I_1|         array|
|arr_6_I_1_ce0       |  out|    1|   ap_memory|                            arr_6_I_1|         array|
|arr_6_I_1_we0       |  out|    1|   ap_memory|                            arr_6_I_1|         array|
|arr_6_I_1_d0        |  out|   29|   ap_memory|                            arr_6_I_1|         array|
|arr_5_Q_2_address0  |  out|    5|   ap_memory|                            arr_5_Q_2|         array|
|arr_5_Q_2_ce0       |  out|    1|   ap_memory|                            arr_5_Q_2|         array|
|arr_5_Q_2_q0        |   in|   28|   ap_memory|                            arr_5_Q_2|         array|
|arr_5_Q_3_address0  |  out|    5|   ap_memory|                            arr_5_Q_3|         array|
|arr_5_Q_3_ce0       |  out|    1|   ap_memory|                            arr_5_Q_3|         array|
|arr_5_Q_3_q0        |   in|   28|   ap_memory|                            arr_5_Q_3|         array|
|arr_6_Q_1_address0  |  out|    5|   ap_memory|                            arr_6_Q_1|         array|
|arr_6_Q_1_ce0       |  out|    1|   ap_memory|                            arr_6_Q_1|         array|
|arr_6_Q_1_we0       |  out|    1|   ap_memory|                            arr_6_Q_1|         array|
|arr_6_Q_1_d0        |  out|   29|   ap_memory|                            arr_6_Q_1|         array|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body617.0.split"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_8 = load i7 %i" [receiver.cpp:211]   --->   Operation 8 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_8, i32 2, i32 6" [receiver.cpp:211]   --->   Operation 9 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i5 %lshr_ln" [receiver.cpp:211]   --->   Operation 10 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 11 'getelementptr' 'arr_5_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.32ns)   --->   "%arr_5_I_load = load i5 %arr_5_I_addr" [receiver.cpp:213]   --->   Operation 12 'load' 'arr_5_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 13 'getelementptr' 'arr_5_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%arr_5_I_1_load = load i5 %arr_5_I_1_addr" [receiver.cpp:213]   --->   Operation 14 'load' 'arr_5_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 15 'getelementptr' 'arr_5_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 16 'getelementptr' 'arr_5_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%arr_5_Q_load = load i5 %arr_5_Q_addr" [receiver.cpp:214]   --->   Operation 17 'load' 'arr_5_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%arr_5_Q_1_load = load i5 %arr_5_Q_1_addr" [receiver.cpp:214]   --->   Operation 18 'load' 'arr_5_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln211)   --->   "%or_ln211 = or i7 %i_8, i7 2" [receiver.cpp:211]   --->   Operation 19 'or' 'or_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.87ns) (out node of the LUT)   --->   "%icmp_ln211 = icmp_ult  i7 %or_ln211, i7 70" [receiver.cpp:211]   --->   Operation 20 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %for.end638.exitStub, void %for.body617.1" [receiver.cpp:211]   --->   Operation 21 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 22 'getelementptr' 'arr_5_I_2_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%arr_5_I_2_load = load i5 %arr_5_I_2_addr" [receiver.cpp:213]   --->   Operation 23 'load' 'arr_5_I_2_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 24 'getelementptr' 'arr_5_I_3_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%arr_5_I_3_load = load i5 %arr_5_I_3_addr" [receiver.cpp:213]   --->   Operation 25 'load' 'arr_5_I_3_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 26 'getelementptr' 'arr_5_Q_2_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 27 'getelementptr' 'arr_5_Q_3_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%arr_5_Q_2_load = load i5 %arr_5_Q_2_addr" [receiver.cpp:214]   --->   Operation 28 'load' 'arr_5_Q_2_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%arr_5_Q_3_load = load i5 %arr_5_Q_3_addr" [receiver.cpp:214]   --->   Operation 29 'load' 'arr_5_Q_3_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln211 = add i7 %i_8, i7 4" [receiver.cpp:211]   --->   Operation 30 'add' 'add_ln211' <Predicate = (icmp_ln211)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln211 = store i7 %add_ln211, i7 %i" [receiver.cpp:211]   --->   Operation 31 'store' 'store_ln211' <Predicate = (icmp_ln211)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.07>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [receiver.cpp:211]   --->   Operation 33 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%arr_5_I_load = load i5 %arr_5_I_addr" [receiver.cpp:213]   --->   Operation 34 'load' 'arr_5_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i28 %arr_5_I_load" [receiver.cpp:213]   --->   Operation 35 'sext' 'sext_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%arr_5_I_1_load = load i5 %arr_5_I_1_addr" [receiver.cpp:213]   --->   Operation 36 'load' 'arr_5_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln213_1 = sext i28 %arr_5_I_1_load" [receiver.cpp:213]   --->   Operation 37 'sext' 'sext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.43ns)   --->   "%add_ln213 = add i29 %sext_ln213_1, i29 %sext_ln213" [receiver.cpp:213]   --->   Operation 38 'add' 'add_ln213' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr_6_I_addr = getelementptr i29 %arr_6_I, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 39 'getelementptr' 'arr_6_I_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.32ns)   --->   "%store_ln213 = store i29 %add_ln213, i5 %arr_6_I_addr" [receiver.cpp:213]   --->   Operation 40 'store' 'store_ln213' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%arr_5_Q_load = load i5 %arr_5_Q_addr" [receiver.cpp:214]   --->   Operation 41 'load' 'arr_5_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i28 %arr_5_Q_load" [receiver.cpp:214]   --->   Operation 42 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%arr_5_Q_1_load = load i5 %arr_5_Q_1_addr" [receiver.cpp:214]   --->   Operation 43 'load' 'arr_5_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i28 %arr_5_Q_1_load" [receiver.cpp:214]   --->   Operation 44 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.43ns)   --->   "%add_ln214 = add i29 %sext_ln214_1, i29 %sext_ln214" [receiver.cpp:214]   --->   Operation 45 'add' 'add_ln214' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%arr_6_Q_addr = getelementptr i29 %arr_6_Q, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 46 'getelementptr' 'arr_6_Q_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln214 = store i29 %add_ln214, i5 %arr_6_Q_addr" [receiver.cpp:214]   --->   Operation 47 'store' 'store_ln214' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%arr_5_I_2_load = load i5 %arr_5_I_2_addr" [receiver.cpp:213]   --->   Operation 49 'load' 'arr_5_I_2_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln213_2 = sext i28 %arr_5_I_2_load" [receiver.cpp:213]   --->   Operation 50 'sext' 'sext_ln213_2' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%arr_5_I_3_load = load i5 %arr_5_I_3_addr" [receiver.cpp:213]   --->   Operation 51 'load' 'arr_5_I_3_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln213_3 = sext i28 %arr_5_I_3_load" [receiver.cpp:213]   --->   Operation 52 'sext' 'sext_ln213_3' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.43ns)   --->   "%add_ln213_1 = add i29 %sext_ln213_3, i29 %sext_ln213_2" [receiver.cpp:213]   --->   Operation 53 'add' 'add_ln213_1' <Predicate = (icmp_ln211)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%arr_6_I_1_addr = getelementptr i29 %arr_6_I_1, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 54 'getelementptr' 'arr_6_I_1_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln213 = store i29 %add_ln213_1, i5 %arr_6_I_1_addr" [receiver.cpp:213]   --->   Operation 55 'store' 'store_ln213' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%arr_5_Q_2_load = load i5 %arr_5_Q_2_addr" [receiver.cpp:214]   --->   Operation 56 'load' 'arr_5_Q_2_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln214_2 = sext i28 %arr_5_Q_2_load" [receiver.cpp:214]   --->   Operation 57 'sext' 'sext_ln214_2' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (2.32ns)   --->   "%arr_5_Q_3_load = load i5 %arr_5_Q_3_addr" [receiver.cpp:214]   --->   Operation 58 'load' 'arr_5_Q_3_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln214_3 = sext i28 %arr_5_Q_3_load" [receiver.cpp:214]   --->   Operation 59 'sext' 'sext_ln214_3' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.43ns)   --->   "%add_ln214_1 = add i29 %sext_ln214_3, i29 %sext_ln214_2" [receiver.cpp:214]   --->   Operation 60 'add' 'add_ln214_1' <Predicate = (icmp_ln211)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%arr_6_Q_1_addr = getelementptr i29 %arr_6_Q_1, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 61 'getelementptr' 'arr_6_Q_1_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln214 = store i29 %add_ln214_1, i5 %arr_6_Q_1_addr" [receiver.cpp:214]   --->   Operation 62 'store' 'store_ln214' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln211 = br void %for.body617.0.split" [receiver.cpp:211]   --->   Operation 63 'br' 'br_ln211' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_5_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_5_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_5_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_8                   (load             ) [ 000]
lshr_ln               (partselect       ) [ 000]
zext_ln211            (zext             ) [ 011]
arr_5_I_addr          (getelementptr    ) [ 011]
arr_5_I_1_addr        (getelementptr    ) [ 011]
arr_5_Q_addr          (getelementptr    ) [ 011]
arr_5_Q_1_addr        (getelementptr    ) [ 011]
or_ln211              (or               ) [ 000]
icmp_ln211            (icmp             ) [ 011]
br_ln211              (br               ) [ 000]
arr_5_I_2_addr        (getelementptr    ) [ 011]
arr_5_I_3_addr        (getelementptr    ) [ 011]
arr_5_Q_2_addr        (getelementptr    ) [ 011]
arr_5_Q_3_addr        (getelementptr    ) [ 011]
add_ln211             (add              ) [ 000]
store_ln211           (store            ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln211    (specloopname     ) [ 000]
arr_5_I_load          (load             ) [ 000]
sext_ln213            (sext             ) [ 000]
arr_5_I_1_load        (load             ) [ 000]
sext_ln213_1          (sext             ) [ 000]
add_ln213             (add              ) [ 000]
arr_6_I_addr          (getelementptr    ) [ 000]
store_ln213           (store            ) [ 000]
arr_5_Q_load          (load             ) [ 000]
sext_ln214            (sext             ) [ 000]
arr_5_Q_1_load        (load             ) [ 000]
sext_ln214_1          (sext             ) [ 000]
add_ln214             (add              ) [ 000]
arr_6_Q_addr          (getelementptr    ) [ 000]
store_ln214           (store            ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
arr_5_I_2_load        (load             ) [ 000]
sext_ln213_2          (sext             ) [ 000]
arr_5_I_3_load        (load             ) [ 000]
sext_ln213_3          (sext             ) [ 000]
add_ln213_1           (add              ) [ 000]
arr_6_I_1_addr        (getelementptr    ) [ 000]
store_ln213           (store            ) [ 000]
arr_5_Q_2_load        (load             ) [ 000]
sext_ln214_2          (sext             ) [ 000]
arr_5_Q_3_load        (load             ) [ 000]
sext_ln214_3          (sext             ) [ 000]
add_ln214_1           (add              ) [ 000]
arr_6_Q_1_addr        (getelementptr    ) [ 000]
store_ln214           (store            ) [ 000]
br_ln211              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_5_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_5_I_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_6_I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_5_Q">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_5_Q_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_6_Q">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_Q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_5_I_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_5_I_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_6_I_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_5_Q_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_5_Q_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_6_Q_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_Q_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="arr_5_I_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="28" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_I_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="arr_5_I_1_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="28" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_1_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_I_1_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arr_5_Q_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="28" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="arr_5_Q_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="28" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_Q_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_Q_1_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arr_5_I_2_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_2_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_I_2_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="arr_5_I_3_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="28" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_3_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_I_3_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arr_5_Q_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="28" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_2_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="arr_5_Q_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="28" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_3_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_Q_2_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_Q_3_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arr_6_I_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="29" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="1"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_I_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln213_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="29" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="arr_6_Q_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="29" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="1"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_Q_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln214_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="29" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="arr_6_I_1_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="29" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="1"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_I_1_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln213_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="29" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="arr_6_Q_1_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="29" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="1"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_Q_1_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln214_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="29" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_8_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="lshr_ln_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="4" slack="0"/>
<pin id="231" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln211_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln211_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln211/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln211_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln211_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln211_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln213_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="28" slack="0"/>
<pin id="273" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln213_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="28" slack="0"/>
<pin id="277" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln213_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="28" slack="0"/>
<pin id="281" dir="0" index="1" bw="28" slack="0"/>
<pin id="282" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln214_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="28" slack="0"/>
<pin id="288" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln214_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="28" slack="0"/>
<pin id="292" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln214_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="28" slack="0"/>
<pin id="296" dir="0" index="1" bw="28" slack="0"/>
<pin id="297" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln213_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="28" slack="0"/>
<pin id="303" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_2/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln213_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="28" slack="0"/>
<pin id="307" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213_3/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln213_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="28" slack="0"/>
<pin id="311" dir="0" index="1" bw="28" slack="0"/>
<pin id="312" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln214_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="28" slack="0"/>
<pin id="318" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_2/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln214_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="28" slack="0"/>
<pin id="322" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_3/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln214_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="28" slack="0"/>
<pin id="326" dir="0" index="1" bw="28" slack="0"/>
<pin id="327" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_1/2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="338" class="1005" name="zext_ln211_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln211 "/>
</bind>
</comp>

<comp id="346" class="1005" name="arr_5_I_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="1"/>
<pin id="348" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="arr_5_I_1_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="1"/>
<pin id="353" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_1_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="arr_5_Q_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="1"/>
<pin id="358" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="arr_5_Q_1_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="1"/>
<pin id="363" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_1_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln211_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln211 "/>
</bind>
</comp>

<comp id="370" class="1005" name="arr_5_I_2_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="1"/>
<pin id="372" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_2_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="arr_5_I_3_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="1"/>
<pin id="377" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_I_3_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="arr_5_Q_2_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="1"/>
<pin id="382" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_2_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="arr_5_Q_3_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="1"/>
<pin id="387" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_5_Q_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="140" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="147" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="226" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="252"><net_src comp="223" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="223" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="69" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="82" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="279" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="289"><net_src comp="102" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="108" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="294" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="304"><net_src comp="121" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="134" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="301" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="319"><net_src comp="154" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="160" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="316" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="324" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="334"><net_src comp="58" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="341"><net_src comp="236" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="349"><net_src comp="62" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="354"><net_src comp="75" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="359"><net_src comp="88" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="364"><net_src comp="95" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="369"><net_src comp="254" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="114" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="378"><net_src comp="127" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="383"><net_src comp="140" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="388"><net_src comp="147" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_6_I | {2 }
	Port: arr_6_Q | {2 }
	Port: arr_6_I_1 | {2 }
	Port: arr_6_Q_1 | {2 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_211_17 : arr_5_I | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_17 : arr_5_I_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_17 : arr_5_Q | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_17 : arr_5_Q_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_17 : arr_5_I_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_17 : arr_5_I_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_17 : arr_5_Q_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_211_17 : arr_5_Q_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_8 : 1
		lshr_ln : 2
		zext_ln211 : 3
		arr_5_I_addr : 4
		arr_5_I_load : 5
		arr_5_I_1_addr : 4
		arr_5_I_1_load : 5
		arr_5_Q_addr : 4
		arr_5_Q_1_addr : 4
		arr_5_Q_load : 5
		arr_5_Q_1_load : 5
		or_ln211 : 2
		icmp_ln211 : 2
		br_ln211 : 3
		arr_5_I_2_addr : 4
		arr_5_I_2_load : 5
		arr_5_I_3_addr : 4
		arr_5_I_3_load : 5
		arr_5_Q_2_addr : 4
		arr_5_Q_3_addr : 4
		arr_5_Q_2_load : 5
		arr_5_Q_3_load : 5
		add_ln211 : 2
		store_ln211 : 3
	State 2
		sext_ln213 : 1
		sext_ln213_1 : 1
		add_ln213 : 2
		store_ln213 : 3
		sext_ln214 : 1
		sext_ln214_1 : 1
		add_ln214 : 2
		store_ln214 : 3
		sext_ln213_2 : 1
		sext_ln213_3 : 1
		add_ln213_1 : 2
		store_ln213 : 3
		sext_ln214_2 : 1
		sext_ln214_3 : 1
		add_ln214_1 : 2
		store_ln214 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln211_fu_260  |    0    |    14   |
|          |   add_ln213_fu_279  |    0    |    35   |
|    add   |   add_ln214_fu_294  |    0    |    35   |
|          |  add_ln213_1_fu_309 |    0    |    35   |
|          |  add_ln214_1_fu_324 |    0    |    35   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln211_fu_254  |    0    |    14   |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_226   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln211_fu_236  |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |   or_ln211_fu_248   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln213_fu_271  |    0    |    0    |
|          | sext_ln213_1_fu_275 |    0    |    0    |
|          |  sext_ln214_fu_286  |    0    |    0    |
|   sext   | sext_ln214_1_fu_290 |    0    |    0    |
|          | sext_ln213_2_fu_301 |    0    |    0    |
|          | sext_ln213_3_fu_305 |    0    |    0    |
|          | sext_ln214_2_fu_316 |    0    |    0    |
|          | sext_ln214_3_fu_320 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   168   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|arr_5_I_1_addr_reg_351|    5   |
|arr_5_I_2_addr_reg_370|    5   |
|arr_5_I_3_addr_reg_375|    5   |
| arr_5_I_addr_reg_346 |    5   |
|arr_5_Q_1_addr_reg_361|    5   |
|arr_5_Q_2_addr_reg_380|    5   |
|arr_5_Q_3_addr_reg_385|    5   |
| arr_5_Q_addr_reg_356 |    5   |
|       i_reg_331      |    7   |
|  icmp_ln211_reg_366  |    1   |
|  zext_ln211_reg_338  |   64   |
+----------------------+--------+
|         Total        |   112  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_82 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_121 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   168  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   112  |   240  |
+-----------+--------+--------+--------+
