###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =      5849536   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =      7532985   # Number of read requests issued
num_writes_done                =      2006171   # Number of read requests issued
num_cycles                     =    130283968   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =           97   # Number of epochs
num_read_cmds                  =      7532647   # Number of READ/READP commands
num_act_cmds                   =      2910961   # Number of ACT commands
num_write_row_hits             =       784974   # Number of write row buffer hits
num_pre_cmds                   =      2910941   # Number of PRE commands
num_write_cmds                 =      2006163   # Number of WRITE/WRITEP commands
num_ondemand_pres              =      2606082   # Number of ondemend PRE commands
num_ref_cmds                   =        25059   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =      9525516   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      9415667   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =    120758452   # Cyles of rank active rank.0
rank_active_cycles.1           =    120868301   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      5913807   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1616908   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       890930   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       424806   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       263687   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       138770   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        90775   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        63111   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        41364   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        23386   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        71615   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          339   # Read request latency (cycles)
read_latency[20-39]            =      4331265   # Read request latency (cycles)
read_latency[40-59]            =       708613   # Read request latency (cycles)
read_latency[60-79]            =      1315981   # Read request latency (cycles)
read_latency[80-99]            =       247955   # Read request latency (cycles)
read_latency[100-119]          =       171878   # Read request latency (cycles)
read_latency[120-139]          =       147262   # Read request latency (cycles)
read_latency[140-159]          =       115404   # Read request latency (cycles)
read_latency[160-179]          =        79335   # Read request latency (cycles)
read_latency[180-199]          =        55599   # Read request latency (cycles)
read_latency[200-]             =       359354   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           78   # Write cmd latency (cycles)
write_latency[40-59]           =         1162   # Write cmd latency (cycles)
write_latency[60-79]           =        37841   # Write cmd latency (cycles)
write_latency[80-99]           =        89886   # Write cmd latency (cycles)
write_latency[100-119]         =        74123   # Write cmd latency (cycles)
write_latency[120-139]         =        65149   # Write cmd latency (cycles)
write_latency[140-159]         =        96663   # Write cmd latency (cycles)
write_latency[160-179]         =       102820   # Write cmd latency (cycles)
write_latency[180-199]         =        89228   # Write cmd latency (cycles)
write_latency[200-]            =      1449210   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =    4.696e+10   # Refresh energy
write_energy                   =  1.09392e+10   # Write energy
act_energy                     =  2.36976e+10   # Activation energy
read_energy                    =  4.62806e+10   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  9.50611e+10   # Active standby energy rank.0
act_stb_energy.1               =  9.51475e+10   # Active standby energy rank.1
pre_stb_energy.0               =  6.40115e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.32733e+09   # Precharge standby energy rank.1
average_interarrival           =      13.6578   # Average request interarrival latency (cycles)
average_read_latency           =      62.0294   # Average read request latency (cycles)
average_power                  =      2539.18   # Average power (mW)
average_bandwidth              =      6.24795   # Average bandwidth
total_energy                   =  3.30814e+11   # Total energy (pJ)
