######################################################################
#
# EE-577b 2020 FALL
# : DesignCompiler synthesis script
#   modified by Linyi Hong
#
# use this script as a template for synthesizing combinational logic
#
######################################################################
# Setting variable for design_name. (top module name)
set design_name $env(DESIGN_NAME);
alu_clk
## For NCSUFreePDK45nm library
set search_path [ list .                   /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files ]
. /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files
set target_library { gscl45nm.db }
 gscl45nm.db 
set synthetic_library [list dw_foundation.sldb standard.sldb ]
dw_foundation.sldb standard.sldb
set link_library [list * gscl45nm.db dw_foundation.sldb standard.sldb]
* gscl45nm.db dw_foundation.sldb standard.sldb
# Reading source verilog file.
# copy your verilog file into ./src/ before synthesis.
read_verilog ./src/${design_name}.v ;
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/standard.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/gtech.db'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/home/viterbi/01/kyletsen/EE577b/Project/cmp/src/alu_clk.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file ./design/adder_clk.v
Opening include file ./design/oe_selector.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/01/kyletsen/EE577b/Project/cmp/src/alu_clk.v
Opening include file ./design/adder_clk.v
Warning:  ./design/adder_clk.v:34: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/adder_clk.v:36: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/adder_clk.v:43: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ./design/oe_selector.v
Opening include file ./design/multiplier.v
Opening include file ./design/mult_gen.v
Opening include file ./design/mac_units.v
Opening include file ./design/mac_byte.v
Opening include file ./design/mult_byte.v
Opening include file ./design/fa.v
Opening include file ./design/ha.v
Warning:  ./design/mult_byte.v:16: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:31: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:50: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:50: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:48: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:47: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:46: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)

Inferred memory devices in process
        in routine adder_clk line 54 in file
                './design/adder_clk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 10 in file
        './design/oe_selector.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine mac_byte line 30 in file
                './design/mac_byte.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      accum_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     bp_sum_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     prd_reg_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine mac_units line 151 in file
                './design/mac_units.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       bo_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 55 in file
        './design/multiplier.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine multiplier line 94 in file
                './design/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_v_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       ps_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       ct_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 68 in file
        '/home/viterbi/01/kyletsen/EE577b/Project/cmp/src/alu_clk.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
|            92            |     no/auto      |
===============================================

Inferred memory devices in process
        in routine alu_clk line 150 in file
                '/home/viterbi/01/kyletsen/EE577b/Project/cmp/src/alu_clk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mul_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     inB_mul_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_sub_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inB_add_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_mul_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     ww_mul_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_add_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     ww_add_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    mul_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    add_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/01/kyletsen/EE577b/Project/cmp/src/adder_clk.db:adder_clk'
Loaded 13 designs.
Current design is 'adder_clk'.
adder_clk adder_byte oe_selector mult_gen fa ha mult_byte ha_block fa_block mac_byte mac_units multiplier alu_clk
# Setting $design_name as current working design.
# Use this command before setting any constraints.
current_design $design_name ;
Current design is 'alu_clk'.
{alu_clk}
# If you have multiple instances of the same module,
# use this so that DesignCompiler optimizes each instance separately.
uniquify ;
Information: Uniquified 8 instances of design 'adder_byte'. (OPT-1056)
Information: Uniquified 7 instances of design 'mac_byte'. (OPT-1056)
Information: Uniquified 7 instances of design 'mult_byte'. (OPT-1056)
Information: Uniquified 336 instances of design 'fa'. (OPT-1056)
Information: Uniquified 56 instances of design 'ha'. (OPT-1056)
Information: Uniquified 49 instances of design 'ha_block'. (OPT-1056)
Information: Uniquified 294 instances of design 'fa_block'. (OPT-1056)
1
# Linking your design into the cells in standard cell libraries.
# This command checks whether your design can be compiled
link ;

  Linking design 'alu_clk'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (763 designs)             /home/viterbi/01/kyletsen/EE577b/Project/cmp/src/alu_clk.db, etc
  gscl45nm (library)          /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb

1
# Create a clock with period of 5.
create_clock -name clk -period 20.0 -waveform [list 0 10.0] [get_ports clk]
1
# Setting timing constraints for combinational logic.
# Specifying maximum delay from inputs to outputs
set_max_delay 5.0 -to [all_outputs];
1
set_max_delay 5.0 -from [all_inputs];
1
# "check_design" checks the internal representation of the
# current design for consistency and issues error and
# warning messages as appropriate.
check_design > report/$design_name.check_design ;
# Perforing synthesis and optimization on the current_design.
compile ;
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
============================================================================


Information: There are 850 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fa_0'
  Processing 'fa_block_0'
  Processing 'ha_0'
  Processing 'ha_block_0'
  Processing 'mult_byte_0'
  Processing 'mac_byte_0'
  Processing 'mult_byte_6'
  Processing 'mac_byte_6'
  Processing 'mac_units'
Information: Added key list 'DesignWare' to design 'mac_units'. (DDB-72)
  Processing 'mult_gen'
  Processing 'multiplier'
  Processing 'adder_byte_0'
  Processing 'adder_clk'
Information: Added key list 'DesignWare' to design 'adder_clk'. (DDB-72)
  Processing 'oe_selector'
  Processing 'alu_clk'
Information: Added key list 'DesignWare' to design 'alu_clk'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_byte_0_DW01_add_0'
  Processing 'mac_byte_0_DW01_add_1'
  Processing 'mac_byte_1_DW01_add_0'
  Processing 'mac_byte_1_DW01_add_1'
  Processing 'mac_byte_2_DW01_add_0'
  Processing 'mac_byte_2_DW01_add_1'
  Processing 'mac_byte_3_DW01_add_0'
  Processing 'mac_byte_3_DW01_add_1'
  Processing 'mac_byte_4_DW01_add_0'
  Processing 'mac_byte_4_DW01_add_1'
  Processing 'mac_byte_5_DW01_add_0'
  Processing 'mac_byte_5_DW01_add_1'
  Processing 'mac_byte_6_DW01_add_0'
  Processing 'mac_byte_6_DW01_add_1'
  Processing 'adder_byte_0_DW01_add_0'
  Processing 'adder_byte_1_DW01_add_0'
  Processing 'adder_byte_2_DW01_add_0'
  Processing 'adder_byte_3_DW01_add_0'
  Processing 'adder_byte_4_DW01_add_0'
  Processing 'adder_byte_5_DW01_add_0'
  Processing 'adder_byte_6_DW01_add_0'
  Processing 'adder_byte_7_DW01_add_0'
  Processing 'mac_units_DW01_add_0'
  Processing 'mac_units_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   19949.9      0.00       0.0       6.4                          
    0:00:04   19949.9      0.00       0.0       6.4                          
    0:00:04   19949.9      0.00       0.0       6.4                          
    0:00:04   19949.9      0.00       0.0       6.4                          
    0:00:04   19949.9      0.00       0.0       6.4                          
    0:00:04   18766.8      0.00       0.0       5.8                          
    0:00:04   18766.4      0.00       0.0       5.8                          
    0:00:05   18766.4      0.00       0.0       5.8                          
    0:00:05   18766.4      0.00       0.0       5.8                          
    0:00:05   18766.4      0.00       0.0       5.8                          
    0:00:05   18766.4      0.00       0.0       5.8                          
    0:00:06   19010.4      0.00       0.0       5.2                          
    0:00:08   19213.1      0.00       0.0       4.8                          
    0:00:08   19407.4      0.00       0.0       4.5                          
    0:00:09   19499.4      0.00       0.0       4.4                          
    0:00:09   19576.4      0.00       0.0       4.2                          
    0:00:09   19635.0      0.00       0.0       4.1                          
    0:00:09   19694.6      0.00       0.0       4.0                          
    0:00:09   19740.2      0.00       0.0       3.9                          
    0:00:09   19767.4      0.00       0.0       3.8                          
    0:00:09   19767.4      0.00       0.0       3.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   19767.4      0.00       0.0       3.8                          
    0:00:09   19767.4      0.00       0.0       3.8                          
    0:00:10   19765.0      0.00       0.0       3.8                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   19765.0      0.00       0.0       3.8                          
    0:00:10   19981.9      0.00       0.0       3.2 mult/in_bot[23]          
    0:00:10   20137.2      0.00       0.0       3.0 add/genblk3[1].a_i/add_1_root_add_74_2/n40
    0:00:10   20308.0      0.00       0.0       2.8 add/genblk3[1].a_i/add_1_root_add_74_2/n18
    0:00:10   20483.5      0.00       0.0       2.7 oe_sel/opB[20]           
    0:00:10   20700.4      0.00       0.0       2.6 oe_sel/opA[11]           
    0:00:10   20897.9      0.00       0.0       2.5 mult/macs/mb2/mu/genblk3[6].genblk1[4].genblk1.fb/f/n3
    0:00:10   21095.0      0.00       0.0       2.4 mult/macs/mb3/mu/genblk3[6].genblk1[4].genblk1.fb/f/n3
    0:00:10   21292.1      0.00       0.0       2.3 mult/macs/mb4/mu/genblk3[6].genblk1[4].genblk1.fb/f/n3
    0:00:10   21439.0      0.00       0.0       2.3 mult/n108                
    0:00:10   21578.4      0.00       0.0       2.3 mult/n228                
    0:00:10   21717.8      0.00       0.0       2.3 oe_sel/n64               
    0:00:10   21857.2      0.00       0.0       2.3 oe_sel/n118              
    0:00:10   22018.6      0.00       0.0       2.2 mult/n113                
    0:00:10   22172.5      0.00       0.0       2.2 oe_sel/n9                
    0:00:11   22311.9      0.00       0.0       2.2 oe_sel/n69               
    0:00:11   22451.3      0.00       0.0       2.2 oe_sel/n123              
    0:00:11   22492.1      0.00       0.0       2.2 mult/N41                 
    0:00:11   22497.3      0.00       0.0       2.2 alt3460/net10468         
    0:00:11   22626.4      0.00       0.0       2.1 alt3460/net10573         
    0:00:11   22755.4      0.00       0.0       2.1 alt3460/net10673         
    0:00:11   22915.4      0.00       0.0       2.0 alt3460/net10540         
    0:00:12   23101.3      0.00       0.0       1.9 alt3460/net10684         
    0:00:12   23280.6      0.00       0.0       1.8 N168                     
    0:00:12   23453.3      0.00       0.0       1.7 N404                     
    0:00:12   23592.6      0.00       0.0       1.7 N377                     
    0:00:12   23732.0      0.00       0.0       1.6 N350                     
    0:00:12   23865.8      0.00       0.0       1.6 alt3460/net10559         
    0:00:12   23994.8      0.00       0.0       1.6 alt3460/net10659         
    0:00:12   24129.1      0.00       0.0       1.6 n499                     
    0:00:12   24268.4      0.00       0.0       1.6 n559                     
    0:00:12   24407.8      0.00       0.0       1.5 net15568                 
    0:00:12   24590.9      0.00       0.0       1.5 n564                     
    0:00:12   24778.6      0.00       0.0       1.4 n324                     
    0:00:12   24975.7      0.00       0.0       1.3 n429                     
    0:00:12   25135.7      0.00       0.0       1.2 N130                     
    0:00:13   25261.9      0.00       0.0       1.2 n232                     


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19   25261.9      0.00       0.0       1.2                          
    0:00:19   25261.9      0.00       0.0       1.2                          
    0:00:19   23399.8      0.00       0.0       1.2                          
    0:00:19   22640.9      0.00       0.0       1.2                          
    0:00:19   22100.3      0.00       0.0       1.2                          
    0:00:19   21787.3      0.00       0.0       1.2                          
    0:00:20   21749.2      0.00       0.0       1.2                          
    0:00:20   21725.3      0.00       0.0       1.2                          
    0:00:20   21725.3      0.00       0.0       1.2                          
    0:00:20   21725.3      0.00       0.0       1.2                          
    0:00:20   21544.2      0.00       0.0       1.2                          
    0:00:20   21544.2      0.00       0.0       1.2                          
    0:00:20   21544.2      0.00       0.0       1.2                          
    0:00:20   21544.2      0.00       0.0       1.2                          
    0:00:20   21544.2      0.00       0.0       1.2                          
    0:00:20   21544.2      0.00       0.0       1.2                          
    0:00:20   21544.2      0.00       0.0       1.2                          
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# For better synthesis result, use "compile_ultra" command.
# compile_ultra is doing automatic ungrouping during optimization,
# therefore sometimes it's hard to figure out the critical path 
# from the synthesized netlist.
# So, use "compile" command for now.
# Writing the synthesis result into Synopsys db format.
# You can read the saved db file into DesignCompiler later using
# "read_db" command for further analysis (timing, area...).
#write -xg_force_db -format db -hierarchy -out db/$design_name.db ;
# Generating timing and are report of the synthezied design.
report_timing > report/$design_name.timing ;
report_area > report/$design_name.area ;
report_power > report/$design_name.power;
# Writing synthesized gate-level verilog netlist.
# This verilog netlist will be used for post-synthesis gate-level simulation.
change_names -rules verilog -hierarchy ;
Warning: In the design mult_gen, net 'tr_0_55' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'tr_0_54' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'tr_0_53' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'tr_0_52' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'tr_0_51' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'tr_0_50' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'tr_0_49' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'tr_0_48' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[15]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[14]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[13]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[12]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[11]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[10]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[9]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[8]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[7]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[6]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[5]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[4]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[3]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[2]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[1]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opA[0]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[31]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[30]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[29]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[28]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[27]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[26]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[25]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[24]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[23]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[22]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[21]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[20]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[19]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[18]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[17]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'opB[16]' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_23' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_22' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_21' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_20' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_19' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_18' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_17' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_16' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_15' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_14' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_13' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_12' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_11' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_10' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_9' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net 'br_0_8' is connecting multiple ports. (UCN-1)
Warning: In the design mult_gen, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write -format verilog -hierarchy -out netlist/${design_name}_syn.v ;
Writing verilog file '/home/viterbi/01/kyletsen/EE577b/Project/cmp/netlist/alu_clk_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Writing Standard Delay Format (SDF) back-annotation file.
# This delay information can be used for post-synthesis simulation.
write_sdf netlist/${design_name}_syn.sdf;
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/viterbi/01/kyletsen/EE577b/Project/cmp/netlist/alu_clk_syn.sdf'. (WT-3)
1
write_sdc netlist/${design_name}_syn.sdc
1
#Design Ware
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_seq.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_seq.v
Presto compilation completed successfully.
1
elaborate DW_div_seq
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW_div_seq'.
1
1
dc_shell> exit

Thank you...

