#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 22 10:08:50 2024
# Process ID: 16604
# Current directory: D:/LAB/LAB05-refer/LAB05-refer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26436 D:\LAB\LAB05-refer\LAB05-refer\LAB05-refer.xpr
# Log file: D:/LAB/LAB05-refer/LAB05-refer/vivado.log
# Journal file: D:/LAB/LAB05-refer/LAB05-refer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2018.3/data/ip'.
add_files -norecurse D:/LAB/lab2/lab02/lab2_IP/lab2_IP/display.edif
add_files -norecurse D:/LAB/lab2/lab02/lab2_IP/lab2_IP/display.v
file mkdir D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/constrs_1
file mkdir D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/constrs_1/new
close [ open D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/constrs_1/new/lab05_xdc.xdc w ]
add_files -fileset constrs_1 D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/constrs_1/new/lab05_xdc.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 10:48:42 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 10:48:42 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 10:51:21 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 10:51:21 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 10:53:30 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 10:53:30 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/2102599A1823
set_property PROGRAM.FILE {D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/TOP.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/TOP.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.586 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'b' is not allowed [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/ZeroExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/ALUctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/PCupdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCupdate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/lab2/lab02/lab2_IP/lab2_IP/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9361c4a8af844f11953a646a9fac06bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sim_1/new/CPU_tb.v:11]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sim_1/new/CPU_tb.v:10]
ERROR: [VRFC 10-3180] cannot find port 'result' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v:186]
ERROR: [VRFC 10-3180] cannot find port 'b' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v:185]
ERROR: [VRFC 10-3180] cannot find port 'a' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v:184]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 11:14:12 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 11:14:12 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'DISPLAY/led_clk' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'DISPLAY/led_do' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'DISPLAY/seg_clk' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'DISPLAY/seg_do' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2788.367 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2788.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2923.223 ; gain = 1108.418
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/TOP.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2974.812 ; gain = 0.102
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed May 22 11:23:00 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/TOP.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2976.547 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 11:29:18 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 11:29:18 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 11:33:26 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 11:33:26 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 11:34:57 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 11:34:57 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 11:35:28 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 11:35:28 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 11:36:14 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 11:36:14 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/TOP.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2978.328 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 22 11:41:14 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 22 11:42:43 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May 22 11:43:31 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'DISPLAY/led_clk' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'DISPLAY/led_do' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'DISPLAY/seg_clk' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'DISPLAY/seg_do' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3066.559 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3066.559 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.699 ; gain = 281.371
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 11:45:58 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 11:50:33 2024] Launched synth_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/synth_1/runme.log
[Wed May 22 11:50:33 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'FOR-DIO-AND-HAR' and cannot be killed from host 'FOR-DIO-AND-HARUNO'

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 22 11:51:32 2024] Launched impl_1...
Run output will be captured here: D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 22 11:52:42 2024...
