 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 14:59:45 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk_p"
Clock Period                   : 40.00000       
Clock Tree root pin            : "clk_p"
Number of Levels               : 6
Number of Sinks                : 784
Number of CT Buffers           : 14
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 15
Total Area of CT Buffers       : 456.60162      
Total Area of CT cells         : 10056.60059    
Max Global Skew                : 0.03774   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.038
Longest path delay                1.994
Shortest path delay               1.957

The longest path delay end pin: SA_core_pe_2_0_Aij_o_reg_3_/CP
The shortest path delay end pin: SA_core_pe_2_0_Cij_o_reg_6_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.306            1  0.500     0.000     0.000     r
u_pad_clk/PAD                               2.306            1  0.500     0.079     0.079     r
u_pad_clk/C                                 0.025            1  0.200     1.317     1.396     r
CTSCKND12BWP7T_G2B4I1/I                     0.025            1  0.144     0.001     1.397     r
CTSCKND12BWP7T_G2B4I1/ZN                    0.085            1  0.115     0.098     1.495     f
CTSCKND3BWP7T_G2B3I1/I                      0.085            1  0.118     0.010     1.506     f
CTSCKND3BWP7T_G2B3I1/ZN                     0.156            2  0.134     0.101     1.606     r
CTSCKND10BWP7T_G2B2I2/I                     0.156            1  0.139     0.009     1.615     r
CTSCKND10BWP7T_G2B2I2/ZN                    0.375            6  0.155     0.116     1.731     f
CTSCKND12BWP7T_G2B1I5/I                     0.375            1  0.159     0.010     1.742     f
CTSCKND12BWP7T_G2B1I5/ZN                    0.526           98  0.387     0.236     1.978     r
SA_core_pe_2_0_Aij_o_reg_3_/CP              0.526            0  0.397     0.016     1.994     r
[clock delay]                                                                       1.994
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.306            1  0.500     0.000     0.000     r
u_pad_clk/PAD                               2.306            1  0.500     0.079     0.079     r
u_pad_clk/C                                 0.025            1  0.200     1.317     1.396     r
CTSCKND12BWP7T_G2B4I1/I                     0.025            1  0.144     0.001     1.397     r
CTSCKND12BWP7T_G2B4I1/ZN                    0.085            1  0.115     0.098     1.495     f
CTSCKND3BWP7T_G2B3I1/I                      0.085            1  0.118     0.010     1.506     f
CTSCKND3BWP7T_G2B3I1/ZN                     0.156            2  0.134     0.101     1.606     r
CTSCKND10BWP7T_G2B2I2/I                     0.156            1  0.139     0.009     1.615     r
CTSCKND10BWP7T_G2B2I2/ZN                    0.375            6  0.155     0.116     1.731     f
CTSCKND12BWP7T_G2B1I6/I                     0.375            1  0.162     0.016     1.748     f
CTSCKND12BWP7T_G2B1I6/ZN                    0.422           73  0.329     0.203     1.951     r
SA_core_pe_2_0_Cij_o_reg_6_/CP              0.422            0  0.333     0.006     1.957     r
[clock delay]                                                                       1.957
----------------------------------------------------------------------------------------------------

1
