<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
   <name preferredWidth="244" />
   <inputclock preferredWidth="110" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1940" height="2100" x="1900" y="0" />
 <generation path="system" block_symbol_file="1" greybox="1" simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
