# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_5_2.srcs/sources_1/new/lab_5_2.vhd" \
"../../../../project_5_2.srcs/sim_1/new/lab_5_2_TB.vhd" \

# Do not sort compile order
nosort
