#[doc = "Register `CLKEN0` reader"]
pub type R = crate::R<Clken0Spec>;
#[doc = "Register `CLKEN0` writer"]
pub type W = crate::W<Clken0Spec>;
#[doc = "Field `LDMA` reader - Enable Bus Clock"]
pub type LdmaR = crate::BitReader;
#[doc = "Field `LDMA` writer - Enable Bus Clock"]
pub type LdmaW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LDMAXBAR` reader - Enable Bus Clock"]
pub type LdmaxbarR = crate::BitReader;
#[doc = "Field `LDMAXBAR` writer - Enable Bus Clock"]
pub type LdmaxbarW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RADIOAES` reader - Enable Bus Clock"]
pub type RadioaesR = crate::BitReader;
#[doc = "Field `RADIOAES` writer - Enable Bus Clock"]
pub type RadioaesW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPCRC` reader - Enable Bus Clock"]
pub type GpcrcR = crate::BitReader;
#[doc = "Field `GPCRC` writer - Enable Bus Clock"]
pub type GpcrcW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER0` reader - Enable Bus Clock"]
pub type Timer0R = crate::BitReader;
#[doc = "Field `TIMER0` writer - Enable Bus Clock"]
pub type Timer0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER1` reader - Enable Bus Clock"]
pub type Timer1R = crate::BitReader;
#[doc = "Field `TIMER1` writer - Enable Bus Clock"]
pub type Timer1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER2` reader - Enable Bus Clock"]
pub type Timer2R = crate::BitReader;
#[doc = "Field `TIMER2` writer - Enable Bus Clock"]
pub type Timer2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER3` reader - Enable Bus Clock"]
pub type Timer3R = crate::BitReader;
#[doc = "Field `TIMER3` writer - Enable Bus Clock"]
pub type Timer3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER4` reader - Enable Bus Clock"]
pub type Timer4R = crate::BitReader;
#[doc = "Field `TIMER4` writer - Enable Bus Clock"]
pub type Timer4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `USART0` reader - Enable Bus Clock"]
pub type Usart0R = crate::BitReader;
#[doc = "Field `USART0` writer - Enable Bus Clock"]
pub type Usart0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IADC0` reader - Enable Bus Clock"]
pub type Iadc0R = crate::BitReader;
#[doc = "Field `IADC0` writer - Enable Bus Clock"]
pub type Iadc0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AMUXCP0` reader - Enable Bus Clock"]
pub type Amuxcp0R = crate::BitReader;
#[doc = "Field `AMUXCP0` writer - Enable Bus Clock"]
pub type Amuxcp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LETIMER0` reader - Enable Bus Clock"]
pub type Letimer0R = crate::BitReader;
#[doc = "Field `LETIMER0` writer - Enable Bus Clock"]
pub type Letimer0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `WDOG0` reader - Enable Bus Clock"]
pub type Wdog0R = crate::BitReader;
#[doc = "Field `WDOG0` writer - Enable Bus Clock"]
pub type Wdog0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `I2C0` reader - Enable Bus Clock"]
pub type I2c0R = crate::BitReader;
#[doc = "Field `I2C0` writer - Enable Bus Clock"]
pub type I2c0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `I2C1` reader - Enable Bus Clock"]
pub type I2c1R = crate::BitReader;
#[doc = "Field `I2C1` writer - Enable Bus Clock"]
pub type I2c1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SYSCFG` reader - Enable Bus Clock"]
pub type SyscfgR = crate::BitReader;
#[doc = "Field `SYSCFG` writer - Enable Bus Clock"]
pub type SyscfgW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DPLL0` reader - Enable Bus Clock"]
pub type Dpll0R = crate::BitReader;
#[doc = "Field `DPLL0` writer - Enable Bus Clock"]
pub type Dpll0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HFRCO0` reader - Enable Bus Clock"]
pub type Hfrco0R = crate::BitReader;
#[doc = "Field `HFRCO0` writer - Enable Bus Clock"]
pub type Hfrco0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HFRCOEM23` reader - Enable Bus Clock"]
pub type Hfrcoem23R = crate::BitReader;
#[doc = "Field `HFRCOEM23` writer - Enable Bus Clock"]
pub type Hfrcoem23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HFXO0` reader - Enable Bus Clock"]
pub type Hfxo0R = crate::BitReader;
#[doc = "Field `HFXO0` writer - Enable Bus Clock"]
pub type Hfxo0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FSRCO` reader - Enable Bus Clock"]
pub type FsrcoR = crate::BitReader;
#[doc = "Field `FSRCO` writer - Enable Bus Clock"]
pub type FsrcoW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LFRCO` reader - Enable Bus Clock"]
pub type LfrcoR = crate::BitReader;
#[doc = "Field `LFRCO` writer - Enable Bus Clock"]
pub type LfrcoW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LFXO` reader - Enable Bus Clock"]
pub type LfxoR = crate::BitReader;
#[doc = "Field `LFXO` writer - Enable Bus Clock"]
pub type LfxoW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ULFRCO` reader - Enable Bus Clock"]
pub type UlfrcoR = crate::BitReader;
#[doc = "Field `ULFRCO` writer - Enable Bus Clock"]
pub type UlfrcoW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LESENSE` reader - Enable Bus Clock"]
pub type LesenseR = crate::BitReader;
#[doc = "Field `LESENSE` writer - Enable Bus Clock"]
pub type LesenseW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `GPIO` reader - Enable Bus Clock"]
pub type GpioR = crate::BitReader;
#[doc = "Field `GPIO` writer - Enable Bus Clock"]
pub type GpioW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRS` reader - Enable Bus Clock"]
pub type PrsR = crate::BitReader;
#[doc = "Field `PRS` writer - Enable Bus Clock"]
pub type PrsW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BURAM` reader - Enable Bus Clock"]
pub type BuramR = crate::BitReader;
#[doc = "Field `BURAM` writer - Enable Bus Clock"]
pub type BuramW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BURTC` reader - Enable Bus Clock"]
pub type BurtcR = crate::BitReader;
#[doc = "Field `BURTC` writer - Enable Bus Clock"]
pub type BurtcW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SYSRTC0` reader - Enable Bus Clock"]
pub type Sysrtc0R = crate::BitReader;
#[doc = "Field `SYSRTC0` writer - Enable Bus Clock"]
pub type Sysrtc0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DCDC` reader - Enable Bus Clock"]
pub type DcdcR = crate::BitReader;
#[doc = "Field `DCDC` writer - Enable Bus Clock"]
pub type DcdcW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Enable Bus Clock"]
    #[inline(always)]
    pub fn ldma(&self) -> LdmaR {
        LdmaR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Enable Bus Clock"]
    #[inline(always)]
    pub fn ldmaxbar(&self) -> LdmaxbarR {
        LdmaxbarR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Enable Bus Clock"]
    #[inline(always)]
    pub fn radioaes(&self) -> RadioaesR {
        RadioaesR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Enable Bus Clock"]
    #[inline(always)]
    pub fn gpcrc(&self) -> GpcrcR {
        GpcrcR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer0(&self) -> Timer0R {
        Timer0R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer1(&self) -> Timer1R {
        Timer1R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer2(&self) -> Timer2R {
        Timer2R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer3(&self) -> Timer3R {
        Timer3R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer4(&self) -> Timer4R {
        Timer4R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Enable Bus Clock"]
    #[inline(always)]
    pub fn usart0(&self) -> Usart0R {
        Usart0R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Enable Bus Clock"]
    #[inline(always)]
    pub fn iadc0(&self) -> Iadc0R {
        Iadc0R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Enable Bus Clock"]
    #[inline(always)]
    pub fn amuxcp0(&self) -> Amuxcp0R {
        Amuxcp0R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Enable Bus Clock"]
    #[inline(always)]
    pub fn letimer0(&self) -> Letimer0R {
        Letimer0R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Enable Bus Clock"]
    #[inline(always)]
    pub fn wdog0(&self) -> Wdog0R {
        Wdog0R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Enable Bus Clock"]
    #[inline(always)]
    pub fn i2c0(&self) -> I2c0R {
        I2c0R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Enable Bus Clock"]
    #[inline(always)]
    pub fn i2c1(&self) -> I2c1R {
        I2c1R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Enable Bus Clock"]
    #[inline(always)]
    pub fn syscfg(&self) -> SyscfgR {
        SyscfgR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Enable Bus Clock"]
    #[inline(always)]
    pub fn dpll0(&self) -> Dpll0R {
        Dpll0R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Enable Bus Clock"]
    #[inline(always)]
    pub fn hfrco0(&self) -> Hfrco0R {
        Hfrco0R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Enable Bus Clock"]
    #[inline(always)]
    pub fn hfrcoem23(&self) -> Hfrcoem23R {
        Hfrcoem23R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Enable Bus Clock"]
    #[inline(always)]
    pub fn hfxo0(&self) -> Hfxo0R {
        Hfxo0R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Enable Bus Clock"]
    #[inline(always)]
    pub fn fsrco(&self) -> FsrcoR {
        FsrcoR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Enable Bus Clock"]
    #[inline(always)]
    pub fn lfrco(&self) -> LfrcoR {
        LfrcoR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Enable Bus Clock"]
    #[inline(always)]
    pub fn lfxo(&self) -> LfxoR {
        LfxoR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Enable Bus Clock"]
    #[inline(always)]
    pub fn ulfrco(&self) -> UlfrcoR {
        UlfrcoR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Enable Bus Clock"]
    #[inline(always)]
    pub fn lesense(&self) -> LesenseR {
        LesenseR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Enable Bus Clock"]
    #[inline(always)]
    pub fn gpio(&self) -> GpioR {
        GpioR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Enable Bus Clock"]
    #[inline(always)]
    pub fn prs(&self) -> PrsR {
        PrsR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Enable Bus Clock"]
    #[inline(always)]
    pub fn buram(&self) -> BuramR {
        BuramR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Enable Bus Clock"]
    #[inline(always)]
    pub fn burtc(&self) -> BurtcR {
        BurtcR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Enable Bus Clock"]
    #[inline(always)]
    pub fn sysrtc0(&self) -> Sysrtc0R {
        Sysrtc0R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Enable Bus Clock"]
    #[inline(always)]
    pub fn dcdc(&self) -> DcdcR {
        DcdcR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Enable Bus Clock"]
    #[inline(always)]
    pub fn ldma(&mut self) -> LdmaW<'_, Clken0Spec> {
        LdmaW::new(self, 0)
    }
    #[doc = "Bit 1 - Enable Bus Clock"]
    #[inline(always)]
    pub fn ldmaxbar(&mut self) -> LdmaxbarW<'_, Clken0Spec> {
        LdmaxbarW::new(self, 1)
    }
    #[doc = "Bit 2 - Enable Bus Clock"]
    #[inline(always)]
    pub fn radioaes(&mut self) -> RadioaesW<'_, Clken0Spec> {
        RadioaesW::new(self, 2)
    }
    #[doc = "Bit 3 - Enable Bus Clock"]
    #[inline(always)]
    pub fn gpcrc(&mut self) -> GpcrcW<'_, Clken0Spec> {
        GpcrcW::new(self, 3)
    }
    #[doc = "Bit 4 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer0(&mut self) -> Timer0W<'_, Clken0Spec> {
        Timer0W::new(self, 4)
    }
    #[doc = "Bit 5 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer1(&mut self) -> Timer1W<'_, Clken0Spec> {
        Timer1W::new(self, 5)
    }
    #[doc = "Bit 6 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer2(&mut self) -> Timer2W<'_, Clken0Spec> {
        Timer2W::new(self, 6)
    }
    #[doc = "Bit 7 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer3(&mut self) -> Timer3W<'_, Clken0Spec> {
        Timer3W::new(self, 7)
    }
    #[doc = "Bit 8 - Enable Bus Clock"]
    #[inline(always)]
    pub fn timer4(&mut self) -> Timer4W<'_, Clken0Spec> {
        Timer4W::new(self, 8)
    }
    #[doc = "Bit 9 - Enable Bus Clock"]
    #[inline(always)]
    pub fn usart0(&mut self) -> Usart0W<'_, Clken0Spec> {
        Usart0W::new(self, 9)
    }
    #[doc = "Bit 10 - Enable Bus Clock"]
    #[inline(always)]
    pub fn iadc0(&mut self) -> Iadc0W<'_, Clken0Spec> {
        Iadc0W::new(self, 10)
    }
    #[doc = "Bit 11 - Enable Bus Clock"]
    #[inline(always)]
    pub fn amuxcp0(&mut self) -> Amuxcp0W<'_, Clken0Spec> {
        Amuxcp0W::new(self, 11)
    }
    #[doc = "Bit 12 - Enable Bus Clock"]
    #[inline(always)]
    pub fn letimer0(&mut self) -> Letimer0W<'_, Clken0Spec> {
        Letimer0W::new(self, 12)
    }
    #[doc = "Bit 13 - Enable Bus Clock"]
    #[inline(always)]
    pub fn wdog0(&mut self) -> Wdog0W<'_, Clken0Spec> {
        Wdog0W::new(self, 13)
    }
    #[doc = "Bit 14 - Enable Bus Clock"]
    #[inline(always)]
    pub fn i2c0(&mut self) -> I2c0W<'_, Clken0Spec> {
        I2c0W::new(self, 14)
    }
    #[doc = "Bit 15 - Enable Bus Clock"]
    #[inline(always)]
    pub fn i2c1(&mut self) -> I2c1W<'_, Clken0Spec> {
        I2c1W::new(self, 15)
    }
    #[doc = "Bit 16 - Enable Bus Clock"]
    #[inline(always)]
    pub fn syscfg(&mut self) -> SyscfgW<'_, Clken0Spec> {
        SyscfgW::new(self, 16)
    }
    #[doc = "Bit 17 - Enable Bus Clock"]
    #[inline(always)]
    pub fn dpll0(&mut self) -> Dpll0W<'_, Clken0Spec> {
        Dpll0W::new(self, 17)
    }
    #[doc = "Bit 18 - Enable Bus Clock"]
    #[inline(always)]
    pub fn hfrco0(&mut self) -> Hfrco0W<'_, Clken0Spec> {
        Hfrco0W::new(self, 18)
    }
    #[doc = "Bit 19 - Enable Bus Clock"]
    #[inline(always)]
    pub fn hfrcoem23(&mut self) -> Hfrcoem23W<'_, Clken0Spec> {
        Hfrcoem23W::new(self, 19)
    }
    #[doc = "Bit 20 - Enable Bus Clock"]
    #[inline(always)]
    pub fn hfxo0(&mut self) -> Hfxo0W<'_, Clken0Spec> {
        Hfxo0W::new(self, 20)
    }
    #[doc = "Bit 21 - Enable Bus Clock"]
    #[inline(always)]
    pub fn fsrco(&mut self) -> FsrcoW<'_, Clken0Spec> {
        FsrcoW::new(self, 21)
    }
    #[doc = "Bit 22 - Enable Bus Clock"]
    #[inline(always)]
    pub fn lfrco(&mut self) -> LfrcoW<'_, Clken0Spec> {
        LfrcoW::new(self, 22)
    }
    #[doc = "Bit 23 - Enable Bus Clock"]
    #[inline(always)]
    pub fn lfxo(&mut self) -> LfxoW<'_, Clken0Spec> {
        LfxoW::new(self, 23)
    }
    #[doc = "Bit 24 - Enable Bus Clock"]
    #[inline(always)]
    pub fn ulfrco(&mut self) -> UlfrcoW<'_, Clken0Spec> {
        UlfrcoW::new(self, 24)
    }
    #[doc = "Bit 25 - Enable Bus Clock"]
    #[inline(always)]
    pub fn lesense(&mut self) -> LesenseW<'_, Clken0Spec> {
        LesenseW::new(self, 25)
    }
    #[doc = "Bit 26 - Enable Bus Clock"]
    #[inline(always)]
    pub fn gpio(&mut self) -> GpioW<'_, Clken0Spec> {
        GpioW::new(self, 26)
    }
    #[doc = "Bit 27 - Enable Bus Clock"]
    #[inline(always)]
    pub fn prs(&mut self) -> PrsW<'_, Clken0Spec> {
        PrsW::new(self, 27)
    }
    #[doc = "Bit 28 - Enable Bus Clock"]
    #[inline(always)]
    pub fn buram(&mut self) -> BuramW<'_, Clken0Spec> {
        BuramW::new(self, 28)
    }
    #[doc = "Bit 29 - Enable Bus Clock"]
    #[inline(always)]
    pub fn burtc(&mut self) -> BurtcW<'_, Clken0Spec> {
        BurtcW::new(self, 29)
    }
    #[doc = "Bit 30 - Enable Bus Clock"]
    #[inline(always)]
    pub fn sysrtc0(&mut self) -> Sysrtc0W<'_, Clken0Spec> {
        Sysrtc0W::new(self, 30)
    }
    #[doc = "Bit 31 - Enable Bus Clock"]
    #[inline(always)]
    pub fn dcdc(&mut self) -> DcdcW<'_, Clken0Spec> {
        DcdcW::new(self, 31)
    }
}
#[doc = "No Description\n\nYou can [`read`](crate::Reg::read) this register and get [`clken0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`clken0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Clken0Spec;
impl crate::RegisterSpec for Clken0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`clken0::R`](R) reader structure"]
impl crate::Readable for Clken0Spec {}
#[doc = "`write(|w| ..)` method takes [`clken0::W`](W) writer structure"]
impl crate::Writable for Clken0Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets CLKEN0 to value 0"]
impl crate::Resettable for Clken0Spec {}
