{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732062900031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 09:34:59 2024 " "Processing started: Wed Nov 20 09:34:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732062900032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732062900032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --do_report_timing --model=slow --temperature=85 --voltage=1100 risc16b_top " "Command: quartus_sta --do_report_timing --model=slow --temperature=85 --voltage=1100 risc16b_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732062900032 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732062900065 ""}
{ "Info" "0" "" "Using timing model slow" {  } {  } 0 0 "Using timing model slow" 0 0 "Timing Analyzer" 0 0 1732062900066 ""}
{ "Info" "0" "" "Using operating voltage 1100" {  } {  } 0 0 "Using operating voltage 1100" 0 0 "Timing Analyzer" 0 0 1732062900066 ""}
{ "Info" "0" "" "Using operating temperature 85" {  } {  } 0 0 "Using operating temperature 85" 0 0 "Timing Analyzer" 0 0 1732062900066 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1732062900544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.1V " "Core supply voltage is 1.1V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732062900545 ""}
{ "Info" "ISTA_SDC_FOUND" "risc16b_top.sdc " "Reading SDC File: 'risc16b_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732062901007 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901310 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732062901312 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732062901381 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732062901381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.346 " "Worst-case setup slack is -6.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.346              -6.346 vclk  " "   -6.346              -6.346 vclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217             -75.119 processor_clk  " "   -2.217             -75.119 processor_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 sys_clk  " "    0.669               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   72.783               0.000 clk_div16  " "   72.783               0.000 clk_div16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732062901386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.430 " "Worst-case hold slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 sys_clk  " "    0.430               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 clk_div16  " "    0.525               0.000 clk_div16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 processor_clk  " "    0.525               0.000 processor_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.709               0.000 vclk  " "    8.709               0.000 vclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732062901397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732062901401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732062901405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.442 " "Worst-case minimum pulse width slack is 1.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442               0.000 sys_clk  " "    1.442               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 processor_clk  " "    1.569               0.000 processor_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.069               0.000 clk_div16  " "   39.069               0.000 clk_div16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732062901410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732062901410 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732062901425 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901425 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.346 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.346" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vclk\}\] " "-to_clock \[get_clocks \{vclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901432 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -6.346 (VIOLATED) " "Path #1: Setup slack is -6.346 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[0\] " "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UART_TX " "To Node      : UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vclk " "Latch Clock  : vclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.445      4.445  R        clock network delay " "     4.445      4.445  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.445      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[0\] " "     4.445      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.445      0.000 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|temp\[0\]\|q " "     4.445      0.000 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|temp\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.703      0.258 FF    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|datae " "     4.703      0.258 FF    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.923      0.220 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|combout " "     4.923      0.220 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.324      3.401 FF    IC  UART_TX~output\|i " "     8.324      3.401 FF    IC  UART_TX~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.206      2.882 FF  CELL  UART_TX~output\|o " "    11.206      2.882 FF  CELL  UART_TX~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.206      0.000 FF  CELL  UART_TX " "    11.206      0.000 FF  CELL  UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000  R        clock network delay " "     5.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.860     -0.140           clock uncertainty " "     4.860     -0.140           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.860      0.000  F  oExt  UART_TX " "     4.860      0.000  F  oExt  UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.206 " "Data Arrival Time  :    11.206" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.860 " "Data Required Time :     4.860" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -6.346 (VIOLATED) " "Slack              :    -6.346 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901432 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901432 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.217 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.217" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{processor_clk\}\] " "-to_clock \[get_clocks \{processor_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901435 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901435 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.217 (VIOLATED) " "Path #1: Setup slack is -2.217 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : risc16b:risc16b_inst\|id_ir\[15\] " "From Node    : risc16b:risc16b_inst\|id_ir\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : risc16b:risc16b_inst\|ex_result_reg\[1\] " "To Node      : risc16b:risc16b_inst\|ex_result_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : processor_clk " "Launch Clock : processor_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : processor_clk " "Latch Clock  : processor_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.863      6.863  R        clock network delay " "     6.863      6.863  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.863      0.000     uTco  risc16b:risc16b_inst\|id_ir\[15\] " "     6.863      0.000     uTco  risc16b:risc16b_inst\|id_ir\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.863      0.000 FF  CELL  risc16b_inst\|id_ir\[15\]\|q " "     6.863      0.000 FF  CELL  risc16b_inst\|id_ir\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.757      0.894 FF    IC  risc16b_inst\|alu_op\[2\]~0\|datab " "     7.757      0.894 FF    IC  risc16b_inst\|alu_op\[2\]~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.325      0.568 FF  CELL  risc16b_inst\|alu_op\[2\]~0\|combout " "     8.325      0.568 FF  CELL  risc16b_inst\|alu_op\[2\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.449      1.124 FF    IC  risc16b_inst\|ex_result_in\[6\]~2\|dataf " "     9.449      1.124 FF    IC  risc16b_inst\|ex_result_in\[6\]~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.533      0.084 FF  CELL  risc16b_inst\|ex_result_in\[6\]~2\|combout " "     9.533      0.084 FF  CELL  risc16b_inst\|ex_result_in\[6\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.581      1.048 FF    IC  risc16b_inst\|ex_result_in\[1\]~5\|datac " "    10.581      1.048 FF    IC  risc16b_inst\|ex_result_in\[1\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.096      0.515 FF  CELL  risc16b_inst\|ex_result_in\[1\]~5\|combout " "    11.096      0.515 FF  CELL  risc16b_inst\|ex_result_in\[1\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.302      0.206 FF    IC  risc16b_inst\|ex_result_in\[1\]~9\|dataa " "    11.302      0.206 FF    IC  risc16b_inst\|ex_result_in\[1\]~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.870      0.568 FF  CELL  risc16b_inst\|ex_result_in\[1\]~9\|combout " "    11.870      0.568 FF  CELL  risc16b_inst\|ex_result_in\[1\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.424      0.554 FF    IC  risc16b_inst\|ex_result_reg\[1\]\|asdata " "    12.424      0.554 FF    IC  risc16b_inst\|ex_result_reg\[1\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.043      0.619 FF  CELL  risc16b:risc16b_inst\|ex_result_reg\[1\] " "    13.043      0.619 FF  CELL  risc16b:risc16b_inst\|ex_result_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.574      5.574  R        clock network delay " "    10.574      5.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.216      0.642           clock pessimism removed " "    11.216      0.642           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.826     -0.390           clock uncertainty " "    10.826     -0.390           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.826      0.000     uTsu  risc16b:risc16b_inst\|ex_result_reg\[1\] " "    10.826      0.000     uTsu  risc16b:risc16b_inst\|ex_result_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.043 " "Data Arrival Time  :    13.043" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.826 " "Data Required Time :    10.826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.217 (VIOLATED) " "Slack              :    -2.217 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.669 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.669" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901438 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.669  " "Path #1: Setup slack is 0.669 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|ep_r_addr\[2\] " "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|ep_r_addr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : uart_reg_file:uart_reg_file_0\|ep_r_data\[0\] " "To Node      : uart_reg_file:uart_reg_file_0\|ep_r_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.487      4.487  R        clock network delay " "     4.487      4.487  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.487      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|ep_r_addr\[2\] " "     4.487      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|ep_r_addr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.487      0.000 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|ep_r_addr\[2\]\|q " "     4.487      0.000 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|ep_r_addr\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.827      0.340 RR    IC  uart_reg_file_0\|always3~0\|datac " "     4.827      0.340 RR    IC  uart_reg_file_0\|always3~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.304      0.477 RF  CELL  uart_reg_file_0\|always3~0\|combout " "     5.304      0.477 RF  CELL  uart_reg_file_0\|always3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.280      0.976 FF    IC  uart_reg_file_0\|ep_r_data~1\|datad " "     6.280      0.976 FF    IC  uart_reg_file_0\|ep_r_data~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.794      0.514 FF  CELL  uart_reg_file_0\|ep_r_data~1\|combout " "     6.794      0.514 FF  CELL  uart_reg_file_0\|ep_r_data~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.628      0.834 FF    IC  uart_reg_file_0\|ep_r_data~4\|datad " "     7.628      0.834 FF    IC  uart_reg_file_0\|ep_r_data~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.138      0.510 FF  CELL  uart_reg_file_0\|ep_r_data~4\|combout " "     8.138      0.510 FF  CELL  uart_reg_file_0\|ep_r_data~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.138      0.000 FF    IC  uart_reg_file_0\|ep_r_data\[0\]\|d " "     8.138      0.000 FF    IC  uart_reg_file_0\|ep_r_data\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.398      0.260 FF  CELL  uart_reg_file:uart_reg_file_0\|ep_r_data\[0\] " "     8.398      0.260 FF  CELL  uart_reg_file:uart_reg_file_0\|ep_r_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.096      4.096  R        clock network delay " "     9.096      4.096  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.347      0.251           clock pessimism removed " "     9.347      0.251           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.067     -0.280           clock uncertainty " "     9.067     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.067      0.000     uTsu  uart_reg_file:uart_reg_file_0\|ep_r_data\[0\] " "     9.067      0.000     uTsu  uart_reg_file:uart_reg_file_0\|ep_r_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.398 " "Data Arrival Time  :     8.398" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.067 " "Data Required Time :     9.067" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.669  " "Slack              :     0.669 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901438 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901438 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 72.783 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 72.783" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_div16\}\] " "-to_clock \[get_clocks \{clk_div16\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 72.783  " "Path #1: Setup slack is 72.783 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : risc16b:risc16b_inst\|id_ir\[15\] " "From Node    : risc16b:risc16b_inst\|id_ir\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : risc16b:risc16b_inst\|ex_result_reg\[1\] " "To Node      : risc16b:risc16b_inst\|ex_result_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_div16 " "Launch Clock : clk_div16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_div16 " "Latch Clock  : clk_div16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.863      6.863  R        clock network delay " "     6.863      6.863  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.863      0.000     uTco  risc16b:risc16b_inst\|id_ir\[15\] " "     6.863      0.000     uTco  risc16b:risc16b_inst\|id_ir\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.863      0.000 FF  CELL  risc16b_inst\|id_ir\[15\]\|q " "     6.863      0.000 FF  CELL  risc16b_inst\|id_ir\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.757      0.894 FF    IC  risc16b_inst\|alu_op\[2\]~0\|datab " "     7.757      0.894 FF    IC  risc16b_inst\|alu_op\[2\]~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.325      0.568 FF  CELL  risc16b_inst\|alu_op\[2\]~0\|combout " "     8.325      0.568 FF  CELL  risc16b_inst\|alu_op\[2\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.449      1.124 FF    IC  risc16b_inst\|ex_result_in\[6\]~2\|dataf " "     9.449      1.124 FF    IC  risc16b_inst\|ex_result_in\[6\]~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.533      0.084 FF  CELL  risc16b_inst\|ex_result_in\[6\]~2\|combout " "     9.533      0.084 FF  CELL  risc16b_inst\|ex_result_in\[6\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.581      1.048 FF    IC  risc16b_inst\|ex_result_in\[1\]~5\|datac " "    10.581      1.048 FF    IC  risc16b_inst\|ex_result_in\[1\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.096      0.515 FF  CELL  risc16b_inst\|ex_result_in\[1\]~5\|combout " "    11.096      0.515 FF  CELL  risc16b_inst\|ex_result_in\[1\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.302      0.206 FF    IC  risc16b_inst\|ex_result_in\[1\]~9\|dataa " "    11.302      0.206 FF    IC  risc16b_inst\|ex_result_in\[1\]~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.870      0.568 FF  CELL  risc16b_inst\|ex_result_in\[1\]~9\|combout " "    11.870      0.568 FF  CELL  risc16b_inst\|ex_result_in\[1\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.424      0.554 FF    IC  risc16b_inst\|ex_result_reg\[1\]\|asdata " "    12.424      0.554 FF    IC  risc16b_inst\|ex_result_reg\[1\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.043      0.619 FF  CELL  risc16b:risc16b_inst\|ex_result_reg\[1\] " "    13.043      0.619 FF  CELL  risc16b:risc16b_inst\|ex_result_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    85.574      5.574  R        clock network delay " "    85.574      5.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    86.216      0.642           clock pessimism removed " "    86.216      0.642           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    85.826     -0.390           clock uncertainty " "    85.826     -0.390           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    85.826      0.000     uTsu  risc16b:risc16b_inst\|ex_result_reg\[1\] " "    85.826      0.000     uTsu  risc16b:risc16b_inst\|ex_result_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.043 " "Data Arrival Time  :    13.043" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    85.826 " "Data Required Time :    85.826" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    72.783  " "Slack              :    72.783 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.430 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.430" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sys_clk\}\] " "-to_clock \[get_clocks \{sys_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.430  " "Path #1: Hold slack is 0.430 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[5\] " "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[4\] " "To Node      : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sys_clk " "Latch Clock  : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.078      4.078  R        clock network delay " "     4.078      4.078  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.078      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[5\] " "     4.078      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.078      0.000 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|temp\[5\]\|q " "     4.078      0.000 RR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|temp\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.338      0.260 RR    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|temp\[4\]\|asdata " "     4.338      0.260 RR    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|temp\[4\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.621      0.283 RR  CELL  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[4\] " "     4.621      0.283 RR  CELL  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.465      4.465  R        clock network delay " "     4.465      4.465  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.191     -0.274           clock pessimism removed " "     4.191     -0.274           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.191      0.000           clock uncertainty " "     4.191      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.191      0.000      uTh  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[4\] " "     4.191      0.000      uTh  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|temp\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.621 " "Data Arrival Time  :     4.621" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.191 " "Data Required Time :     4.191" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.430  " "Slack              :     0.430 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.525 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.525" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_div16\}\] " "-to_clock \[get_clocks \{clk_div16\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901447 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.525  " "Path #1: Hold slack is 0.525 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : risc16b:risc16b_inst\|if_pc\[12\] " "From Node    : risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : risc16b:risc16b_inst\|if_pc\[12\] " "To Node      : risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_div16 " "Launch Clock : clk_div16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_div16 " "Latch Clock  : clk_div16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      5.803  R        clock network delay " "     5.803      5.803  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      0.000     uTco  risc16b:risc16b_inst\|if_pc\[12\] " "     5.803      0.000     uTco  risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      0.000 FF  CELL  risc16b_inst\|if_pc\[12\]\|q " "     5.803      0.000 FF  CELL  risc16b_inst\|if_pc\[12\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.007      0.204 FF    IC  risc16b_inst\|Add0~45\|dataa " "     6.007      0.204 FF    IC  risc16b_inst\|Add0~45\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.442      0.435 FF  CELL  risc16b_inst\|Add0~45\|sumout " "     6.442      0.435 FF  CELL  risc16b_inst\|Add0~45\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.442      0.000 FF    IC  risc16b_inst\|if_pc\[12\]\|d " "     6.442      0.000 FF    IC  risc16b_inst\|if_pc\[12\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.512      0.070 FF  CELL  risc16b:risc16b_inst\|if_pc\[12\] " "     6.512      0.070 FF  CELL  risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.730      6.730  R        clock network delay " "     6.730      6.730  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.987     -0.743           clock pessimism removed " "     5.987     -0.743           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.987      0.000           clock uncertainty " "     5.987      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.987      0.000      uTh  risc16b:risc16b_inst\|if_pc\[12\] " "     5.987      0.000      uTh  risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.512 " "Data Arrival Time  :     6.512" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.987 " "Data Required Time :     5.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.525  " "Slack              :     0.525 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901447 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901447 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.525 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.525" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{processor_clk\}\] " "-to_clock \[get_clocks \{processor_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901450 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.525  " "Path #1: Hold slack is 0.525 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : risc16b:risc16b_inst\|if_pc\[12\] " "From Node    : risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : risc16b:risc16b_inst\|if_pc\[12\] " "To Node      : risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : processor_clk " "Launch Clock : processor_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : processor_clk " "Latch Clock  : processor_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      5.803  R        clock network delay " "     5.803      5.803  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      0.000     uTco  risc16b:risc16b_inst\|if_pc\[12\] " "     5.803      0.000     uTco  risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      0.000 FF  CELL  risc16b_inst\|if_pc\[12\]\|q " "     5.803      0.000 FF  CELL  risc16b_inst\|if_pc\[12\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.007      0.204 FF    IC  risc16b_inst\|Add0~45\|dataa " "     6.007      0.204 FF    IC  risc16b_inst\|Add0~45\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.442      0.435 FF  CELL  risc16b_inst\|Add0~45\|sumout " "     6.442      0.435 FF  CELL  risc16b_inst\|Add0~45\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.442      0.000 FF    IC  risc16b_inst\|if_pc\[12\]\|d " "     6.442      0.000 FF    IC  risc16b_inst\|if_pc\[12\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.512      0.070 FF  CELL  risc16b:risc16b_inst\|if_pc\[12\] " "     6.512      0.070 FF  CELL  risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.730      6.730  R        clock network delay " "     6.730      6.730  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.987     -0.743           clock pessimism removed " "     5.987     -0.743           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.987      0.000           clock uncertainty " "     5.987      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.987      0.000      uTh  risc16b:risc16b_inst\|if_pc\[12\] " "     5.987      0.000      uTh  risc16b:risc16b_inst\|if_pc\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.512 " "Data Arrival Time  :     6.512" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.987 " "Data Required Time :     5.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.525  " "Slack              :     0.525 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901450 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901450 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 8.709 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 8.709" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vclk\}\] " "-to_clock \[get_clocks \{vclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901451 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 8.709  " "Path #1: Hold slack is 8.709 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_IDLE " "From Node    : uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : UART_TX " "To Node      : UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sys_clk " "Launch Clock : sys_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vclk " "Latch Clock  : vclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.072      4.072  R        clock network delay " "     4.072      4.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.072      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_IDLE " "     4.072      0.000     uTco  uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\|state.STATE_IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.072      0.000 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state.STATE_IDLE\|q " "     4.072      0.000 FF  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|state.STATE_IDLE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.287      0.215 FF    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|dataf " "     4.287      0.215 FF    IC  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.346      0.059 FR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|combout " "     4.346      0.059 FR  CELL  uart_reg_file_0\|rs232c_endpoint_0\|rs232c_tx_0\|txd~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.100      1.754 RR    IC  UART_TX~output\|i " "     6.100      1.754 RR    IC  UART_TX~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.849      2.749 RR  CELL  UART_TX~output\|o " "     8.849      2.749 RR  CELL  UART_TX~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.849      0.000 RR  CELL  UART_TX " "     8.849      0.000 RR  CELL  UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.140      0.140           clock uncertainty " "     0.140      0.140           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.140      0.000  R  oExt  UART_TX " "     0.140      0.000  R  oExt  UART_TX" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.849 " "Data Arrival Time  :     8.849" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.140 " "Data Required Time :     0.140" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.709  " "Slack              :     8.709 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732062901451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732062901451 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732062901903 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732062901904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732062901974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 09:35:01 2024 " "Processing ended: Wed Nov 20 09:35:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732062901974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732062901974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732062901974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732062901974 ""}
