@string{el       = "Electronics Letters"}
@string{ieeetit  = "IEEE Transactions on Information Theory"}
@string{mc       = "Mathematics of Computation"}
@string{kap      = "Kluwer Academic Publishers, Boston, MA"}
@string{sv       = "Springer, Berlin, Germany"}
@string{ieicetf  = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"}


@inproceedings {180212,
author = {Taesoo Kim and Marcus Peinado and Gloria Mainar-Ruiz},
title = {STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud},
booktitle = {Presented as part of the 21st USENIX Security Symposium (USENIX Security 12)},
year = {2012},
isbn = {978-931971-95-9},
address = {Bellevue, WA},
pages = {189--204},
url = {https://www.usenix.org/conference/usenixsecurity12/technical-sessions/presentation/kim},
publisher = {USENIX},
}

@inproceedings{wang2007new,
  title={New cache designs for thwarting software cache-based side channel attacks},
  author={Wang, Zhenghong and Lee, Ruby B},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={35},
  number={2},
  pages={494--505},
  year={2007},
  organization={ACM}
}

@inproceedings {184415,
author = {Yuval Yarom and Katrina Falkner},
title = {FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack},
booktitle = {23rd USENIX Security Symposium (USENIX Security 14)},
year = {2014},
month = Aug,
isbn = {978-1-931971-15-7},
address = {San Diego, CA},
pages = {719--732},
url = {https://www.usenix.org/conference/usenixsecurity14/technical-sessions/presentation/yarom},
publisher = {USENIX Association},
}

@inproceedings{frenzel2010arm,
  title={Arm trustzone as a virtualization technique in embedded systems},
  author={Frenzel, Torsten and Lackorzynski, Adam and Warg, Alexander and H{\"a}rtig, Hermann},
  booktitle={Proceedings of Twelfth Real-Time Linux Workshop, Nairobi, Kenya},
  year={2010}
}

@misc{bernstein2005cache,
  title={Cache-timing attacks on AES},
  author={Bernstein, Daniel J},
  year={2005}
}

@article{aciccmez2006trace,
  title={Trace-driven cache attacks on AES},
  author={Aci{\c{c}}mez, Onur and Ko{\c{c}}, {\c{C}}etin Kaya},
  year={2006},
  publisher={Citeseer}
}

@article{banescu2011cache,
  title={Cache Timing Attacks},
  author={Banescu, Sebastian},
  year={2011}
}

@article{tse1998cpu,
  title={CPU cache prefetching: Timing evaluation of hardware implementations},
  author={Tse, John and Smith, Alan Jay},
  journal={Computers, IEEE Transactions on},
  volume={47},
  number={5},
  pages={509--526},
  year={1998},
  publisher={IEEE}
}


@inproceedings{sc2015lastlevel,
  title={Last Level Cache Side-Channel Attacks are Practical},
  author={Liu,Yarom,Ge,Heiser,Lee},
  booktitle={2015 IEEE Symposium on Security and Privacy},
  year={2015}
}

@inproceedings{ir2015aes,
  title={A Shared Cache Attack that Defies VM Sandboxing},
  author={Irazoqui,Eisenbarth,Sunar},
  booktitle={2015 IEEE Symposium on Security and Privacy},
  year={2015}
}

@inproceedings{crane2015thwarting,
  title={Thwarting cache side-channel attacks through dynamic software diversity},
  author={Crane, Stephen and Homescu, Andrei and Brunthaler, Stefan and Larsen, Per and Franz, Michael},
  booktitle={Network And Distributed System Security Symposium, NDSS},
  volume={15},
  year={2015}
}


@misc{intelhype,
  title={{Intel Hyperthreading}},
  author={Intel},
  howpublished={\url{http://www.intel.com/content/www/us/en/architecture-and-technology/hyper-threading/hyper-threading-technology.html}}
}
