vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/rom_128x8_sync.vhd
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/Waveform.vwf
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/Waveform1.vwf
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/db/rom_128x8_sync.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/db/altsyncram_2e11.tdf
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/db/rom_128x8_sync.rom_128x8_sync0.rtl.mif
design_name = rom_128x8_sync
instance = comp, \data_out[0]~output , data_out[0]~output, rom_128x8_sync, 1
instance = comp, \data_out[1]~output , data_out[1]~output, rom_128x8_sync, 1
instance = comp, \data_out[2]~output , data_out[2]~output, rom_128x8_sync, 1
instance = comp, \data_out[3]~output , data_out[3]~output, rom_128x8_sync, 1
instance = comp, \data_out[4]~output , data_out[4]~output, rom_128x8_sync, 1
instance = comp, \data_out[5]~output , data_out[5]~output, rom_128x8_sync, 1
instance = comp, \data_out[6]~output , data_out[6]~output, rom_128x8_sync, 1
instance = comp, \data_out[7]~output , data_out[7]~output, rom_128x8_sync, 1
instance = comp, \clock~input , clock~input, rom_128x8_sync, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, rom_128x8_sync, 1
instance = comp, \address[7]~input , address[7]~input, rom_128x8_sync, 1
instance = comp, \address[0]~input , address[0]~input, rom_128x8_sync, 1
instance = comp, \address[1]~input , address[1]~input, rom_128x8_sync, 1
instance = comp, \address[2]~input , address[2]~input, rom_128x8_sync, 1
instance = comp, \address[3]~input , address[3]~input, rom_128x8_sync, 1
instance = comp, \address[4]~input , address[4]~input, rom_128x8_sync, 1
instance = comp, \address[5]~input , address[5]~input, rom_128x8_sync, 1
instance = comp, \address[6]~input , address[6]~input, rom_128x8_sync, 1
instance = comp, \Mux7_rtl_0|auto_generated|ram_block1a0 , Mux7_rtl_0|auto_generated|ram_block1a0, rom_128x8_sync, 1
