Good. Weâ€™ll do this **slow, minimal, and 100% inâ€‘scope**.

No DUT change
No protocol
No wr/rd signals
No RTL FIFO
Only **Levelâ€‘2 checking mechanics**

---

# Dayâ€‘43.5 â€” Levelâ€‘2

## Minimal Bug Injection that **FALSEâ€‘PASSES**

### ğŸ”’ Baseline reminder (do not skip)

**Levelâ€‘2 architecture (frozen):**

```
Predictor  â”€â”€â–º uvm_tlm_analysis_fifo (expected)
Monitor    â”€â”€â–º queue[$]              (actual)
Scoreboard â”€â”€â–º get() vs pop_front()
```

Comparison rule (this is the weakness):

> Compare **first available expected**
> with **first available actual**

No IDs
No cycle alignment
No phase alignment

---

## ğŸ¯ Goal of this exercise

Show **ONE bug** that:

* Is **real**
* Would be **catastrophic in silicon**
* **Still PASSES** Levelâ€‘2
* Requires **no DUT modification**

This proves **why Levelâ€‘2 is unsafe by design**.

---

## ğŸ”´ The Bug We Inject (Minimal & Legal)

### Bug type: **Silent drop of ONE actual transaction**

We inject the bug **in the scoreboard input path**, not DUT.

### Why this bug is perfect

* Very realistic (monitor glitch, analysis connection issue)
* Common in real benches
* Levelâ€‘2 **cannot detect it**
* Levelâ€‘3 **will detect it**

---

## ğŸ§ª Exact Bug Injection

### Original (correct) code â€” Levelâ€‘2

```systemverilog
function void write_actual(my_txn t);
  act_q.push_back(t);
endfunction
```

---

### ğŸ”´ Bugâ€‘injected version (DROP ONE ITEM)

```systemverilog
int drop_once = 1;

function void write_actual(my_txn t);
  if (drop_once) begin
    drop_once = 0;
    `uvm_warning("BUG", "Dropping one ACTUAL transaction")
    return; // âŒ silent loss
  end
  act_q.push_back(t);
endfunction
```

Thatâ€™s it.
**One line of damage.**

---

## ğŸ§  What ACTUALLY happens (stepâ€‘byâ€‘step)

Assume data stream:

```
Expected stream: A, B, C, D
Actual stream:   A, B, C, D
```

Now inject the drop.

### After bug:

```
Expected FIFO: A, B, C, D
Actual queue:  A, C, D
               â†‘
           B is LOST
```

---

## ğŸ” How Levelâ€‘2 compares

Scoreboard logic:

```systemverilog
exp = exp_fifo.get();
act = act_q.pop_front();
compare(exp, act);
```

### Comparison sequence:

| Step | Expected | Actual | Result        |
| ---- | -------- | ------ | ------------- |
| 1    | A        | A      | MATCH         |
| 2    | B        | C      | âŒ SHOULD FAIL |
| 3    | C        | D      | âŒ SHOULD FAIL |

### â— But here is the trap

Most Levelâ€‘2 benches:

* Stop when **expected count exhausted**
* Or rely on **expected-driven completion**
* Or never check **extra / missing actuals**

So what happens in practice:

```
MATCH
MATCH
MATCH
TEST PASSED
```

âš ï¸ **One transaction vanished.**
âš ï¸ **No failure.**
âš ï¸ **False PASS.**

---

## ğŸ§¨ Why Levelâ€‘2 CANNOT catch this

Because Levelâ€‘2 **assumes**:

* â€œIf something arrives eventually, itâ€™s fineâ€
* â€œOrder is enoughâ€
* â€œCount mismatches are somebody elseâ€™s problemâ€

### Structural limitations (not a mistake):

| Missing capability   | Why it matters               |
| -------------------- | ---------------------------- |
| No count symmetry    | Extra/missing items ignored  |
| No transaction ID    | Cannot detect shift          |
| No phase ownership   | Late/early indistinguishable |
| Queue on actual side | No blocking guarantee        |

This is **exactly why Levelâ€‘3 exists**.

---

## â— Very important clarification

This failure has **NOTHING** to do with:

âŒ FIFO DUT
âŒ wr/rd signals
âŒ protocol
âŒ timing

It is purely a **checking architecture failure**.

---

## ğŸ§  What this teaches (this is the lesson)

> **â€œFirstâ€‘available vs firstâ€‘availableâ€ comparison is unsafe**

Even with:

* Correct monitor
* Correct predictor
* Correct DUT

---

## ğŸ”’ Status after this exercise

âœ… You have a **proven Levelâ€‘2 falseâ€‘pass**
âœ… You now understand **why queues are dangerous**
âœ… You did NOT violate scope
âœ… You did NOT change DUT

---

## ğŸš¦ What is NEXT (only one logical step)

### Levelâ€‘3: FIFO â€“ FIFO

Why?

Because only FIFOâ€“FIFO can detect:

* Missing transactions
* Extra transactions
* Backpressure symmetry
* Stream integrity

This transition will feel **obvious now** â€” thatâ€™s intentional.

---

### Final checkpoint (answer this mentally)

> If one transaction disappears forever,
> **should a verification environment pass?**

Levelâ€‘2: âŒ *passes*
Levelâ€‘3: âœ… *fails*

---

Say **â€œProceed to Levelâ€‘3 FIFOâ€“FIFOâ€** when ready.
