# vsim -debugDB -l reg_1hot_chk.log -voptargs="+access" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 22:04:36 on Jul 31,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.timer_top(fast)
# Loading work.apbif(fast)
# Loading work.regset(fast)
# Loading work.counter(fast)
# Loading work.cnt_ctrl(fast)
# Loading work.mod_golden_cnt(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ====================================
# ====== Test Case: check One hot ====
# ====================================
# t=       100 [TB_WRITE]: addr=00000018 data=11111111
# t=       226 [TB_WRITE]: addr=00000000 data=22222222
# t=       376 [TB_WRITE]: addr=00000004 data=33333333
# t=       526 [TB_WRITE]: addr=00000008 data=44444444
# t=       676 [TB_WRITE]: addr=0000000c data=55555555
# t=       826 [TB_WRITE]: addr=00000010 data=66666666
# t=       976 [TB_WRITE]: addr=00000014 data=77777777
# t=      1126 [TB_WRITE]: addr=0000001c data=88888888
# t=      1425 [TB_READ]: addr=00000018 rdata=00000000
# ------------------------------------------------
# t=      1425 PASS: rdata = 00000000 at addr 00000018 is correct
# ------------------------------------------------
# t=      1575 [TB_READ]: addr=00000000 rdata=00000202
# ------------------------------------------------
# t=      1575 PASS: rdata = 00000202 at addr 00000000 is correct
# ------------------------------------------------
# t=      1725 [TB_READ]: addr=00000004 rdata=33333333
# ------------------------------------------------
# t=      1725 PASS: rdata = 33333333 at addr 00000004 is correct
# ------------------------------------------------
# t=      1875 [TB_READ]: addr=00000008 rdata=44444444
# ------------------------------------------------
# t=      1875 PASS: rdata = 44444444 at addr 00000008 is correct
# ------------------------------------------------
# t=      2025 [TB_READ]: addr=0000000c rdata=55555555
# ------------------------------------------------
# t=      2025 PASS: rdata = 55555555 at addr 0000000c is correct
# ------------------------------------------------
# t=      2175 [TB_READ]: addr=00000010 rdata=66666666
# ------------------------------------------------
# t=      2175 PASS: rdata = 66666666 at addr 00000010 is correct
# ------------------------------------------------
# t=      2325 [TB_READ]: addr=00000014 rdata=00000001
# ------------------------------------------------
# t=      2325 PASS: rdata = 00000001 at addr 00000014 is correct
# ------------------------------------------------
# t=      2475 [TB_READ]: addr=0000001c rdata=00000000
# ------------------------------------------------
# t=      2475 PASS: rdata = 00000000 at addr 0000001c is correct
# ------------------------------------------------
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(84)
#    Time: 2575 ns  Iteration: 0  Instance: /test_bench
# End time: 22:04:36 on Jul 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
