Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: maquinaDeEstados.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "maquinaDeEstados.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "maquinaDeEstados"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : maquinaDeEstados
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sd/Downloads/Trabalho_1/Half_Adder.vhd" in Library work.
Architecture half_adder_behav of Entity half_adder is up to date.
Compiling vhdl file "/home/sd/Downloads/Trabalho_1/Full_Adder.vhd" in Library work.
Architecture fulladder_behav of Entity full_adder is up to date.
Compiling vhdl file "/home/sd/Downloads/Trabalho_1/NOT_Vector_4_Bits.vhd" in Library work.
Architecture behavioral of Entity not_vector_4_bits is up to date.
Compiling vhdl file "/home/sd/Downloads/Trabalho_1/SUM_2_Vectors_4_Bits.vhd" in Library work.
Entity <sum_2_vectors_4_bits> compiled.
Entity <sum_2_vectors_4_bits> (Architecture <fouradder_structure>) compiled.
Compiling vhdl file "/home/sd/Downloads/Trabalho_1/AND_2_Vectors_4_Bits.vhd" in Library work.
Architecture behavioral of Entity and_2_vectors_4_bits is up to date.
Compiling vhdl file "/home/sd/Downloads/Trabalho_1/DIFF_2_Vectors_4_Bits.vhd" in Library work.
Entity <diff_2_vectors_4_bits> compiled.
Entity <diff_2_vectors_4_bits> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/sd/Downloads/Trabalho_1/maquinaDeEstados.vhd" in Library work.
Architecture behavioral of Entity maquinadeestados is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <maquinaDeEstados> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND_2_Vectors_4_Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SUM_2_Vectors_4_Bits> in library <work> (architecture <fouradder_structure>).

Analyzing hierarchy for entity <DIFF_2_Vectors_4_Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Full_Adder> in library <work> (architecture <fulladder_behav>).

Analyzing hierarchy for entity <NOT_Vector_4_Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SUM_2_Vectors_4_Bits> in library <work> (architecture <fouradder_structure>).

Analyzing hierarchy for entity <Half_Adder> in library <work> (architecture <half_adder_behav>).

Analyzing hierarchy for entity <Full_Adder> in library <work> (architecture <fulladder_behav>).

Analyzing hierarchy for entity <Full_Adder> in library <work> (architecture <fulladder_behav>).

Analyzing hierarchy for entity <Full_Adder> in library <work> (architecture <fulladder_behav>).

Analyzing hierarchy for entity <Full_Adder> in library <work> (architecture <fulladder_behav>).

Analyzing hierarchy for entity <Half_Adder> in library <work> (architecture <half_adder_behav>).

Analyzing hierarchy for entity <Half_Adder> in library <work> (architecture <half_adder_behav>).

Analyzing hierarchy for entity <Half_Adder> in library <work> (architecture <half_adder_behav>).

Analyzing hierarchy for entity <Half_Adder> in library <work> (architecture <half_adder_behav>).

Analyzing hierarchy for entity <Half_Adder> in library <work> (architecture <half_adder_behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <maquinaDeEstados> in library <work> (Architecture <behavioral>).
Entity <maquinaDeEstados> analyzed. Unit <maquinaDeEstados> generated.

Analyzing Entity <AND_2_Vectors_4_Bits> in library <work> (Architecture <behavioral>).
Entity <AND_2_Vectors_4_Bits> analyzed. Unit <AND_2_Vectors_4_Bits> generated.

Analyzing Entity <SUM_2_Vectors_4_Bits> in library <work> (Architecture <fouradder_structure>).
Entity <SUM_2_Vectors_4_Bits> analyzed. Unit <SUM_2_Vectors_4_Bits> generated.

Analyzing Entity <Full_Adder> in library <work> (Architecture <fulladder_behav>).
Entity <Full_Adder> analyzed. Unit <Full_Adder> generated.

Analyzing Entity <Half_Adder> in library <work> (Architecture <half_adder_behav>).
Entity <Half_Adder> analyzed. Unit <Half_Adder> generated.

Analyzing Entity <DIFF_2_Vectors_4_Bits> in library <work> (Architecture <behavioral>).
Entity <DIFF_2_Vectors_4_Bits> analyzed. Unit <DIFF_2_Vectors_4_Bits> generated.

Analyzing Entity <NOT_Vector_4_Bits> in library <work> (Architecture <behavioral>).
Entity <NOT_Vector_4_Bits> analyzed. Unit <NOT_Vector_4_Bits> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AND_2_Vectors_4_Bits>.
    Related source file is "/home/sd/Downloads/Trabalho_1/AND_2_Vectors_4_Bits.vhd".
Unit <AND_2_Vectors_4_Bits> synthesized.


Synthesizing Unit <Half_Adder>.
    Related source file is "/home/sd/Downloads/Trabalho_1/Half_Adder.vhd".
    Found 1-bit xor2 for signal <HALF_SUM>.
Unit <Half_Adder> synthesized.


Synthesizing Unit <NOT_Vector_4_Bits>.
    Related source file is "/home/sd/Downloads/Trabalho_1/NOT_Vector_4_Bits.vhd".
Unit <NOT_Vector_4_Bits> synthesized.


Synthesizing Unit <Full_Adder>.
    Related source file is "/home/sd/Downloads/Trabalho_1/Full_Adder.vhd".
Unit <Full_Adder> synthesized.


Synthesizing Unit <SUM_2_Vectors_4_Bits>.
    Related source file is "/home/sd/Downloads/Trabalho_1/SUM_2_Vectors_4_Bits.vhd".
    Found 1-bit xor2 for signal <V>.
Unit <SUM_2_Vectors_4_Bits> synthesized.


Synthesizing Unit <DIFF_2_Vectors_4_Bits>.
    Related source file is "/home/sd/Downloads/Trabalho_1/DIFF_2_Vectors_4_Bits.vhd".
Unit <DIFF_2_Vectors_4_Bits> synthesized.


Synthesizing Unit <maquinaDeEstados>.
    Related source file is "/home/sd/Downloads/Trabalho_1/maquinaDeEstados.vhd".
    Found finite state machine <FSM_0> for signal <Selecionador_Fases>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 42                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | Selecionador_Fases$not0000 (positive)          |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <verifica>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 34                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | Selecionador_Fases$cmp_eq0001 (positive)       |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <Outesquerda>.
    Found 4-bit register for signal <OutDireita>.
    Found 4-bit register for signal <A>.
    Found 4-bit register for signal <B>.
    Found 27-bit register for signal <Contador>.
    Found 27-bit adder for signal <Contador$addsub0000> created at line 143.
    Found 4-bit register for signal <ULA_Op_Code>.
    Found 27-bit comparator less for signal <verifica$cmp_lt0000> created at line 98.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  47 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <maquinaDeEstados> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 27-bit adder                                          : 1
# Registers                                            : 9
 1-bit register                                        : 4
 27-bit register                                       : 1
 4-bit register                                        : 4
# Comparators                                          : 1
 27-bit comparator less                                : 1
# Xors                                                 : 18
 1-bit xor2                                            : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <verifica/FSM> on signal <verifica[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Selecionador_Fases/FSM> on signal <Selecionador_Fases[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 1
 27-bit adder                                          : 1
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 1
 27-bit comparator less                                : 1
# Xors                                                 : 18
 1-bit xor2                                            : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <maquinaDeEstados> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block maquinaDeEstados, actual ratio is 2.
FlipFlop Selecionador_Fases_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : maquinaDeEstados.ngr
Top Level Output File Name         : maquinaDeEstados
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 314
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 30
#      LUT2                        : 9
#      LUT2_D                      : 3
#      LUT2_L                      : 31
#      LUT3                        : 25
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 105
#      LUT4_D                      : 4
#      LUT4_L                      : 24
#      MUXCY                       : 36
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 53
#      FDCE                        : 41
#      FDE                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                      123  out of   5888     2%  
 Number of Slice Flip Flops:             53  out of  11776     0%  
 Number of 4 input LUTs:                238  out of  11776     2%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    372     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 41    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.190ns (Maximum Frequency: 139.088MHz)
   Minimum input arrival time before clock: 5.455ns
   Maximum output required time after clock: 5.642ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.190ns (frequency: 139.088MHz)
  Total number of paths / destination ports: 2307 / 98
-------------------------------------------------------------------------
Delay:               7.190ns (Levels of Logic = 5)
  Source:            Selecionador_Fases_FSM_FFd2 (FF)
  Destination:       OutDireita_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Selecionador_Fases_FSM_FFd2 to OutDireita_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            31   0.591   1.342  Selecionador_Fases_FSM_FFd2 (Selecionador_Fases_FSM_FFd2)
     LUT2:I1->O           37   0.643   1.267  Selecionador_Fases_FSM_Out21 (Selecionador_Fases_cmp_eq0001)
     LUT4:I3->O            1   0.648   0.000  OutDireita_3_mux00002_SW4_G (N184)
     MUXF5:I1->O           1   0.276   0.423  OutDireita_3_mux00002_SW4 (N145)
     LUT4:I3->O            1   0.648   0.452  OutDireita_2_mux000010 (OutDireita_2_mux000010)
     LUT4:I2->O            1   0.648   0.000  OutDireita_2_mux0000254 (OutDireita_2_mux0000)
     FDCE:D                    0.252          OutDireita_2
    ----------------------------------------
    Total                      7.190ns (3.706ns logic, 3.484ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 97 / 46
-------------------------------------------------------------------------
Offset:              5.455ns (Levels of Logic = 5)
  Source:            ButtonN (PAD)
  Destination:       Outesquerda_2 (FF)
  Destination Clock: CLK rising

  Data Path: ButtonN to Outesquerda_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.849   1.076  ButtonN_IBUF (ButtonN_IBUF)
     LUT3_D:I0->O          1   0.648   0.563  Outesquerda_mux0000<2>18 (Outesquerda_mux0000<2>18)
     LUT4:I0->O            1   0.648   0.000  Outesquerda_mux0000<2>13_SW0_F (N185)
     MUXF5:I0->O           1   0.276   0.500  Outesquerda_mux0000<2>13_SW0 (N151)
     LUT4:I1->O            1   0.643   0.000  Outesquerda_mux0000<2>41 (Outesquerda_mux0000<2>)
     FDCE:D                    0.252          Outesquerda_2
    ----------------------------------------
    Total                      5.455ns (3.316ns logic, 2.139ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 1)
  Source:            Outesquerda_3 (FF)
  Destination:       Outesquerda<3> (PAD)
  Source Clock:      CLK rising

  Data Path: Outesquerda_3 to Outesquerda<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  Outesquerda_3 (Outesquerda_3)
     OBUF:I->O                 4.520          Outesquerda_3_OBUF (Outesquerda<3>)
    ----------------------------------------
    Total                      5.642ns (5.111ns logic, 0.531ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.61 secs
 
--> 


Total memory usage is 620664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

