$date
	Sat May  1 16:59:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module line_decoder $end
$var wire 1 ! d0 $end
$var wire 1 " d1 $end
$var reg 1 # a $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
1#
1"
0!
$end
#20
1!
0"
0#
#30
0!
1"
1#
#40
1!
0"
0#
#50
0!
1"
1#
#60
1!
0"
0#
#70
0!
1"
1#
#80
1!
0"
0#
#90
0!
1"
1#
#100
1!
0"
0#
#110
0!
1"
1#
#120
1!
0"
0#
