module instruction_memory_tb();
	reg clk;
	reg we3;
	reg[5:0]a1;
	reg[5:0]a2;
	reg[5:0]a3;
	reg[31:0]wd3;
	wire[31:0]out1;
	wire[31:0]out2;
	instruction_memory inst(a,out);
	initial begin
		a = 0;
		#10 a = 1;
		#10 a = 2;
		#10 a = 3;
		#10 a = 4;
		#10 a = 5;
	end
endmodule

