DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_bramAddrReducer"
duLibraryName "HEIRV32"
duName "bramAddrReducer"
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_addrWidth"
type "positive"
value "g_addrWidth"
)
]
mwi 0
uid 1350,0
)
(Instance
name "U_2"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 1651,0
)
(Instance
name "U_1"
duLibraryName "sequential"
duName "DFF_pre"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1666,0
)
(Instance
name "U_3"
duLibraryName "gates"
duName "or2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1693,0
)
(Instance
name "U_bram"
duLibraryName "Memory"
duName "bramHexAsciiInit"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "g_addrWidth"
)
(GiElement
name "dataBitNb"
type "positive"
value "g_dataWidth"
)
(GiElement
name "initFile"
type "string"
value "g_programFile"
)
]
mwi 0
uid 1841,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\dev\\car-heirv\\Prefs\\..\\HEIRV32\\MultiCycle\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\car-heirv\\Prefs\\..\\HEIRV32\\MultiCycle\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\car-heirv\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\instruction@data@memory\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\car-heirv\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\instruction@data@memory\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\car-heirv\\Prefs\\..\\HEIRV32\\MultiCycle\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\car-heirv\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\instruction@data@memory"
)
(vvPair
variable "d_logical"
value "C:\\dev\\car-heirv\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\instructionDataMemory"
)
(vvPair
variable "date"
value "04.04.2023"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "entity_name"
value "instructionDataMemory"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "04.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "08:27:30"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "HEIRV32_MC"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/CAr/HEIRV32/MultiCycle/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "instructionDataMemory"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\car-heirv\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\instruction@data@memory\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\car-heirv\\Prefs\\..\\HEIRV32\\MultiCycle\\hds\\instructionDataMemory\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:27:30"
)
(vvPair
variable "unit"
value "instructionDataMemory"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,4000,74000,5000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,4000,68600,5000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,0,78000,1000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "74200,0,77200,1000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,2000,74000,3000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,2000,67200,3000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,2000,57000,3000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,2000,55300,3000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,1000,94000,5000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "74200,1200,83600,2200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,0,94000,1000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "78200,0,79800,1000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,0,74000,2000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "58350,400,68650,1600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,3000,57000,4000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,3000,55300,4000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,4000,57000,5000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,4000,55900,5000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,3000,74000,4000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,3000,73600,4000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "53000,0,94000,5000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 167,0
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 168,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3200,35500,4000"
st "clk         : std_ulogic"
)
)
*13 (Net
uid 195,0
lang 11
decl (Decl
n "address"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 1
suid 3,0
)
declText (MLText
uid 196,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2400,47000,3200"
st "address     : unsigned(g_dataWidth-1 DOWNTO 0)"
)
)
*14 (Net
uid 209,0
lang 11
decl (Decl
n "readData"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 7
suid 4,0
)
declText (MLText
uid 210,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7200,51500,8000"
st "readData    : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)"
)
)
*15 (PortIoIn
uid 246,0
shape (CompositeShape
uid 247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 248,0
sl 0
ro 270
xt "41000,31625,42500,32375"
)
(Line
uid 249,0
sl 0
ro 270
xt "42500,32000,43000,32000"
pts [
"42500,32000"
"43000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 250,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 251,0
va (VaSet
)
xt "37800,31500,40000,32700"
st "clk"
ju 2
blo "40000,32500"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 270,0
shape (CompositeShape
uid 271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 272,0
sl 0
ro 270
xt "19000,19625,20500,20375"
)
(Line
uid 273,0
sl 0
ro 270
xt "20500,20000,21000,20000"
pts [
"20500,20000"
"21000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 274,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 275,0
va (VaSet
)
xt "13300,19500,18000,20700"
st "address"
ju 2
blo "18000,20500"
tm "WireNameMgr"
)
)
)
*17 (PortIoOut
uid 282,0
shape (CompositeShape
uid 283,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 284,0
sl 0
ro 270
xt "63500,19625,65000,20375"
)
(Line
uid 285,0
sl 0
ro 270
xt "63000,20000,63500,20000"
pts [
"63000,20000"
"63500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 286,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 287,0
va (VaSet
)
xt "66000,19500,71300,20700"
st "readData"
blo "66000,20500"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 294,0
shape (CompositeShape
uid 295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 296,0
sl 0
ro 270
xt "41000,25625,42500,26375"
)
(Line
uid 297,0
sl 0
ro 270
xt "42500,26000,43000,26000"
pts [
"42500,26000"
"43000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 299,0
va (VaSet
)
xt "32800,25500,40000,26700"
st "writeEnable"
ju 2
blo "40000,26500"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 306,0
lang 11
decl (Decl
n "writeEnable"
t "std_ulogic"
o 6
suid 5,0
)
declText (MLText
uid 307,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6400,35500,7200"
st "writeEnable : std_ulogic"
)
)
*20 (PortIoIn
uid 308,0
shape (CompositeShape
uid 309,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 310,0
sl 0
ro 270
xt "41000,23625,42500,24375"
)
(Line
uid 311,0
sl 0
ro 270
xt "42500,24000,43000,24000"
pts [
"42500,24000"
"43000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 312,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313,0
va (VaSet
)
xt "34500,23500,40000,24700"
st "writeData"
ju 2
blo "40000,24500"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 320,0
lang 11
decl (Decl
n "writeData"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 5
suid 6,0
)
declText (MLText
uid 321,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5600,51500,6400"
st "writeData   : std_ulogic_vector(g_dataWidth-1 DOWNTO 0)"
)
)
*22 (Net
uid 1166,0
decl (Decl
n "out1"
t "std_ulogic_vector"
b "(g_addrWidth-1 DOWNTO 0)"
o 10
suid 15,0
)
declText (MLText
uid 1167,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,55000,11600"
st "SIGNAL out1        : std_ulogic_vector(g_addrWidth-1 DOWNTO 0)"
)
)
*23 (SaComponent
uid 1350,0
optionalChildren [
*24 (CptPort
uid 1342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,19625,23000,20375"
)
tg (CPTG
uid 1344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1345,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,19300,29000,20700"
st "addrIn"
blo "24000,20500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addrIn"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*25 (CptPort
uid 1346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,19625,36750,20375"
)
tg (CPTG
uid 1348,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1349,0
va (VaSet
font "Verdana,12,0"
)
xt "29000,19300,35000,20700"
st "addrOut"
ju 2
blo "35000,20500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrOut"
t "std_ulogic_vector"
b "(g_addrWidth-1 DOWNTO 0)"
o 7
suid 2,0
)
)
)
]
shape (Rectangle
uid 1351,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,19000,36000,23000"
)
oxt "15000,10000,28000,14000"
ttg (MlTextGroup
uid 1352,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 1353,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "21450,22800,26450,24000"
st "HEIRV32"
blo "21450,23800"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 1354,0
va (VaSet
font "Verdana,9,1"
)
xt "21450,24000,31550,25200"
st "bramAddrReducer"
blo "21450,25000"
tm "CptNameMgr"
)
*28 (Text
uid 1355,0
va (VaSet
font "Verdana,9,1"
)
xt "21450,25200,32850,26400"
st "U_bramAddrReducer"
blo "21450,26200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1356,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1357,0
text (MLText
uid 1358,0
va (VaSet
font "Courier New,8,0"
)
xt "13000,26400,36500,28000"
st "g_dataWidth = g_dataWidth    ( positive )  
g_addrWidth = g_addrWidth    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_dataWidth"
type "positive"
value "g_dataWidth"
)
(GiElement
name "g_addrWidth"
type "positive"
value "g_addrWidth"
)
]
)
viewicon (ZoomableIcon
uid 1359,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,21250,24750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*29 (PortIoIn
uid 1637,0
shape (CompositeShape
uid 1638,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1639,0
sl 0
ro 270
xt "8000,37625,9500,38375"
)
(Line
uid 1640,0
sl 0
ro 270
xt "9500,38000,10000,38000"
pts [
"9500,38000"
"10000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1641,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1642,0
va (VaSet
)
xt "3700,37400,7000,38600"
st "reset"
ju 2
blo "7000,38400"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 1649,0
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 17,0
)
declText (MLText
uid 1650,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4800,35500,5600"
st "reset       : std_ulogic"
)
)
*31 (SaComponent
uid 1651,0
optionalChildren [
*32 (CptPort
uid 1661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1662,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3625,43250,4375,44000"
)
tg (CPTG
uid 1663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1664,0
va (VaSet
isHidden 1
)
xt "3100,44000,7500,45200"
st "logic_0"
ju 2
blo "7500,45000"
)
s (Text
uid 1665,0
va (VaSet
)
xt "7500,45200,7500,45200"
ju 2
blo "7500,45200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
)
)
)
]
shape (Pd
uid 1652,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "1000,44000,6000,50000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1653,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 1654,0
va (VaSet
font "Verdana,8,1"
)
xt "910,49700,4010,50700"
st "gates"
blo "910,50500"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 1655,0
va (VaSet
font "Verdana,8,1"
)
xt "910,50700,4410,51700"
st "logic0"
blo "910,51500"
tm "CptNameMgr"
)
*35 (Text
uid 1656,0
va (VaSet
font "Verdana,8,1"
)
xt "910,51700,3410,52700"
st "U_2"
blo "910,52500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1657,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1658,0
text (MLText
uid 1659,0
va (VaSet
font "Verdana,8,0"
)
xt "1000,52600,1000,52600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1660,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,48250,2750,49750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*36 (SaComponent
uid 1666,0
optionalChildren [
*37 (CptPort
uid 1676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1677,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "13250,41625,14000,42375"
)
tg (CPTG
uid 1678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1679,0
va (VaSet
)
xt "15000,41500,16500,42700"
st "D"
blo "15000,42500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*38 (CptPort
uid 1680,0
optionalChildren [
*39 (FFT
pts [
"14750,46000"
"14000,46375"
"14000,45625"
]
uid 1684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14000,45625,14750,46375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1681,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "13250,45625,14000,46375"
)
tg (CPTG
uid 1682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1683,0
va (VaSet
)
xt "15000,45600,17800,46800"
st "CLK"
blo "15000,46600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*40 (CptPort
uid 1685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1686,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16625,39250,17375,40000"
)
tg (CPTG
uid 1687,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1688,0
va (VaSet
)
xt "15200,40000,18000,41200"
st "PRE"
ju 2
blo "18000,41000"
)
)
thePort (LogicalPort
decl (Decl
n "PRE"
t "std_uLogic"
o 2
)
)
)
*41 (CptPort
uid 1689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1690,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,41625,20750,42375"
)
tg (CPTG
uid 1691,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1692,0
va (VaSet
)
xt "17400,41500,19000,42700"
st "Q"
ju 2
blo "19000,42500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 1667,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,40000,20000,48000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 1668,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 1669,0
va (VaSet
font "Verdana,8,1"
)
xt "20600,43700,26600,44700"
st "sequential"
blo "20600,44500"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 1670,0
va (VaSet
font "Verdana,8,1"
)
xt "20600,44700,25000,45700"
st "DFF_pre"
blo "20600,45500"
tm "CptNameMgr"
)
*44 (Text
uid 1671,0
va (VaSet
font "Verdana,8,1"
)
xt "20600,45700,23100,46700"
st "U_1"
blo "20600,46500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1672,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1673,0
text (MLText
uid 1674,0
va (VaSet
font "Verdana,8,0"
)
xt "21000,48600,35100,49600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1675,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,46250,15750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*45 (SaComponent
uid 1693,0
optionalChildren [
*46 (CptPort
uid 1703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1704,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "26585,35625,27335,36375"
)
tg (CPTG
uid 1705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1706,0
va (VaSet
isHidden 1
)
xt "27557,35250,29857,36450"
st "in1"
blo "27557,36250"
)
s (Text
uid 1707,0
va (VaSet
isHidden 1
)
xt "27557,36450,27557,36450"
blo "27557,36450"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*47 (CptPort
uid 1708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1709,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "26584,39625,27334,40375"
)
tg (CPTG
uid 1710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1711,0
va (VaSet
isHidden 1
)
xt "27557,39250,29857,40450"
st "in2"
blo "27557,40250"
)
s (Text
uid 1712,0
va (VaSet
isHidden 1
)
xt "27557,40450,27557,40450"
blo "27557,40450"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*48 (CptPort
uid 1713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1714,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "34000,37625,34750,38375"
)
tg (CPTG
uid 1715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1716,0
va (VaSet
isHidden 1
)
xt "30000,37250,33000,38450"
st "out1"
ju 2
blo "33000,38250"
)
s (Text
uid 1717,0
va (VaSet
isHidden 1
)
xt "33000,38450,33000,38450"
ju 2
blo "33000,38450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (Or
uid 1694,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,35000,34000,41000"
)
showPorts 0
oxt "35000,14000,42000,20000"
ttg (MlTextGroup
uid 1695,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 1696,0
va (VaSet
font "Verdana,8,1"
)
xt "27600,40700,30700,41700"
st "gates"
blo "27600,41500"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 1697,0
va (VaSet
font "Verdana,8,1"
)
xt "27600,41700,29800,42700"
st "or2"
blo "27600,42500"
tm "CptNameMgr"
)
*51 (Text
uid 1698,0
va (VaSet
font "Verdana,8,1"
)
xt "27600,42700,30100,43700"
st "U_3"
blo "27600,43500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1699,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1700,0
text (MLText
uid 1701,0
va (VaSet
font "Verdana,8,0"
)
xt "27000,43600,41100,44600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1702,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,39250,28750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*52 (Net
uid 1734,0
decl (Decl
n "in2"
t "std_uLogic"
o 8
suid 18,0
)
declText (MLText
uid 1735,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,39000,10000"
st "SIGNAL in2         : std_uLogic"
)
)
*53 (Net
uid 1736,0
decl (Decl
n "logic_0"
t "std_uLogic"
o 9
suid 19,0
)
declText (MLText
uid 1737,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,39000,10800"
st "SIGNAL logic_0     : std_uLogic"
)
)
*54 (PortIoIn
uid 1738,0
shape (CompositeShape
uid 1739,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1740,0
sl 0
ro 270
xt "8000,35625,9500,36375"
)
(Line
uid 1741,0
sl 0
ro 270
xt "9500,36000,10000,36000"
pts [
"9500,36000"
"10000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1742,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1743,0
va (VaSet
)
xt "5100,35400,7000,36600"
st "en"
ju 2
blo "7000,36400"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 1750,0
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 3
suid 20,0
)
declText (MLText
uid 1751,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4000,35500,4800"
st "en          : std_ulogic"
)
)
*56 (Net
uid 1752,0
decl (Decl
n "out2"
t "std_uLogic"
o 11
suid 21,0
)
declText (MLText
uid 1753,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,39000,12400"
st "SIGNAL out2        : std_uLogic"
)
)
*57 (SaComponent
uid 1841,0
optionalChildren [
*58 (CptPort
uid 1817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,31625,45000,32375"
)
tg (CPTG
uid 1819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1820,0
va (VaSet
)
xt "46000,31500,49400,32700"
st "clock"
blo "46000,32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*59 (CptPort
uid 1821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,29625,45000,30375"
)
tg (CPTG
uid 1823,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1824,0
va (VaSet
)
xt "46000,29500,47900,30700"
st "en"
blo "46000,30500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*60 (CptPort
uid 1825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,25625,45000,26375"
)
tg (CPTG
uid 1827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1828,0
va (VaSet
)
xt "46000,25500,50400,26700"
st "writeEn"
blo "46000,26500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEn"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*61 (CptPort
uid 1829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,19625,45000,20375"
)
tg (CPTG
uid 1831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1832,0
va (VaSet
)
xt "46000,19500,51800,20700"
st "addressIn"
blo "46000,20500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressIn"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*62 (CptPort
uid 1833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,23625,45000,24375"
)
tg (CPTG
uid 1835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1836,0
va (VaSet
)
xt "46000,23500,50000,24700"
st "dataIn"
blo "46000,24500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 6,0
)
)
)
*63 (CptPort
uid 1837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1838,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,19625,61750,20375"
)
tg (CPTG
uid 1839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1840,0
va (VaSet
)
xt "55200,19300,60000,20500"
st "dataOut"
ju 2
blo "60000,20300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 6
suid 7,0
)
)
)
]
shape (Rectangle
uid 1842,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,16000,61000,34000"
)
oxt "39000,11000,55000,29000"
ttg (MlTextGroup
uid 1843,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 1844,0
va (VaSet
font "Verdana,8,1"
)
xt "45200,34000,49400,35000"
st "Memory"
blo "45200,34800"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 1845,0
va (VaSet
font "Verdana,8,1"
)
xt "45200,35000,54300,36000"
st "bramHexAsciiInit"
blo "45200,35800"
tm "CptNameMgr"
)
*66 (Text
uid 1846,0
va (VaSet
font "Verdana,8,1"
)
xt "45200,36000,49400,37000"
st "U_bram"
blo "45200,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1847,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1848,0
text (MLText
uid 1849,0
va (VaSet
font "Verdana,8,0"
)
xt "45000,37000,65500,40000"
st "addressBitNb = g_addrWidth      ( positive )  
dataBitNb    = g_dataWidth      ( positive )  
initFile     = g_programFile    ( string   )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "g_addrWidth"
)
(GiElement
name "dataBitNb"
type "positive"
value "g_dataWidth"
)
(GiElement
name "initFile"
type "string"
value "g_programFile"
)
]
)
viewicon (ZoomableIcon
uid 1850,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,32250,46750,33750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*67 (Wire
uid 252,0
shape (OrthoPolyLine
uid 253,0
va (VaSet
vasetType 3
)
xt "43000,32000,44250,32000"
pts [
"43000,32000"
"44250,32000"
]
)
start &15
end &58
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 257,0
va (VaSet
isHidden 1
)
xt "45000,30800,47200,32000"
st "clk"
blo "45000,31800"
tm "WireNameMgr"
)
)
on &12
)
*68 (Wire
uid 276,0
shape (OrthoPolyLine
uid 277,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,20000,22250,20000"
pts [
"21000,20000"
"22250,20000"
]
)
start &16
end &24
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 281,0
va (VaSet
isHidden 1
)
xt "13000,18800,29400,20000"
st "address : (g_dataWidth-1:0)"
blo "13000,19800"
tm "WireNameMgr"
)
)
on &13
)
*69 (Wire
uid 288,0
shape (OrthoPolyLine
uid 289,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61750,20000,63000,20000"
pts [
"61750,20000"
"63000,20000"
]
)
start &63
end &17
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
isHidden 1
)
xt "55000,18800,72000,20000"
st "readData : (g_dataWidth-1:0)"
blo "55000,19800"
tm "WireNameMgr"
)
)
on &14
)
*70 (Wire
uid 300,0
shape (OrthoPolyLine
uid 301,0
va (VaSet
vasetType 3
)
xt "43000,26000,44250,26000"
pts [
"43000,26000"
"44250,26000"
]
)
start &18
end &60
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 305,0
va (VaSet
isHidden 1
)
xt "44000,24800,51200,26000"
st "writeEnable"
blo "44000,25800"
tm "WireNameMgr"
)
)
on &19
)
*71 (Wire
uid 314,0
shape (OrthoPolyLine
uid 315,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,24000,44250,24000"
pts [
"43000,24000"
"44250,24000"
]
)
start &20
end &62
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 319,0
va (VaSet
isHidden 1
)
xt "36000,22800,53200,24000"
st "writeData : (g_dataWidth-1:0)"
blo "36000,23800"
tm "WireNameMgr"
)
)
on &21
)
*72 (Wire
uid 1168,0
shape (OrthoPolyLine
uid 1169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36750,20000,44250,20000"
pts [
"36750,20000"
"44250,20000"
]
)
start &25
end &61
ss 0
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 1170,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1171,0
va (VaSet
isHidden 1
)
xt "40000,18800,43000,20000"
st "out1"
blo "40000,19800"
tm "WireNameMgr"
)
s (Text
uid 1197,0
va (VaSet
isHidden 1
)
xt "40000,20000,40000,20000"
blo "40000,20000"
tm "SignalTypeMgr"
)
)
on &22
)
*73 (Wire
uid 1643,0
shape (OrthoPolyLine
uid 1644,0
va (VaSet
vasetType 3
)
xt "10000,38000,17000,40000"
pts [
"10000,38000"
"17000,38000"
"17000,40000"
]
)
start &29
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1648,0
va (VaSet
isHidden 1
)
xt "12000,36800,15300,38000"
st "reset"
blo "12000,37800"
tm "WireNameMgr"
)
)
on &30
)
*74 (Wire
uid 1718,0
shape (OrthoPolyLine
uid 1719,0
va (VaSet
vasetType 3
)
xt "8000,46000,14000,46000"
pts [
"8000,46000"
"14000,46000"
]
)
end &38
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1723,0
va (VaSet
)
xt "10000,44800,12200,46000"
st "clk"
blo "10000,45800"
tm "WireNameMgr"
)
)
on &12
)
*75 (Wire
uid 1724,0
shape (OrthoPolyLine
uid 1725,0
va (VaSet
vasetType 3
)
xt "20000,40000,27334,42000"
pts [
"27334,40000"
"24000,40000"
"24000,42000"
"20000,42000"
]
)
start &47
end &41
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1726,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1727,0
va (VaSet
isHidden 1
)
xt "26334,38800,28634,40000"
st "in2"
blo "26334,39800"
tm "WireNameMgr"
)
s (Text
uid 1728,0
va (VaSet
isHidden 1
)
xt "26334,40000,26334,40000"
blo "26334,40000"
tm "SignalTypeMgr"
)
)
on &52
)
*76 (Wire
uid 1729,0
shape (OrthoPolyLine
uid 1730,0
va (VaSet
vasetType 3
)
xt "4000,42000,14000,44000"
pts [
"4000,44000"
"4000,42000"
"14000,42000"
]
)
start &32
end &37
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1731,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1732,0
ro 270
va (VaSet
isHidden 1
)
xt "2800,38600,4000,43000"
st "logic_0"
blo "3800,43000"
tm "WireNameMgr"
)
s (Text
uid 1733,0
ro 270
va (VaSet
isHidden 1
)
xt "4000,43000,4000,43000"
blo "4000,43000"
tm "SignalTypeMgr"
)
)
on &53
)
*77 (Wire
uid 1744,0
shape (OrthoPolyLine
uid 1745,0
va (VaSet
vasetType 3
)
xt "10000,36000,27335,36000"
pts [
"10000,36000"
"27335,36000"
]
)
start &54
end &46
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1749,0
va (VaSet
isHidden 1
)
xt "28000,34800,29900,36000"
st "en"
blo "28000,35800"
tm "WireNameMgr"
)
)
on &55
)
*78 (Wire
uid 1754,0
shape (OrthoPolyLine
uid 1755,0
va (VaSet
vasetType 3
)
xt "34000,30000,44250,38000"
pts [
"34000,38000"
"37000,38000"
"37000,30000"
"44250,30000"
]
)
start &48
end &59
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1756,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1757,0
va (VaSet
isHidden 1
)
xt "36000,36800,39000,38000"
st "out2"
blo "36000,37800"
tm "WireNameMgr"
)
s (Text
uid 1791,0
va (VaSet
isHidden 1
)
xt "36000,38000,36000,38000"
blo "36000,38000"
tm "SignalTypeMgr"
)
)
on &56
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *79 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*81 (MLText
uid 43,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*83 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*84 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*85 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*86 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*87 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*88 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-1409,-1527,104163,54103"
cachedDiagramExtent "0,0,94000,52700"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1850,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*90 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*91 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*93 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*94 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*96 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*97 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*99 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*100 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*102 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*103 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*105 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*107 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*109 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,25200,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,8000,29500,9200"
st "Diagram Signals:"
blo "20000,9000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 21,0
usingSuid 1
emptyRow *110 (LEmptyRow
)
uid 54,0
optionalChildren [
*111 (RefLabelRowHdr
)
*112 (TitleRowHdr
)
*113 (FilterRowHdr
)
*114 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*115 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*116 (GroupColHdr
tm "GroupColHdrMgr"
)
*117 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*118 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*119 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*120 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*121 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*122 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*123 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 147,0
scheme 0
)
*124 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "address"
t "unsigned"
b "(g_dataWidth-1 DOWNTO 0)"
o 1
suid 3,0
)
)
uid 151,0
scheme 0
)
*125 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "readData"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 7
suid 4,0
)
)
uid 153,0
scheme 0
)
*126 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "writeEnable"
t "std_ulogic"
o 6
suid 5,0
)
)
uid 242,0
scheme 0
)
*127 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "writeData"
t "std_ulogic_vector"
b "(g_dataWidth-1 DOWNTO 0)"
o 5
suid 6,0
)
)
uid 244,0
scheme 0
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_ulogic_vector"
b "(g_addrWidth-1 DOWNTO 0)"
o 10
suid 15,0
)
)
uid 1172,0
)
*129 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 17,0
)
)
uid 1636,0
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in2"
t "std_uLogic"
o 8
suid 18,0
)
)
uid 1758,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_0"
t "std_uLogic"
o 9
suid 19,0
)
)
uid 1760,0
)
*132 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "en"
t "std_ulogic"
o 3
suid 20,0
)
)
uid 1762,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "std_uLogic"
o 11
suid 21,0
)
)
uid 1764,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*134 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *135 (MRCItem
litem &110
pos 11
dimension 20
)
uid 69,0
optionalChildren [
*136 (MRCItem
litem &111
pos 0
dimension 20
uid 70,0
)
*137 (MRCItem
litem &112
pos 1
dimension 23
uid 71,0
)
*138 (MRCItem
litem &113
pos 2
hidden 1
dimension 20
uid 72,0
)
*139 (MRCItem
litem &123
pos 0
dimension 20
uid 148,0
)
*140 (MRCItem
litem &124
pos 1
dimension 20
uid 152,0
)
*141 (MRCItem
litem &125
pos 2
dimension 20
uid 154,0
)
*142 (MRCItem
litem &126
pos 3
dimension 20
uid 243,0
)
*143 (MRCItem
litem &127
pos 4
dimension 20
uid 245,0
)
*144 (MRCItem
litem &128
pos 7
dimension 20
uid 1173,0
)
*145 (MRCItem
litem &129
pos 6
dimension 20
uid 1635,0
)
*146 (MRCItem
litem &130
pos 8
dimension 20
uid 1759,0
)
*147 (MRCItem
litem &131
pos 9
dimension 20
uid 1761,0
)
*148 (MRCItem
litem &132
pos 5
dimension 20
uid 1763,0
)
*149 (MRCItem
litem &133
pos 10
dimension 20
uid 1765,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*150 (MRCItem
litem &114
pos 0
dimension 20
uid 74,0
)
*151 (MRCItem
litem &116
pos 1
dimension 50
uid 75,0
)
*152 (MRCItem
litem &117
pos 2
dimension 100
uid 76,0
)
*153 (MRCItem
litem &118
pos 3
dimension 50
uid 77,0
)
*154 (MRCItem
litem &119
pos 4
dimension 100
uid 78,0
)
*155 (MRCItem
litem &120
pos 5
dimension 100
uid 79,0
)
*156 (MRCItem
litem &121
pos 6
dimension 50
uid 80,0
)
*157 (MRCItem
litem &122
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *158 (LEmptyRow
)
uid 83,0
optionalChildren [
*159 (RefLabelRowHdr
)
*160 (TitleRowHdr
)
*161 (FilterRowHdr
)
*162 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*163 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*164 (GroupColHdr
tm "GroupColHdrMgr"
)
*165 (NameColHdr
tm "GenericNameColHdrMgr"
)
*166 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*167 (InitColHdr
tm "GenericValueColHdrMgr"
)
*168 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*169 (EolColHdr
tm "GenericEolColHdrMgr"
)
*170 (LogGeneric
generic (GiElement
name "g_dataWidth"
type "positive"
value "32"
)
uid 109,0
)
*171 (LogGeneric
generic (GiElement
name "g_addrWidth"
type "positive"
value "10"
)
uid 1313,0
)
*172 (LogGeneric
generic (GiElement
name "g_programFile"
type "string"
value "\"\""
)
uid 1564,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*173 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *174 (MRCItem
litem &158
pos 3
dimension 20
)
uid 97,0
optionalChildren [
*175 (MRCItem
litem &159
pos 0
dimension 20
uid 98,0
)
*176 (MRCItem
litem &160
pos 1
dimension 23
uid 99,0
)
*177 (MRCItem
litem &161
pos 2
hidden 1
dimension 20
uid 100,0
)
*178 (MRCItem
litem &170
pos 0
dimension 20
uid 110,0
)
*179 (MRCItem
litem &171
pos 1
dimension 20
uid 1312,0
)
*180 (MRCItem
litem &172
pos 2
dimension 20
uid 1565,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*181 (MRCItem
litem &162
pos 0
dimension 20
uid 102,0
)
*182 (MRCItem
litem &164
pos 1
dimension 50
uid 103,0
)
*183 (MRCItem
litem &165
pos 2
dimension 100
uid 104,0
)
*184 (MRCItem
litem &166
pos 3
dimension 100
uid 105,0
)
*185 (MRCItem
litem &167
pos 4
dimension 50
uid 106,0
)
*186 (MRCItem
litem &168
pos 5
dimension 50
uid 107,0
)
*187 (MRCItem
litem &169
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
