{
  "module_name": "pinctrl-sm8450-lpass-lpi.c",
  "hash_id": "d89f962506f405f90d12b9582862fc868a9c788cfe5023eb0e9cb455e759139c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sm8450-lpass-lpi.c",
  "human_readable_source": "\n \n\n#include <linux/gpio/driver.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-lpass-lpi.h\"\n\nenum lpass_lpi_functions {\n\tLPI_MUX_dmic1_clk,\n\tLPI_MUX_dmic1_data,\n\tLPI_MUX_dmic2_clk,\n\tLPI_MUX_dmic2_data,\n\tLPI_MUX_dmic3_clk,\n\tLPI_MUX_dmic3_data,\n\tLPI_MUX_dmic4_clk,\n\tLPI_MUX_dmic4_data,\n\tLPI_MUX_i2s1_clk,\n\tLPI_MUX_i2s1_data,\n\tLPI_MUX_i2s1_ws,\n\tLPI_MUX_i2s2_clk,\n\tLPI_MUX_i2s2_data,\n\tLPI_MUX_i2s2_ws,\n\tLPI_MUX_i2s3_clk,\n\tLPI_MUX_i2s3_data,\n\tLPI_MUX_i2s3_ws,\n\tLPI_MUX_i2s4_clk,\n\tLPI_MUX_i2s4_data,\n\tLPI_MUX_i2s4_ws,\n\tLPI_MUX_qua_mi2s_data,\n\tLPI_MUX_qua_mi2s_sclk,\n\tLPI_MUX_qua_mi2s_ws,\n\tLPI_MUX_swr_rx_clk,\n\tLPI_MUX_swr_rx_data,\n\tLPI_MUX_swr_tx_clk,\n\tLPI_MUX_swr_tx_data,\n\tLPI_MUX_wsa_swr_clk,\n\tLPI_MUX_wsa_swr_data,\n\tLPI_MUX_wsa2_swr_clk,\n\tLPI_MUX_wsa2_swr_data,\n\tLPI_MUX_slimbus_clk,\n\tLPI_MUX_slimbus_data,\n\tLPI_MUX_ext_mclk1_a,\n\tLPI_MUX_ext_mclk1_b,\n\tLPI_MUX_ext_mclk1_c,\n\tLPI_MUX_ext_mclk1_d,\n\tLPI_MUX_ext_mclk1_e,\n\tLPI_MUX_gpio,\n\tLPI_MUX__,\n};\n\nstatic int gpio0_pins[] = { 0 };\nstatic int gpio1_pins[] = { 1 };\nstatic int gpio2_pins[] = { 2 };\nstatic int gpio3_pins[] = { 3 };\nstatic int gpio4_pins[] = { 4 };\nstatic int gpio5_pins[] = { 5 };\nstatic int gpio6_pins[] = { 6 };\nstatic int gpio7_pins[] = { 7 };\nstatic int gpio8_pins[] = { 8 };\nstatic int gpio9_pins[] = { 9 };\nstatic int gpio10_pins[] = { 10 };\nstatic int gpio11_pins[] = { 11 };\nstatic int gpio12_pins[] = { 12 };\nstatic int gpio13_pins[] = { 13 };\nstatic int gpio14_pins[] = { 14 };\nstatic int gpio15_pins[] = { 15 };\nstatic int gpio16_pins[] = { 16 };\nstatic int gpio17_pins[] = { 17 };\nstatic int gpio18_pins[] = { 18 };\nstatic int gpio19_pins[] = { 19 };\nstatic int gpio20_pins[] = { 20 };\nstatic int gpio21_pins[] = { 21 };\nstatic int gpio22_pins[] = { 22 };\n\nstatic const struct pinctrl_pin_desc sm8450_lpi_pins[] = {\n\tPINCTRL_PIN(0, \"gpio0\"),\n\tPINCTRL_PIN(1, \"gpio1\"),\n\tPINCTRL_PIN(2, \"gpio2\"),\n\tPINCTRL_PIN(3, \"gpio3\"),\n\tPINCTRL_PIN(4, \"gpio4\"),\n\tPINCTRL_PIN(5, \"gpio5\"),\n\tPINCTRL_PIN(6, \"gpio6\"),\n\tPINCTRL_PIN(7, \"gpio7\"),\n\tPINCTRL_PIN(8, \"gpio8\"),\n\tPINCTRL_PIN(9, \"gpio9\"),\n\tPINCTRL_PIN(10, \"gpio10\"),\n\tPINCTRL_PIN(11, \"gpio11\"),\n\tPINCTRL_PIN(12, \"gpio12\"),\n\tPINCTRL_PIN(13, \"gpio13\"),\n\tPINCTRL_PIN(14, \"gpio14\"),\n\tPINCTRL_PIN(15, \"gpio15\"),\n\tPINCTRL_PIN(16, \"gpio16\"),\n\tPINCTRL_PIN(17, \"gpio17\"),\n\tPINCTRL_PIN(18, \"gpio18\"),\n\tPINCTRL_PIN(19, \"gpio19\"),\n\tPINCTRL_PIN(20, \"gpio20\"),\n\tPINCTRL_PIN(21, \"gpio21\"),\n\tPINCTRL_PIN(22, \"gpio22\"),\n};\n\nstatic const char * const swr_tx_clk_groups[] = { \"gpio0\" };\nstatic const char * const swr_tx_data_groups[] = { \"gpio1\", \"gpio2\", \"gpio14\" };\nstatic const char * const swr_rx_clk_groups[] = { \"gpio3\" };\nstatic const char * const swr_rx_data_groups[] = { \"gpio4\", \"gpio5\" };\nstatic const char * const dmic1_clk_groups[] = { \"gpio6\" };\nstatic const char * const dmic1_data_groups[] = { \"gpio7\" };\nstatic const char * const dmic2_clk_groups[] = { \"gpio8\" };\nstatic const char * const dmic2_data_groups[] = { \"gpio9\" };\nstatic const char * const dmic4_clk_groups[] = { \"gpio17\" };\nstatic const char * const dmic4_data_groups[] = { \"gpio18\" };\nstatic const char * const i2s2_clk_groups[] = { \"gpio10\" };\nstatic const char * const i2s2_ws_groups[] = { \"gpio11\" };\nstatic const char * const dmic3_clk_groups[] = { \"gpio12\" };\nstatic const char * const dmic3_data_groups[] = { \"gpio13\" };\nstatic const char * const qua_mi2s_sclk_groups[] = { \"gpio0\" };\nstatic const char * const qua_mi2s_ws_groups[] = { \"gpio1\" };\nstatic const char * const qua_mi2s_data_groups[] = { \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\" };\nstatic const char * const i2s1_clk_groups[] = { \"gpio6\" };\nstatic const char * const i2s1_ws_groups[] = { \"gpio7\" };\nstatic const char * const i2s1_data_groups[] = { \"gpio8\", \"gpio9\" };\nstatic const char * const wsa_swr_clk_groups[] = { \"gpio10\" };\nstatic const char * const wsa_swr_data_groups[] = { \"gpio11\" };\nstatic const char * const wsa2_swr_clk_groups[] = { \"gpio15\" };\nstatic const char * const wsa2_swr_data_groups[] = { \"gpio16\" };\nstatic const char * const i2s2_data_groups[] = { \"gpio15\", \"gpio16\" };\nstatic const char * const i2s4_ws_groups[] = { \"gpio13\" };\nstatic const char * const i2s4_clk_groups[] = { \"gpio12\" };\nstatic const char * const i2s4_data_groups[] = { \"gpio17\", \"gpio18\" };\nstatic const char * const slimbus_clk_groups[] = { \"gpio19\"};\nstatic const char * const i2s3_clk_groups[] = { \"gpio19\"};\nstatic const char * const i2s3_ws_groups[] = { \"gpio20\"};\nstatic const char * const i2s3_data_groups[] = { \"gpio21\", \"gpio22\"};\nstatic const char * const slimbus_data_groups[] = { \"gpio20\"};\nstatic const char * const ext_mclk1_c_groups[] = { \"gpio5\" };\nstatic const char * const ext_mclk1_b_groups[] = { \"gpio9\" };\nstatic const char * const ext_mclk1_a_groups[] = { \"gpio13\" };\nstatic const char * const ext_mclk1_d_groups[] = { \"gpio14\" };\nstatic const char * const ext_mclk1_e_groups[] = { \"gpio22\" };\n\nstatic const struct lpi_pingroup sm8450_groups[] = {\n\tLPI_PINGROUP(0, 0, swr_tx_clk, qua_mi2s_sclk, _, _),\n\tLPI_PINGROUP(1, 2, swr_tx_data, qua_mi2s_ws, _, _),\n\tLPI_PINGROUP(2, 4, swr_tx_data, qua_mi2s_data, _, _),\n\tLPI_PINGROUP(3, 8, swr_rx_clk, qua_mi2s_data, _, _),\n\tLPI_PINGROUP(4, 10, swr_rx_data, qua_mi2s_data, _, _),\n\tLPI_PINGROUP(5, 12, swr_rx_data, ext_mclk1_c, qua_mi2s_data, _),\n\tLPI_PINGROUP(6, LPI_NO_SLEW, dmic1_clk, i2s1_clk, _,  _),\n\tLPI_PINGROUP(7, LPI_NO_SLEW, dmic1_data, i2s1_ws, _, _),\n\tLPI_PINGROUP(8, LPI_NO_SLEW, dmic2_clk, i2s1_data, _, _),\n\tLPI_PINGROUP(9, LPI_NO_SLEW, dmic2_data, i2s1_data, ext_mclk1_b, _),\n\tLPI_PINGROUP(10, 16, i2s2_clk, wsa_swr_clk, _, _),\n\tLPI_PINGROUP(11, 18, i2s2_ws, wsa_swr_data, _, _),\n\tLPI_PINGROUP(12, LPI_NO_SLEW, dmic3_clk, i2s4_clk, _, _),\n\tLPI_PINGROUP(13, LPI_NO_SLEW, dmic3_data, i2s4_ws, ext_mclk1_a, _),\n\tLPI_PINGROUP(14, 6, swr_tx_data, ext_mclk1_d, _, _),\n\tLPI_PINGROUP(15, 20, i2s2_data, wsa2_swr_clk, _, _),\n\tLPI_PINGROUP(16, 22, i2s2_data, wsa2_swr_data, _, _),\n\tLPI_PINGROUP(17, LPI_NO_SLEW, dmic4_clk, i2s4_data, _, _),\n\tLPI_PINGROUP(18, LPI_NO_SLEW, dmic4_data, i2s4_data, _, _),\n\tLPI_PINGROUP(19, LPI_NO_SLEW, i2s3_clk, slimbus_clk, _, _),\n\tLPI_PINGROUP(20, LPI_NO_SLEW, i2s3_ws, slimbus_data, _, _),\n\tLPI_PINGROUP(21, LPI_NO_SLEW, i2s3_data, _, _, _),\n\tLPI_PINGROUP(22, LPI_NO_SLEW, i2s3_data, ext_mclk1_e, _, _),\n};\n\nstatic const struct lpi_function sm8450_functions[] = {\n\tLPI_FUNCTION(dmic1_clk),\n\tLPI_FUNCTION(dmic1_data),\n\tLPI_FUNCTION(dmic2_clk),\n\tLPI_FUNCTION(dmic2_data),\n\tLPI_FUNCTION(dmic3_clk),\n\tLPI_FUNCTION(dmic3_data),\n\tLPI_FUNCTION(dmic4_clk),\n\tLPI_FUNCTION(dmic4_data),\n\tLPI_FUNCTION(i2s1_clk),\n\tLPI_FUNCTION(i2s1_data),\n\tLPI_FUNCTION(i2s1_ws),\n\tLPI_FUNCTION(i2s2_clk),\n\tLPI_FUNCTION(i2s2_data),\n\tLPI_FUNCTION(i2s2_ws),\n\tLPI_FUNCTION(i2s3_clk),\n\tLPI_FUNCTION(i2s3_data),\n\tLPI_FUNCTION(i2s3_ws),\n\tLPI_FUNCTION(i2s4_clk),\n\tLPI_FUNCTION(i2s4_data),\n\tLPI_FUNCTION(i2s4_ws),\n\tLPI_FUNCTION(qua_mi2s_data),\n\tLPI_FUNCTION(qua_mi2s_sclk),\n\tLPI_FUNCTION(qua_mi2s_ws),\n\tLPI_FUNCTION(swr_rx_clk),\n\tLPI_FUNCTION(swr_rx_data),\n\tLPI_FUNCTION(swr_tx_clk),\n\tLPI_FUNCTION(swr_tx_data),\n\tLPI_FUNCTION(slimbus_clk),\n\tLPI_FUNCTION(slimbus_data),\n\tLPI_FUNCTION(wsa_swr_clk),\n\tLPI_FUNCTION(wsa_swr_data),\n\tLPI_FUNCTION(wsa2_swr_clk),\n\tLPI_FUNCTION(wsa2_swr_data),\n\tLPI_FUNCTION(ext_mclk1_a),\n\tLPI_FUNCTION(ext_mclk1_b),\n\tLPI_FUNCTION(ext_mclk1_c),\n\tLPI_FUNCTION(ext_mclk1_d),\n\tLPI_FUNCTION(ext_mclk1_e),\n};\n\nstatic const struct lpi_pinctrl_variant_data sm8450_lpi_data = {\n\t.pins = sm8450_lpi_pins,\n\t.npins = ARRAY_SIZE(sm8450_lpi_pins),\n\t.groups = sm8450_groups,\n\t.ngroups = ARRAY_SIZE(sm8450_groups),\n\t.functions = sm8450_functions,\n\t.nfunctions = ARRAY_SIZE(sm8450_functions),\n};\n\nstatic const struct of_device_id lpi_pinctrl_of_match[] = {\n\t{\n\t       .compatible = \"qcom,sm8450-lpass-lpi-pinctrl\",\n\t       .data = &sm8450_lpi_data,\n\t},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n\nstatic struct platform_driver lpi_pinctrl_driver = {\n\t.driver = {\n\t\t   .name = \"qcom-sm8450-lpass-lpi-pinctrl\",\n\t\t   .of_match_table = lpi_pinctrl_of_match,\n\t},\n\t.probe = lpi_pinctrl_probe,\n\t.remove = lpi_pinctrl_remove,\n};\n\nmodule_platform_driver(lpi_pinctrl_driver);\nMODULE_DESCRIPTION(\"QTI SM8450 LPI GPIO pin control driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}