0.7
2020.2
Oct 13 2023
20:47:58
X:/1-Projiect/3-FPGA/POC_Design/POC.sim/sim_1/synth/func/xsim/POC_test_func_synth.v,1740409756,verilog,,X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sim_1/new/POC_test.v,,glbl;top,,,,,,,,
X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sim_1/new/POC_test.v,1740409026,verilog,,,,POC_test,,,,,,,,
