# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do pwm_led_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/MSEE/5363/Week2/DE10LiteADC/source {D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT_6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:29 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/source" D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT_6.v 
# -- Compiling module SEG7_LUT_6
# 
# Top level modules:
# 	SEG7_LUT_6
# End time: 16:53:29 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/MSEE/5363/Week2/DE10LiteADC/source {D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:29 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/source" D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v 
# -- Compiling module SEG7_LUT
# 
# Top level modules:
# 	SEG7_LUT
# End time: 16:53:29 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/MSEE/5363/Week2/DE10LiteADC/source {D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:29 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/source" D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_gen.v 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 16:53:29 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/MSEE/5363/Week2/DE10LiteADC/source {D:/MSEE/5363/Week2/DE10LiteADC/source/debouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:29 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/source" D:/MSEE/5363/Week2/DE10LiteADC/source/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 16:53:30 on Apr 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/MSEE/5363/Week2/DE10LiteADC {D:/MSEE/5363/Week2/DE10LiteADC/pwm_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:30 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MSEE/5363/Week2/DE10LiteADC" D:/MSEE/5363/Week2/DE10LiteADC/pwm_pll.v 
# -- Compiling module pwm_pll
# 
# Top level modules:
# 	pwm_pll
# End time: 16:53:30 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/MSEE/5363/Week2/DE10LiteADC/db {D:/MSEE/5363/Week2/DE10LiteADC/db/pwm_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:30 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/db" D:/MSEE/5363/Week2/DE10LiteADC/db/pwm_pll_altpll.v 
# -- Compiling module pwm_pll_altpll
# 
# Top level modules:
# 	pwm_pll_altpll
# End time: 16:53:30 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib ADC
# vmap ADC ADC
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap ADC ADC 
# Modifying modelsim.ini
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:30 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v 
# -- Compiling module ADC
# 
# Top level modules:
# 	ADC
# End time: 16:53:30 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:30 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 16:53:30 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:30 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 16:53:30 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:31 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v 
# -- Compiling module ADC_mm_interconnect_0
# 
# Top level modules:
# 	ADC_mm_interconnect_0
# End time: 16:53:31 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:31 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module ADC_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	ADC_mm_interconnect_0_avalon_st_adapter
# End time: 16:53:31 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:31 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 16:53:31 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:31 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v 
# -- Compiling module ADC_modular_adc_0
# 
# Top level modules:
# 	ADC_modular_adc_0
# End time: 16:53:31 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:31 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v 
# -- Compiling module ADC_modular_adc_0_avalon_st_adapter_001
# 
# Top level modules:
# 	ADC_modular_adc_0_avalon_st_adapter_001
# End time: 16:53:31 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:31 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v 
# -- Compiling module ADC_modular_adc_0_avalon_st_adapter
# 
# Top level modules:
# 	ADC_modular_adc_0_avalon_st_adapter
# End time: 16:53:31 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:31 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v 
# -- Compiling module altera_modular_adc_sequencer
# 
# Top level modules:
# 	altera_modular_adc_sequencer
# End time: 16:53:31 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:31 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v 
# -- Compiling module altera_modular_adc_sequencer_csr
# 
# Top level modules:
# 	altera_modular_adc_sequencer_csr
# End time: 16:53:32 on Apr 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:32 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 
# -- Compiling module altera_modular_adc_sequencer_ctrl
# 
# Top level modules:
# 	altera_modular_adc_sequencer_ctrl
# End time: 16:53:32 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:32 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v 
# -- Compiling module ADC_modular_adc_0_adc_monitor_internal
# 
# Top level modules:
# 	ADC_modular_adc_0_adc_monitor_internal
# End time: 16:53:32 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:32 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v 
# -- Compiling module altera_trace_adc_monitor_wa_inst
# 
# Top level modules:
# 	altera_trace_adc_monitor_wa_inst
# End time: 16:53:32 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:32 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v 
# -- Compiling module altera_modular_adc_control
# 
# Top level modules:
# 	altera_modular_adc_control
# End time: 16:53:32 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:32 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 
# -- Compiling module altera_modular_adc_control_avrg_fifo
# 
# Top level modules:
# 	altera_modular_adc_control_avrg_fifo
# End time: 16:53:32 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:32 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v 
# -- Compiling module altera_modular_adc_control_fsm
# 
# Top level modules:
# 	altera_modular_adc_control_fsm
# End time: 16:53:32 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:32 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v 
# -- Compiling module chsel_code_converter_sw_to_hw
# 
# Top level modules:
# 	chsel_code_converter_sw_to_hw
# End time: 16:53:32 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:33 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 
# -- Compiling module fiftyfivenm_adcblock_primitive_wrapper
# 
# Top level modules:
# 	fiftyfivenm_adcblock_primitive_wrapper
# End time: 16:53:33 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:33 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 
# ** Warning: (vlog-2083) D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v(24): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module fiftyfivenm_adcblock_top_wrapper
# 
# Top level modules:
# 	fiftyfivenm_adcblock_top_wrapper
# End time: 16:53:33 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_mm_bridge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:33 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_mm_bridge.v 
# -- Compiling module altera_avalon_mm_bridge
# 
# Top level modules:
# 	altera_avalon_mm_bridge
# End time: 16:53:33 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:33 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v 
# -- Compiling module ADC_master_0
# 
# Top level modules:
# 	ADC_master_0
# End time: 16:53:33 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:33 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 16:53:33 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:33 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 16:53:33 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:33 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 16:53:33 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:33 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 16:53:33 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:33 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 16:53:34 on Apr 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:34 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 16:53:34 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:34 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 16:53:34 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:34 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 16:53:34 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:34 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 16:53:34 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:34 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 16:53:34 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:34 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 16:53:34 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:34 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 16:53:34 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:34 on Apr 24,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v 
# -- Compiling module ADC_altpll_0_dffpipe_l2c
# -- Compiling module ADC_altpll_0_stdsync_sv6
# -- Compiling module ADC_altpll_0_altpll_gr22
# -- Compiling module ADC_altpll_0
# 
# Top level modules:
# 	ADC_altpll_0
# End time: 16:53:34 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:35 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 16:53:35 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:35 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 16:53:35 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:35 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 16:53:35 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:35 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module ADC_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	ADC_mm_interconnect_0_rsp_mux
# End time: 16:53:35 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:35 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:53:35 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:35 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module ADC_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	ADC_mm_interconnect_0_rsp_demux
# End time: 16:53:35 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:35 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module ADC_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	ADC_mm_interconnect_0_cmd_mux
# End time: 16:53:35 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:36 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module ADC_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	ADC_mm_interconnect_0_cmd_demux
# End time: 16:53:36 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:36 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv 
# -- Compiling module ADC_mm_interconnect_0_router_002_default_decode
# -- Compiling module ADC_mm_interconnect_0_router_002
# 
# Top level modules:
# 	ADC_mm_interconnect_0_router_002
# End time: 16:53:36 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:36 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv 
# -- Compiling module ADC_mm_interconnect_0_router_001_default_decode
# -- Compiling module ADC_mm_interconnect_0_router_001
# 
# Top level modules:
# 	ADC_mm_interconnect_0_router_001
# End time: 16:53:36 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:36 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv 
# -- Compiling module ADC_mm_interconnect_0_router_default_decode
# -- Compiling module ADC_mm_interconnect_0_router
# 
# Top level modules:
# 	ADC_mm_interconnect_0_router
# End time: 16:53:36 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:36 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 16:53:36 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:36 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 16:53:36 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:36 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 16:53:37 on Apr 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 16:53:37 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv 
# -- Compiling module ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1
# 
# Top level modules:
# 	ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1
# End time: 16:53:37 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv 
# -- Compiling module ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0
# 
# Top level modules:
# 	ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0
# End time: 16:53:37 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv 
# -- Compiling module ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0
# 
# Top level modules:
# 	ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0
# End time: 16:53:37 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv 
# -- Compiling module ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1
# 
# Top level modules:
# 	ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1
# End time: 16:53:37 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv 
# -- Compiling module ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0
# 
# Top level modules:
# 	ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0
# End time: 16:53:37 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:37 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv 
# -- Compiling module ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0
# 
# Top level modules:
# 	ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0
# End time: 16:53:38 on Apr 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_splitter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:38 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_splitter.sv 
# -- Compiling module altera_avalon_st_splitter
# 
# Top level modules:
# 	altera_avalon_st_splitter
# End time: 16:53:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:38 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv 
# -- Compiling package altera_trace_monitor_endpoint_wpackage
# -- Compiling module altera_trace_monitor_endpoint_wrapper
# -- Importing package altera_trace_monitor_endpoint_wpackage
# -- Compiling module altera_trace_monitor_endpoint
# 
# Top level modules:
# 	altera_trace_monitor_endpoint_wrapper
# End time: 16:53:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:38 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv 
# -- Compiling module altera_trace_adc_monitor_timestamp_manager
# -- Compiling module altera_trace_adc_monitor_issp
# -- Compiling module altera_trace_adc_monitor_capture_interface
# -- Compiling module altera_trace_adc_monitor_core
# 
# Top level modules:
# 	altera_trace_adc_monitor_core
# End time: 16:53:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_wa.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:38 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_wa.sv 
# -- Compiling module altera_trace_adc_monitor_wa
# 
# Top level modules:
# 	altera_trace_adc_monitor_wa
# End time: 16:53:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:38 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_p2b_adapter.sv 
# -- Compiling module ADC_master_0_p2b_adapter
# 
# Top level modules:
# 	ADC_master_0_p2b_adapter
# End time: 16:53:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:38 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv 
# -- Compiling module ADC_master_0_b2p_adapter
# 
# Top level modules:
# 	ADC_master_0_b2p_adapter
# End time: 16:53:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules {D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:38 on Apr 24,2023
# vlog -reportprogress 300 -sv -work ADC "+incdir+D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules" D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_timing_adt.sv 
# -- Compiling module ADC_master_0_timing_adt
# 
# Top level modules:
# 	ADC_master_0_timing_adt
# End time: 16:53:38 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/MSEE/5363/Week2/DE10LiteADC/source/adc_sequencer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:39 on Apr 24,2023
# vcom -reportprogress 300 -93 -work work D:/MSEE/5363/Week2/DE10LiteADC/source/adc_sequencer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_sequencer
# -- Compiling architecture arch of adc_sequencer
# End time: 16:53:39 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:39 on Apr 24,2023
# vcom -reportprogress 300 -93 -work work D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_led7
# -- Compiling architecture arch of adc_led7
# End time: 16:53:39 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/MSEE/5363/Week2/DE10LiteADC/source/ADC_connect.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:39 on Apr 24,2023
# vcom -reportprogress 300 -93 -work work D:/MSEE/5363/Week2/DE10LiteADC/source/ADC_connect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ADC_connect
# -- Compiling architecture arch of ADC_connect
# End time: 16:53:39 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.adc_connect
# vsim -gui -l msim_transcript work.adc_connect 
# Start time: 16:54:42 on Apr 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adc_connect(arch)
# Loading ieee.numeric_std(body)
# Loading work.adc_sequencer(arch)
# Loading work.adc_led7(arch)
# ** Warning: (vsim-8683) Uninitialized out port /adc_connect/adc_led7_inst/led7(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position end  sim:/adc_connect/led7
add wave -position end  sim:/adc_connect/clk
add wave -position end  sim:/adc_connect/reset_n
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_waitrequest
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_readdata
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_readdatavalid
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_burstcount
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_writedata
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_address
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_write
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_read
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_byteenable
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_debugaccess
add wave -position end  sim:/adc_connect/modular_adc_0_valid
add wave -position end  sim:/adc_connect/modular_adc_0_channel
add wave -position end  sim:/adc_connect/modular_adc_0_data
add wave -position end  sim:/adc_connect/modular_adc_0_response_empty
add wave -position end  sim:/adc_connect/modular_adc_0_startofpacket
add wave -position end  sim:/adc_connect/modular_adc_0_endofpacket
add wave -position end  sim:/adc_connect/pll_adc_clk_50m_wire
add wave -position end  sim:/adc_connect/pll_cascade_c0_wire
add wave -position end  sim:/adc_connect/pll_adc_c0_wire
add wave -position end  sim:/adc_connect/adc_pll_locked_wire
add wave -position end  sim:/adc_connect/pll_cascade_locked_reset_wire
add wave -position end  sim:/adc_connect/wire_avm_m0_address
add wave -position end  sim:/adc_connect/wire_avm_m0_chipselect
add wave -position end  sim:/adc_connect/wire_avm_m0_read
add wave -position end  sim:/adc_connect/wire_avm_m0_waitrequest
add wave -position end  sim:/adc_connect/wire_avm_m0_readdata
add wave -position end  sim:/adc_connect/wire_avm_m0_write
add wave -position end  sim:/adc_connect/wire_avm_m0_writedata
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_valid
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_channel
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_data
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_startofpacket
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_endofpacket
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_connect/adc_led7_inst
# ** Note: The value of 'res' is 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_connect/adc_led7_inst
run
run
run
run
run
run
run
vsim -gui -l msim_transcript work.adc_connect -t ns
# End time: 16:55:58 on Apr 24,2023, Elapsed time: 0:01:16
# Errors: 0, Warnings: 2
# vsim -gui -l msim_transcript work.adc_connect -t ns 
# Start time: 16:55:58 on Apr 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adc_connect(arch)
# Loading ieee.numeric_std(body)
# Loading work.adc_sequencer(arch)
# Loading work.adc_led7(arch)
# ** Warning: (vsim-8683) Uninitialized out port /adc_connect/adc_led7_inst/led7(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /adc_connect/adc_led7_inst
# ** Note: The value of 'res' is 0
#    Time: 0 ns  Iteration: 0  Instance: /adc_connect/adc_led7_inst
run
run
run
run
add wave -position end  sim:/adc_connect/led7
add wave -position end  sim:/adc_connect/clk
add wave -position end  sim:/adc_connect/reset_n
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_waitrequest
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_readdata
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_readdatavalid
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_burstcount
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_writedata
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_address
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_write
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_read
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_byteenable
add wave -position end  sim:/adc_connect/mm_bridge_0_s0_debugaccess
add wave -position end  sim:/adc_connect/modular_adc_0_valid
add wave -position end  sim:/adc_connect/modular_adc_0_channel
add wave -position end  sim:/adc_connect/modular_adc_0_data
add wave -position end  sim:/adc_connect/modular_adc_0_response_empty
add wave -position end  sim:/adc_connect/modular_adc_0_startofpacket
add wave -position end  sim:/adc_connect/modular_adc_0_endofpacket
add wave -position end  sim:/adc_connect/pll_adc_clk_50m_wire
add wave -position end  sim:/adc_connect/pll_cascade_c0_wire
add wave -position end  sim:/adc_connect/pll_adc_c0_wire
add wave -position end  sim:/adc_connect/adc_pll_locked_wire
add wave -position end  sim:/adc_connect/pll_cascade_locked_reset_wire
add wave -position end  sim:/adc_connect/wire_avm_m0_address
add wave -position end  sim:/adc_connect/wire_avm_m0_chipselect
add wave -position end  sim:/adc_connect/wire_avm_m0_read
add wave -position end  sim:/adc_connect/wire_avm_m0_waitrequest
add wave -position end  sim:/adc_connect/wire_avm_m0_readdata
add wave -position end  sim:/adc_connect/wire_avm_m0_write
add wave -position end  sim:/adc_connect/wire_avm_m0_writedata
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_valid
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_channel
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_data
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_startofpacket
add wave -position end  sim:/adc_connect/wire_avl_str_adc_pwm_endofpacket
run
force -freeze sim:/adc_connect/led7 111111 0
# Value length (6) does not equal array index length (24).
# 
# ** Error: (vsim-4011) Invalid force value: 111111 0.
# 
run
force -freeze sim:/adc_connect/led7 #1111111111111111 0
# Value length (17) does not equal array index length (24).
# 
# ** Error: (vsim-4011) Invalid force value: {#1111111111111111} 0.
# 
# End time: 16:58:03 on Apr 24,2023, Elapsed time: 0:02:05
# Errors: 2, Warnings: 2
