{"vcs1":{"timestamp_begin":1769423946.606646173, "rt":6.33, "ut":6.04, "st":0.17}}
{"vcselab":{"timestamp_begin":1769423952.984852251, "rt":0.36, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769423953.379644860, "rt":0.22, "ut":0.16, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769423946.342365853}
{"VCS_COMP_START_TIME": 1769423946.342365853}
{"VCS_COMP_END_TIME": 1769423953.642158808}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 344692}}
{"vcselab": {"peak_mem": 173708}}
