<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>NVPTXInstrInfo.cpp source code [llvm/llvm/lib/Target/NVPTX/NVPTXInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/NVPTX/NVPTXInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>NVPTX</a>/<a href='NVPTXInstrInfo.cpp.html'>NVPTXInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- NVPTXInstrInfo.cpp - NVPTX Instruction Information -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the NVPTX implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="NVPTXInstrInfo.h.html">"NVPTXInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="NVPTX.h.html">"NVPTX.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="NVPTXTargetMachine.h.html">"NVPTXTargetMachine.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html">"NVPTXGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="28">28</th><td><em>void</em> <a class="type" href="NVPTXInstrInfo.h.html#llvm::NVPTXInstrInfo" title='llvm::NVPTXInstrInfo' data-ref="llvm::NVPTXInstrInfo" data-ref-filename="llvm..NVPTXInstrInfo">NVPTXInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZN4llvm14NVPTXInstrInfo6anchorEv" title='llvm::NVPTXInstrInfo::anchor' data-ref="_ZN4llvm14NVPTXInstrInfo6anchorEv" data-ref-filename="_ZN4llvm14NVPTXInstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><a class="type" href="NVPTXInstrInfo.h.html#llvm::NVPTXInstrInfo" title='llvm::NVPTXInstrInfo' data-ref="llvm::NVPTXInstrInfo" data-ref-filename="llvm..NVPTXInstrInfo">NVPTXInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm14NVPTXInstrInfoC1Ev" title='llvm::NVPTXInstrInfo::NVPTXInstrInfo' data-ref="_ZN4llvm14NVPTXInstrInfoC1Ev" data-ref-filename="_ZN4llvm14NVPTXInstrInfoC1Ev">NVPTXInstrInfo</dfn>() : <a class="type" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTXGenInstrInfo" title='llvm::NVPTXGenInstrInfo' data-ref="llvm::NVPTXGenInstrInfo" data-ref-filename="llvm..NVPTXGenInstrInfo">NVPTXGenInstrInfo</a><a class="ref fn" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#_ZN4llvm17NVPTXGenInstrInfoC1Eiiii" title='llvm::NVPTXGenInstrInfo::NVPTXGenInstrInfo' data-ref="_ZN4llvm17NVPTXGenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm17NVPTXGenInstrInfoC1Eiiii">(</a>), <a class="member field" href="NVPTXInstrInfo.h.html#llvm::NVPTXInstrInfo::RegInfo" title='llvm::NVPTXInstrInfo::RegInfo' data-ref="llvm::NVPTXInstrInfo::RegInfo" data-ref-filename="llvm..NVPTXInstrInfo..RegInfo">RegInfo</a><a class="ref fn" href="NVPTXRegisterInfo.h.html#_ZN4llvm17NVPTXRegisterInfoC1Ev" title='llvm::NVPTXRegisterInfo::NVPTXRegisterInfo' data-ref="_ZN4llvm17NVPTXRegisterInfoC1Ev" data-ref-filename="_ZN4llvm17NVPTXRegisterInfoC1Ev">(</a>) {}</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><em>void</em> <a class="type" href="NVPTXInstrInfo.h.html#llvm::NVPTXInstrInfo" title='llvm::NVPTXInstrInfo' data-ref="llvm::NVPTXInstrInfo" data-ref-filename="llvm..NVPTXInstrInfo">NVPTXInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14NVPTXInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::NVPTXInstrInfo::copyPhysReg' data-ref="_ZNK4llvm14NVPTXInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm14NVPTXInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1MBB" data-ref-filename="1MBB">MBB</dfn>,</td></tr>
<tr><th id="33">33</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="2I" title='I' data-type='MachineBasicBlock::iterator' data-ref="2I" data-ref-filename="2I">I</dfn>,</td></tr>
<tr><th id="34">34</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="3DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="3DL" data-ref-filename="3DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="4DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="4DestReg" data-ref-filename="4DestReg">DestReg</dfn>,</td></tr>
<tr><th id="35">35</th><td>                                 <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="5SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="5SrcReg" data-ref-filename="5SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="6KillSrc" title='KillSrc' data-type='bool' data-ref="6KillSrc" data-ref-filename="6KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="36">36</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="7MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="7MRI" data-ref-filename="7MRI">MRI</dfn> = <a class="local col1 ref" href="#1MBB" title='MBB' data-ref="1MBB" data-ref-filename="1MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="37">37</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="8DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</dfn> = <a class="local col7 ref" href="#7MRI" title='MRI' data-ref="7MRI" data-ref-filename="7MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#4DestReg" title='DestReg' data-ref="4DestReg" data-ref-filename="4DestReg">DestReg</a>);</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="9SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="9SrcRC" data-ref-filename="9SrcRC">SrcRC</dfn> = <a class="local col7 ref" href="#7MRI" title='MRI' data-ref="7MRI" data-ref-filename="7MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#5SrcReg" title='SrcReg' data-ref="5SrcReg" data-ref-filename="5SrcReg">SrcReg</a>);</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <b>if</b> (<a class="member field" href="NVPTXInstrInfo.h.html#llvm::NVPTXInstrInfo::RegInfo" title='llvm::NVPTXInstrInfo::RegInfo' data-ref="llvm::NVPTXInstrInfo::RegInfo" data-ref-filename="llvm..NVPTXInstrInfo..RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col8 ref" href="#8DestRC" title='DestRC' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</a>) != <a class="member field" href="NVPTXInstrInfo.h.html#llvm::NVPTXInstrInfo::RegInfo" title='llvm::NVPTXInstrInfo::RegInfo' data-ref="llvm::NVPTXInstrInfo::RegInfo" data-ref-filename="llvm..NVPTXInstrInfo..RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col9 ref" href="#9SrcRC" title='SrcRC' data-ref="9SrcRC" data-ref-filename="9SrcRC">SrcRC</a>))</td></tr>
<tr><th id="41">41</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Copy one register into another with a different width"</q>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="10Op" title='Op' data-type='unsigned int' data-ref="10Op" data-ref-filename="10Op">Op</dfn>;</td></tr>
<tr><th id="44">44</th><td>  <b>if</b> (<a class="local col8 ref" href="#8DestRC" title='DestRC' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Int1RegsRegClass" title='llvm::NVPTX::Int1RegsRegClass' data-ref="llvm::NVPTX::Int1RegsRegClass" data-ref-filename="llvm..NVPTX..Int1RegsRegClass">Int1RegsRegClass</a>) {</td></tr>
<tr><th id="45">45</th><td>    <a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a> = <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::IMOV1rr" title='llvm::NVPTX::IMOV1rr' data-ref="llvm::NVPTX::IMOV1rr" data-ref-filename="llvm..NVPTX..IMOV1rr">IMOV1rr</a>;</td></tr>
<tr><th id="46">46</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8DestRC" title='DestRC' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Int16RegsRegClass" title='llvm::NVPTX::Int16RegsRegClass' data-ref="llvm::NVPTX::Int16RegsRegClass" data-ref-filename="llvm..NVPTX..Int16RegsRegClass">Int16RegsRegClass</a>) {</td></tr>
<tr><th id="47">47</th><td>    <a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a> = <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::IMOV16rr" title='llvm::NVPTX::IMOV16rr' data-ref="llvm::NVPTX::IMOV16rr" data-ref-filename="llvm..NVPTX..IMOV16rr">IMOV16rr</a>;</td></tr>
<tr><th id="48">48</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8DestRC" title='DestRC' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Int32RegsRegClass" title='llvm::NVPTX::Int32RegsRegClass' data-ref="llvm::NVPTX::Int32RegsRegClass" data-ref-filename="llvm..NVPTX..Int32RegsRegClass">Int32RegsRegClass</a>) {</td></tr>
<tr><th id="49">49</th><td>    <a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a> = (<a class="local col9 ref" href="#9SrcRC" title='SrcRC' data-ref="9SrcRC" data-ref-filename="9SrcRC">SrcRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Int32RegsRegClass" title='llvm::NVPTX::Int32RegsRegClass' data-ref="llvm::NVPTX::Int32RegsRegClass" data-ref-filename="llvm..NVPTX..Int32RegsRegClass">Int32RegsRegClass</a> ? <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::IMOV32rr" title='llvm::NVPTX::IMOV32rr' data-ref="llvm::NVPTX::IMOV32rr" data-ref-filename="llvm..NVPTX..IMOV32rr">IMOV32rr</a></td></tr>
<tr><th id="50">50</th><td>                                             : <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::BITCONVERT_32_F2I" title='llvm::NVPTX::BITCONVERT_32_F2I' data-ref="llvm::NVPTX::BITCONVERT_32_F2I" data-ref-filename="llvm..NVPTX..BITCONVERT_32_F2I">BITCONVERT_32_F2I</a>);</td></tr>
<tr><th id="51">51</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8DestRC" title='DestRC' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Int64RegsRegClass" title='llvm::NVPTX::Int64RegsRegClass' data-ref="llvm::NVPTX::Int64RegsRegClass" data-ref-filename="llvm..NVPTX..Int64RegsRegClass">Int64RegsRegClass</a>) {</td></tr>
<tr><th id="52">52</th><td>    <a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a> = (<a class="local col9 ref" href="#9SrcRC" title='SrcRC' data-ref="9SrcRC" data-ref-filename="9SrcRC">SrcRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Int64RegsRegClass" title='llvm::NVPTX::Int64RegsRegClass' data-ref="llvm::NVPTX::Int64RegsRegClass" data-ref-filename="llvm..NVPTX..Int64RegsRegClass">Int64RegsRegClass</a> ? <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::IMOV64rr" title='llvm::NVPTX::IMOV64rr' data-ref="llvm::NVPTX::IMOV64rr" data-ref-filename="llvm..NVPTX..IMOV64rr">IMOV64rr</a></td></tr>
<tr><th id="53">53</th><td>                                             : <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::BITCONVERT_64_F2I" title='llvm::NVPTX::BITCONVERT_64_F2I' data-ref="llvm::NVPTX::BITCONVERT_64_F2I" data-ref-filename="llvm..NVPTX..BITCONVERT_64_F2I">BITCONVERT_64_F2I</a>);</td></tr>
<tr><th id="54">54</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8DestRC" title='DestRC' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Float16RegsRegClass" title='llvm::NVPTX::Float16RegsRegClass' data-ref="llvm::NVPTX::Float16RegsRegClass" data-ref-filename="llvm..NVPTX..Float16RegsRegClass">Float16RegsRegClass</a>) {</td></tr>
<tr><th id="55">55</th><td>    <a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a> = (<a class="local col9 ref" href="#9SrcRC" title='SrcRC' data-ref="9SrcRC" data-ref-filename="9SrcRC">SrcRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Float16RegsRegClass" title='llvm::NVPTX::Float16RegsRegClass' data-ref="llvm::NVPTX::Float16RegsRegClass" data-ref-filename="llvm..NVPTX..Float16RegsRegClass">Float16RegsRegClass</a> ? <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::FMOV16rr" title='llvm::NVPTX::FMOV16rr' data-ref="llvm::NVPTX::FMOV16rr" data-ref-filename="llvm..NVPTX..FMOV16rr">FMOV16rr</a></td></tr>
<tr><th id="56">56</th><td>                                               : <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::BITCONVERT_16_I2F" title='llvm::NVPTX::BITCONVERT_16_I2F' data-ref="llvm::NVPTX::BITCONVERT_16_I2F" data-ref-filename="llvm..NVPTX..BITCONVERT_16_I2F">BITCONVERT_16_I2F</a>);</td></tr>
<tr><th id="57">57</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8DestRC" title='DestRC' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Float16x2RegsRegClass" title='llvm::NVPTX::Float16x2RegsRegClass' data-ref="llvm::NVPTX::Float16x2RegsRegClass" data-ref-filename="llvm..NVPTX..Float16x2RegsRegClass">Float16x2RegsRegClass</a>) {</td></tr>
<tr><th id="58">58</th><td>    <a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a> = <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::IMOV32rr" title='llvm::NVPTX::IMOV32rr' data-ref="llvm::NVPTX::IMOV32rr" data-ref-filename="llvm..NVPTX..IMOV32rr">IMOV32rr</a>;</td></tr>
<tr><th id="59">59</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8DestRC" title='DestRC' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Float32RegsRegClass" title='llvm::NVPTX::Float32RegsRegClass' data-ref="llvm::NVPTX::Float32RegsRegClass" data-ref-filename="llvm..NVPTX..Float32RegsRegClass">Float32RegsRegClass</a>) {</td></tr>
<tr><th id="60">60</th><td>    <a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a> = (<a class="local col9 ref" href="#9SrcRC" title='SrcRC' data-ref="9SrcRC" data-ref-filename="9SrcRC">SrcRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Float32RegsRegClass" title='llvm::NVPTX::Float32RegsRegClass' data-ref="llvm::NVPTX::Float32RegsRegClass" data-ref-filename="llvm..NVPTX..Float32RegsRegClass">Float32RegsRegClass</a> ? <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::FMOV32rr" title='llvm::NVPTX::FMOV32rr' data-ref="llvm::NVPTX::FMOV32rr" data-ref-filename="llvm..NVPTX..FMOV32rr">FMOV32rr</a></td></tr>
<tr><th id="61">61</th><td>                                               : <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::BITCONVERT_32_I2F" title='llvm::NVPTX::BITCONVERT_32_I2F' data-ref="llvm::NVPTX::BITCONVERT_32_I2F" data-ref-filename="llvm..NVPTX..BITCONVERT_32_I2F">BITCONVERT_32_I2F</a>);</td></tr>
<tr><th id="62">62</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8DestRC" title='DestRC' data-ref="8DestRC" data-ref-filename="8DestRC">DestRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Float64RegsRegClass" title='llvm::NVPTX::Float64RegsRegClass' data-ref="llvm::NVPTX::Float64RegsRegClass" data-ref-filename="llvm..NVPTX..Float64RegsRegClass">Float64RegsRegClass</a>) {</td></tr>
<tr><th id="63">63</th><td>    <a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a> = (<a class="local col9 ref" href="#9SrcRC" title='SrcRC' data-ref="9SrcRC" data-ref-filename="9SrcRC">SrcRC</a> == &amp;<span class="namespace">NVPTX::</span><a class="ref" href="../../../../build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.html#llvm::NVPTX::Float64RegsRegClass" title='llvm::NVPTX::Float64RegsRegClass' data-ref="llvm::NVPTX::Float64RegsRegClass" data-ref-filename="llvm..NVPTX..Float64RegsRegClass">Float64RegsRegClass</a> ? <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::FMOV64rr" title='llvm::NVPTX::FMOV64rr' data-ref="llvm::NVPTX::FMOV64rr" data-ref-filename="llvm..NVPTX..FMOV64rr">FMOV64rr</a></td></tr>
<tr><th id="64">64</th><td>                                               : <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::BITCONVERT_64_I2F" title='llvm::NVPTX::BITCONVERT_64_I2F' data-ref="llvm::NVPTX::BITCONVERT_64_I2F" data-ref-filename="llvm..NVPTX..BITCONVERT_64_I2F">BITCONVERT_64_I2F</a>);</td></tr>
<tr><th id="65">65</th><td>  } <b>else</b> {</td></tr>
<tr><th id="66">66</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Bad register copy"</q>);</td></tr>
<tr><th id="67">67</th><td>  }</td></tr>
<tr><th id="68">68</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#1MBB" title='MBB' data-ref="1MBB" data-ref-filename="1MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#2I" title='I' data-ref="2I" data-ref-filename="2I">I</a>, <a class="local col3 ref" href="#3DL" title='DL' data-ref="3DL" data-ref-filename="3DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op" data-ref-filename="10Op">Op</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col4 ref" href="#4DestReg" title='DestReg' data-ref="4DestReg" data-ref-filename="4DestReg">DestReg</a>)</td></tr>
<tr><th id="69">69</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#5SrcReg" title='SrcReg' data-ref="5SrcReg" data-ref-filename="5SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#6KillSrc" title='KillSrc' data-ref="6KillSrc" data-ref-filename="6KillSrc">KillSrc</a>));</td></tr>
<tr><th id="70">70</th><td>}</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i class="doc">/// analyzeBranch - Analyze the branching code at the end of MBB, returning</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// true if it cannot be understood (e.g. it's a switch dispatch or isn't</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// implemented for a target).  Upon success, this returns false and returns</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">/// with the following information in various cases:</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">///</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">/// 1. If this block ends with no branches (it just falls through to its succ)</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">///    just return false, leaving TBB/FBB null.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">/// 2. If this block ends with only an unconditional branch, it sets TBB to be</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">///    the destination block.</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">/// 3. If this block ends with an conditional branch and it falls through to</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">///    an successor block, it sets TBB to be the branch destination block and a</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">///    list of operands that evaluate the condition. These</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">///    operands can be passed to other TargetInstrInfo methods to create new</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">///    branches.</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">/// 4. If this block ends with an conditional branch and an unconditional</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">///    block, it returns the 'true' destination in TBB, the 'false' destination</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">///    in FBB, and a list of operands that evaluate the condition. These</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">///    operands can be passed to other TargetInstrInfo methods to create new</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">///    branches.</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">///</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">/// Note that removeBranch and insertBranch must be implemented to support</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">/// cases where this method returns success.</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">///</i></td></tr>
<tr><th id="95">95</th><td><em>bool</em> <a class="type" href="NVPTXInstrInfo.h.html#llvm::NVPTXInstrInfo" title='llvm::NVPTXInstrInfo' data-ref="llvm::NVPTXInstrInfo" data-ref-filename="llvm..NVPTXInstrInfo">NVPTXInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14NVPTXInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::NVPTXInstrInfo::analyzeBranch' data-ref="_ZNK4llvm14NVPTXInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm14NVPTXInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="11MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="11MBB" data-ref-filename="11MBB">MBB</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="12TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="12TBB" data-ref-filename="12TBB">TBB</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="13FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="13FBB" data-ref-filename="13FBB">FBB</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                   <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="14Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="14Cond" data-ref-filename="14Cond">Cond</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                   <em>bool</em> <dfn class="local col5 decl" id="15AllowModify" title='AllowModify' data-type='bool' data-ref="15AllowModify" data-ref-filename="15AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="100">100</th><td>  <i>// If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="16I" title='I' data-type='MachineBasicBlock::iterator' data-ref="16I" data-ref-filename="16I">I</dfn> = <a class="local col1 ref" href="#11MBB" title='MBB' data-ref="11MBB" data-ref-filename="11MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="102">102</th><td>  <b>if</b> (<a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#11MBB" title='MBB' data-ref="11MBB" data-ref-filename="11MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() || !<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a>))</td></tr>
<tr><th id="103">103</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="106">106</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17LastInst" title='LastInst' data-type='llvm::MachineInstr &amp;' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (<a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#11MBB" title='MBB' data-ref="11MBB" data-ref-filename="11MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() || !<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a>)) {</td></tr>
<tr><th id="110">110</th><td>    <b>if</b> (<a class="local col7 ref" href="#17LastInst" title='LastInst' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::GOTO" title='llvm::NVPTX::GOTO' data-ref="llvm::NVPTX::GOTO" data-ref-filename="llvm..NVPTX..GOTO">GOTO</a>) {</td></tr>
<tr><th id="111">111</th><td>      <a class="local col2 ref" href="#12TBB" title='TBB' data-ref="12TBB" data-ref-filename="12TBB">TBB</a> = <a class="local col7 ref" href="#17LastInst" title='LastInst' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="112">112</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="113">113</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#17LastInst" title='LastInst' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::CBranch" title='llvm::NVPTX::CBranch' data-ref="llvm::NVPTX::CBranch" data-ref-filename="llvm..NVPTX..CBranch">CBranch</a>) {</td></tr>
<tr><th id="114">114</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="115">115</th><td>      <a class="local col2 ref" href="#12TBB" title='TBB' data-ref="12TBB" data-ref-filename="12TBB">TBB</a> = <a class="local col7 ref" href="#17LastInst" title='LastInst' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="116">116</th><td>      <a class="local col4 ref" href="#14Cond" title='Cond' data-ref="14Cond" data-ref-filename="14Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#17LastInst" title='LastInst' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="117">117</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="118">118</th><td>    }</td></tr>
<tr><th id="119">119</th><td>    <i>// Otherwise, don't know what this is.</i></td></tr>
<tr><th id="120">120</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i>// Get the instruction before it if it's a terminator.</i></td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr &amp;' data-ref="18SecondLastInst" data-ref-filename="18SecondLastInst">SecondLastInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i>// If there are three terminators, we don't know what sort of block this is.</i></td></tr>
<tr><th id="127">127</th><td>  <b>if</b> (<a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#11MBB" title='MBB' data-ref="11MBB" data-ref-filename="11MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a>))</td></tr>
<tr><th id="128">128</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i>// If the block ends with NVPTX::GOTO and NVPTX:CBranch, handle it.</i></td></tr>
<tr><th id="131">131</th><td>  <b>if</b> (<a class="local col8 ref" href="#18SecondLastInst" title='SecondLastInst' data-ref="18SecondLastInst" data-ref-filename="18SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::CBranch" title='llvm::NVPTX::CBranch' data-ref="llvm::NVPTX::CBranch" data-ref-filename="llvm..NVPTX..CBranch">CBranch</a> &amp;&amp;</td></tr>
<tr><th id="132">132</th><td>      <a class="local col7 ref" href="#17LastInst" title='LastInst' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::GOTO" title='llvm::NVPTX::GOTO' data-ref="llvm::NVPTX::GOTO" data-ref-filename="llvm..NVPTX..GOTO">GOTO</a>) {</td></tr>
<tr><th id="133">133</th><td>    <a class="local col2 ref" href="#12TBB" title='TBB' data-ref="12TBB" data-ref-filename="12TBB">TBB</a> = <a class="local col8 ref" href="#18SecondLastInst" title='SecondLastInst' data-ref="18SecondLastInst" data-ref-filename="18SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="134">134</th><td>    <a class="local col4 ref" href="#14Cond" title='Cond' data-ref="14Cond" data-ref-filename="14Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#18SecondLastInst" title='SecondLastInst' data-ref="18SecondLastInst" data-ref-filename="18SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="135">135</th><td>    <a class="local col3 ref" href="#13FBB" title='FBB' data-ref="13FBB" data-ref-filename="13FBB">FBB</a> = <a class="local col7 ref" href="#17LastInst" title='LastInst' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="137">137</th><td>  }</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i>// If the block ends with two NVPTX:GOTOs, handle it.  The second one is not</i></td></tr>
<tr><th id="140">140</th><td><i>  // executed, so remove it.</i></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="local col8 ref" href="#18SecondLastInst" title='SecondLastInst' data-ref="18SecondLastInst" data-ref-filename="18SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::GOTO" title='llvm::NVPTX::GOTO' data-ref="llvm::NVPTX::GOTO" data-ref-filename="llvm..NVPTX..GOTO">GOTO</a> &amp;&amp;</td></tr>
<tr><th id="142">142</th><td>      <a class="local col7 ref" href="#17LastInst" title='LastInst' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::GOTO" title='llvm::NVPTX::GOTO' data-ref="llvm::NVPTX::GOTO" data-ref-filename="llvm..NVPTX..GOTO">GOTO</a>) {</td></tr>
<tr><th id="143">143</th><td>    <a class="local col2 ref" href="#12TBB" title='TBB' data-ref="12TBB" data-ref-filename="12TBB">TBB</a> = <a class="local col8 ref" href="#18SecondLastInst" title='SecondLastInst' data-ref="18SecondLastInst" data-ref-filename="18SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="144">144</th><td>    <a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#17LastInst" title='LastInst' data-ref="17LastInst" data-ref-filename="17LastInst">LastInst</a>;</td></tr>
<tr><th id="145">145</th><td>    <b>if</b> (<a class="local col5 ref" href="#15AllowModify" title='AllowModify' data-ref="15AllowModify" data-ref-filename="15AllowModify">AllowModify</a>)</td></tr>
<tr><th id="146">146</th><td>      <a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="151">151</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>unsigned</em> <a class="type" href="NVPTXInstrInfo.h.html#llvm::NVPTXInstrInfo" title='llvm::NVPTXInstrInfo' data-ref="llvm::NVPTXInstrInfo" data-ref-filename="llvm..NVPTXInstrInfo">NVPTXInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14NVPTXInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::NVPTXInstrInfo::removeBranch' data-ref="_ZNK4llvm14NVPTXInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm14NVPTXInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="19MBB" data-ref-filename="19MBB">MBB</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                      <em>int</em> *<dfn class="local col0 decl" id="20BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="20BytesRemoved" data-ref-filename="20BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="156">156</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesRemoved &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="21I" title='I' data-type='MachineBasicBlock::iterator' data-ref="21I" data-ref-filename="21I">I</dfn> = <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="158">158</th><td>  <b>if</b> (<a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="160">160</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>;</td></tr>
<tr><th id="161">161</th><td>  <b>if</b> (<a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::GOTO" title='llvm::NVPTX::GOTO' data-ref="llvm::NVPTX::GOTO" data-ref-filename="llvm..NVPTX..GOTO">GOTO</a> &amp;&amp; <a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::CBranch" title='llvm::NVPTX::CBranch' data-ref="llvm::NVPTX::CBranch" data-ref-filename="llvm..NVPTX..CBranch">CBranch</a>)</td></tr>
<tr><th id="162">162</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="165">165</th><td>  <a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <b>if</b> (<a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="171">171</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a>;</td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::CBranch" title='llvm::NVPTX::CBranch' data-ref="llvm::NVPTX::CBranch" data-ref-filename="llvm..NVPTX..CBranch">CBranch</a>)</td></tr>
<tr><th id="173">173</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="176">176</th><td>  <a class="local col1 ref" href="#21I" title='I' data-ref="21I" data-ref-filename="21I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="177">177</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="178">178</th><td>}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><em>unsigned</em> <a class="type" href="NVPTXInstrInfo.h.html#llvm::NVPTXInstrInfo" title='llvm::NVPTXInstrInfo' data-ref="llvm::NVPTXInstrInfo" data-ref-filename="llvm..NVPTXInstrInfo">NVPTXInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm14NVPTXInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::NVPTXInstrInfo::insertBranch' data-ref="_ZNK4llvm14NVPTXInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm14NVPTXInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="22MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="22MBB" data-ref-filename="22MBB">MBB</dfn>,</td></tr>
<tr><th id="181">181</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="23TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="23TBB" data-ref-filename="23TBB">TBB</dfn>,</td></tr>
<tr><th id="182">182</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="24FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="24FBB" data-ref-filename="24FBB">FBB</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="25Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="25Cond" data-ref-filename="25Cond">Cond</dfn>,</td></tr>
<tr><th id="184">184</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="26DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="26DL" data-ref-filename="26DL">DL</dfn>,</td></tr>
<tr><th id="185">185</th><td>                                      <em>int</em> *<dfn class="local col7 decl" id="27BytesAdded" title='BytesAdded' data-type='int *' data-ref="27BytesAdded" data-ref-filename="27BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="186">186</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesAdded &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="189">189</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="190">190</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Cond.size() == <var>1</var> || Cond.size() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="191">191</th><td>         <q>"NVPTX branch conditions have two components!"</q>);</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// One-way branch.</i></td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (!<a class="local col4 ref" href="#24FBB" title='FBB' data-ref="24FBB" data-ref-filename="24FBB">FBB</a>) {</td></tr>
<tr><th id="195">195</th><td>    <b>if</b> (<a class="local col5 ref" href="#25Cond" title='Cond' data-ref="25Cond" data-ref-filename="25Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) <i>// Unconditional branch</i></td></tr>
<tr><th id="196">196</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a>, <a class="local col6 ref" href="#26DL" title='DL' data-ref="26DL" data-ref-filename="26DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::GOTO" title='llvm::NVPTX::GOTO' data-ref="llvm::NVPTX::GOTO" data-ref-filename="llvm..NVPTX..GOTO">GOTO</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#23TBB" title='TBB' data-ref="23TBB" data-ref-filename="23TBB">TBB</a>);</td></tr>
<tr><th id="197">197</th><td>    <b>else</b> <i>// Conditional branch</i></td></tr>
<tr><th id="198">198</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a>, <a class="local col6 ref" href="#26DL" title='DL' data-ref="26DL" data-ref-filename="26DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::CBranch" title='llvm::NVPTX::CBranch' data-ref="llvm::NVPTX::CBranch" data-ref-filename="llvm..NVPTX..CBranch">CBranch</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col5 ref" href="#25Cond" title='Cond' data-ref="25Cond" data-ref-filename="25Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="199">199</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#23TBB" title='TBB' data-ref="23TBB" data-ref-filename="23TBB">TBB</a>);</td></tr>
<tr><th id="200">200</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="201">201</th><td>  }</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// Two-way Conditional Branch.</i></td></tr>
<tr><th id="204">204</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a>, <a class="local col6 ref" href="#26DL" title='DL' data-ref="26DL" data-ref-filename="26DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::CBranch" title='llvm::NVPTX::CBranch' data-ref="llvm::NVPTX::CBranch" data-ref-filename="llvm..NVPTX..CBranch">CBranch</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col5 ref" href="#25Cond" title='Cond' data-ref="25Cond" data-ref-filename="25Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#23TBB" title='TBB' data-ref="23TBB" data-ref-filename="23TBB">TBB</a>);</td></tr>
<tr><th id="205">205</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a>, <a class="local col6 ref" href="#26DL" title='DL' data-ref="26DL" data-ref-filename="26DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">NVPTX::</span><a class="enum" href="../../../../build/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.html#llvm::NVPTX::GOTO" title='llvm::NVPTX::GOTO' data-ref="llvm::NVPTX::GOTO" data-ref-filename="llvm..NVPTX..GOTO">GOTO</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col4 ref" href="#24FBB" title='FBB' data-ref="24FBB" data-ref-filename="24FBB">FBB</a>);</td></tr>
<tr><th id="206">206</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>