#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: z_w[0].z[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[7].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[7] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36647 side:RIGHT (21,1))                                    0.000     0.278
| (CHANY:1203788 L1 length:0 (21,1)->(21,1))                        0.108     0.386
| (CHANX:725632 L4 length:3 (22,1)->(25,1))                         0.120     0.506
| (IPIN:37908 side:TOP (25,1))                                      0.164     0.670
| (intra 'clb' routing)                                             0.143     0.813
$abc$1152$li45_li45.in[0] (.names at (25,1))                        0.000     0.813
| (primitive '.names' combinational delay)                          0.110     0.923
$abc$1152$li45_li45.out[0] (.names at (25,1))                       0.000     0.923
| (intra 'clb' routing)                                             0.000     0.923
z_out[7].D[0] (dffsre at (25,1))                                    0.000     0.923
data arrival time                                                             0.923

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[7].C[0] (dffsre at (25,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             0.923
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.184


#Path 2
Startpoint: z_w[0].z[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[18].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[18] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36674 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203891 L4 length:1 (21,2)->(21,1))                        0.120     0.398
| (CHANX:725612 L4 length:3 (22,1)->(25,1))                         0.120     0.518
| (IPIN:37906 side:TOP (25,1))                                      0.164     0.682
| (intra 'clb' routing)                                             0.143     0.825
$abc$1152$li56_li56.in[0] (.names at (25,1))                        0.000     0.825
| (primitive '.names' combinational delay)                          0.150     0.975
$abc$1152$li56_li56.out[0] (.names at (25,1))                       0.000     0.975
| (intra 'clb' routing)                                             0.000     0.975
z_out[18].D[0] (dffsre at (25,1))                                   0.000     0.975
data arrival time                                                             0.975

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[18].C[0] (dffsre at (25,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             0.975
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.132


#Path 3
Startpoint: z_w[0].z[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[4].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[4] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36666 side:BOTTOM (21,1))                                   0.000     0.278
| (CHANX:719812 L4 length:3 (21,0)->(24,0))                         0.120     0.398
| (CHANY:1213536 L1 length:0 (23,1)->(23,1))                        0.108     0.506
| (CHANX:725748 L4 length:3 (24,1)->(27,1))                         0.120     0.626
| (IPIN:37898 side:TOP (25,1))                                      0.164     0.790
| (intra 'clb' routing)                                             0.143     0.933
$abc$1152$li42_li42.in[0] (.names at (25,1))                        0.000     0.933
| (primitive '.names' combinational delay)                          0.060     0.993
$abc$1152$li42_li42.out[0] (.names at (25,1))                       0.000     0.993
| (intra 'clb' routing)                                             0.000     0.993
z_out[4].D[0] (dffsre at (25,1))                                    0.000     0.993
data arrival time                                                             0.993

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[4].C[0] (dffsre at (25,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             0.993
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.114


#Path 4
Startpoint: z_w[0].z[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[0].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[0] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36662 side:BOTTOM (21,1))                                   0.000     0.278
| (CHANX:719589 L4 length:3 (21,0)->(18,0))                         0.120     0.398
| (CHANY:1198928 L1 length:0 (20,1)->(20,1))                        0.108     0.506
| (IPIN:36484 side:RIGHT (20,1))                                    0.164     0.670
| (intra 'clb' routing)                                             0.143     0.813
$abc$1152$li38_li38.in[0] (.names at (20,1))                        0.000     0.813
| (primitive '.names' combinational delay)                          0.200     1.013
$abc$1152$li38_li38.out[0] (.names at (20,1))                       0.000     1.013
| (intra 'clb' routing)                                             0.000     1.013
z_out[0].D[0] (dffsre at (20,1))                                    0.000     1.013
data arrival time                                                             1.013

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[0].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.013
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.094


#Path 5
Startpoint: z_w[0].z[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[14].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[14] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36654 side:RIGHT (21,1))                                    0.000     0.278
| (CHANY:1203802 L1 length:0 (21,1)->(21,1))                        0.108     0.386
| (CHANX:725618 L4 length:3 (22,1)->(25,1))                         0.120     0.506
| (IPIN:37912 side:TOP (25,1))                                      0.164     0.670
| (intra 'clb' routing)                                             0.143     0.813
$abc$1152$li52_li52.in[0] (.names at (25,1))                        0.000     0.813
| (primitive '.names' combinational delay)                          0.200     1.013
$abc$1152$li52_li52.out[0] (.names at (25,1))                       0.000     1.013
| (intra 'clb' routing)                                             0.000     1.013
z_out[14].D[0] (dffsre at (25,1))                                   0.000     1.013
data arrival time                                                             1.013

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[14].C[0] (dffsre at (25,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.013
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.094


#Path 6
Startpoint: z_w[0].z[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[1].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[1] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36663 side:BOTTOM (21,1))                                   0.000     0.278
| (CHANX:719591 L4 length:3 (21,0)->(18,0))                         0.120     0.398
| (CHANY:1194076 L1 length:0 (19,1)->(19,1))                        0.108     0.506
| (IPIN:36368 side:RIGHT (19,1))                                    0.164     0.670
| (intra 'clb' routing)                                             0.143     0.813
$abc$1152$li39_li39.in[0] (.names at (19,1))                        0.000     0.813
| (primitive '.names' combinational delay)                          0.200     1.013
$abc$1152$li39_li39.out[0] (.names at (19,1))                       0.000     1.013
| (intra 'clb' routing)                                             0.000     1.013
z_out[1].D[0] (dffsre at (19,1))                                    0.000     1.013
data arrival time                                                             1.013

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[1].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.013
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.094


#Path 7
Startpoint: z_w[0].z[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[12].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[12] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36652 side:RIGHT (21,1))                                    0.000     0.278
| (CHANY:1203882 L4 length:2 (21,1)->(21,3))                        0.120     0.398
| (CHANX:725608 L4 length:3 (22,1)->(25,1))                         0.120     0.518
| (IPIN:37916 side:TOP (25,1))                                      0.164     0.682
| (intra 'clb' routing)                                             0.143     0.825
$abc$1152$li50_li50.in[0] (.names at (25,1))                        0.000     0.825
| (primitive '.names' combinational delay)                          0.200     1.025
$abc$1152$li50_li50.out[0] (.names at (25,1))                       0.000     1.025
| (intra 'clb' routing)                                             0.000     1.025
z_out[12].D[0] (dffsre at (25,1))                                   0.000     1.025
data arrival time                                                             1.025

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[12].C[0] (dffsre at (25,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.025
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.082


#Path 8
Startpoint: z_w[0].z[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[15].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[15] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36655 side:RIGHT (21,1))                                    0.000     0.278
| (CHANY:1203804 L1 length:0 (21,1)->(21,1))                        0.108     0.386
| (CHANX:725616 L4 length:3 (22,1)->(25,1))                         0.120     0.506
| (IPIN:37905 side:TOP (25,1))                                      0.164     0.670
| (intra 'clb' routing)                                             0.143     0.813
$abc$1152$li53_li53.in[0] (.names at (25,1))                        0.000     0.813
| (primitive '.names' combinational delay)                          0.260     1.073
$abc$1152$li53_li53.out[0] (.names at (25,1))                       0.000     1.073
| (intra 'clb' routing)                                             0.000     1.073
z_out[15].D[0] (dffsre at (25,1))                                   0.000     1.073
data arrival time                                                             1.073

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[15].C[0] (dffsre at (25,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.073
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.034


#Path 9
Startpoint: z_w[0].z[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[17].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[17] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36673 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203970 L1 length:0 (21,2)->(21,2))                        0.108     0.386
| (CHANX:731354 L4 length:3 (22,2)->(25,2))                         0.120     0.506
| (CHANY:1223379 L4 length:1 (25,2)->(25,1))                        0.120     0.626
| (IPIN:37923 side:RIGHT (25,1))                                    0.164     0.790
| (intra 'clb' routing)                                             0.143     0.933
$abc$1152$li55_li55.in[0] (.names at (25,1))                        0.000     0.933
| (primitive '.names' combinational delay)                          0.150     1.083
$abc$1152$li55_li55.out[0] (.names at (25,1))                       0.000     1.083
| (intra 'clb' routing)                                             0.000     1.083
z_out[17].D[0] (dffsre at (25,1))                                   0.000     1.083
data arrival time                                                             1.083

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[17].C[0] (dffsre at (25,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.083
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.024


#Path 10
Startpoint: z_w[0].z[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[16].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[16] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36672 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203875 L4 length:1 (21,2)->(21,1))                        0.120     0.398
| (CHANX:725600 L4 length:3 (22,1)->(25,1))                         0.120     0.518
| (IPIN:37900 side:TOP (25,1))                                      0.164     0.682
| (intra 'clb' routing)                                             0.143     0.825
$abc$1152$li54_li54.in[0] (.names at (25,1))                        0.000     0.825
| (primitive '.names' combinational delay)                          0.260     1.085
$abc$1152$li54_li54.out[0] (.names at (25,1))                       0.000     1.085
| (intra 'clb' routing)                                             0.000     1.085
z_out[16].D[0] (dffsre at (25,1))                                   0.000     1.085
data arrival time                                                             1.085

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[16].C[0] (dffsre at (25,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.022


#Path 11
Startpoint: z_w[0].z[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[13].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[13] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36653 side:RIGHT (21,1))                                    0.000     0.278
| (CHANY:1203884 L4 length:1 (21,1)->(21,2))                        0.120     0.398
| (CHANX:725610 L4 length:3 (22,1)->(25,1))                         0.120     0.518
| (IPIN:37904 side:TOP (25,1))                                      0.164     0.682
| (intra 'clb' routing)                                             0.143     0.825
$abc$1152$li51_li51.in[0] (.names at (25,1))                        0.000     0.825
| (primitive '.names' combinational delay)                          0.260     1.085
$abc$1152$li51_li51.out[0] (.names at (25,1))                       0.000     1.085
| (intra 'clb' routing)                                             0.000     1.085
z_out[13].D[0] (dffsre at (25,1))                                   0.000     1.085
data arrival time                                                             1.085

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[13].C[0] (dffsre at (25,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.022


#Path 12
Startpoint: z_w[0].z[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[11].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[11] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36651 side:RIGHT (21,1))                                    0.000     0.278
| (CHANY:1203796 L1 length:0 (21,1)->(21,1))                        0.108     0.386
| (CHANX:725624 L4 length:3 (22,1)->(25,1))                         0.120     0.506
| (CHANX:725784 L1 length:0 (25,1)->(25,1))                         0.108     0.614
| (CHANY:1223231 L1 length:0 (25,1)->(25,1))                        0.108     0.722
| (IPIN:37941 side:RIGHT (25,1))                                    0.164     0.886
| (intra 'clb' routing)                                             0.143     1.029
$abc$1152$li49_li49.in[0] (.names at (25,1))                        0.000     1.029
| (primitive '.names' combinational delay)                          0.060     1.089
$abc$1152$li49_li49.out[0] (.names at (25,1))                       0.000     1.089
| (intra 'clb' routing)                                             0.000     1.089
z_out[11].D[0] (dffsre at (25,1))                                   0.000     1.089
data arrival time                                                             1.089

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[11].C[0] (dffsre at (25,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.089
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.018


#Path 13
Startpoint: z_w[0].z[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[8].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[8] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36648 side:RIGHT (21,1))                                    0.000     0.278
| (CHANY:1203790 L1 length:0 (21,1)->(21,1))                        0.108     0.386
| (CHANX:725630 L4 length:3 (22,1)->(25,1))                         0.120     0.506
| (CHANY:1223377 L4 length:0 (25,1)->(25,1))                        0.120     0.626
| (IPIN:37922 side:RIGHT (25,1))                                    0.164     0.790
| (intra 'clb' routing)                                             0.143     0.933
$abc$1152$li46_li46.in[0] (.names at (25,1))                        0.000     0.933
| (primitive '.names' combinational delay)                          0.200     1.133
$abc$1152$li46_li46.out[0] (.names at (25,1))                       0.000     1.133
| (intra 'clb' routing)                                             0.000     1.133
z_out[8].D[0] (dffsre at (25,1))                                    0.000     1.133
data arrival time                                                             1.133

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[8].C[0] (dffsre at (25,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.133
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.974


#Path 14
Startpoint: z_w[0].z[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[3].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[3] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36665 side:BOTTOM (21,1))                                   0.000     0.278
| (CHANX:719822 L4 length:3 (21,0)->(24,0))                         0.120     0.398
| (CHANX:719894 L4 length:3 (22,0)->(25,0))                         0.120     0.518
| (CHANY:1223354 L4 length:2 (25,1)->(25,3))                        0.120     0.638
| (IPIN:37927 side:RIGHT (25,1))                                    0.164     0.802
| (intra 'clb' routing)                                             0.143     0.945
$abc$1152$li41_li41.in[0] (.names at (25,1))                       -0.000     0.945
| (primitive '.names' combinational delay)                          0.200     1.145
$abc$1152$li41_li41.out[0] (.names at (25,1))                       0.000     1.145
| (intra 'clb' routing)                                             0.000     1.145
z_out[3].D[0] (dffsre at (25,1))                                    0.000     1.145
data arrival time                                                             1.145

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[3].C[0] (dffsre at (25,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.145
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.962


#Path 15
Startpoint: z_w[0].z[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[9].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[9] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36649 side:RIGHT (21,1))                                    0.000     0.278
| (CHANY:1203792 L1 length:0 (21,1)->(21,1))                        0.108     0.386
| (CHANX:725628 L4 length:3 (22,1)->(25,1))                         0.120     0.506
| (CHANX:725796 L1 length:0 (25,1)->(25,1))                         0.108     0.614
| (CHANY:1223243 L1 length:0 (25,1)->(25,1))                        0.108     0.722
| (IPIN:37929 side:RIGHT (25,1))                                    0.164     0.886
| (intra 'clb' routing)                                             0.143     1.029
$abc$1152$li47_li47.in[0] (.names at (25,1))                        0.000     1.029
| (primitive '.names' combinational delay)                          0.150     1.179
$abc$1152$li47_li47.out[0] (.names at (25,1))                       0.000     1.179
| (intra 'clb' routing)                                             0.000     1.179
z_out[9].D[0] (dffsre at (25,1))                                    0.000     1.179
data arrival time                                                             1.179

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[9].C[0] (dffsre at (25,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.928


#Path 16
Startpoint: z_w[0].z[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[5].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[5] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36667 side:BOTTOM (21,1))                                   0.000     0.278
| (CHANX:719814 L4 length:3 (21,0)->(24,0))                         0.120     0.398
| (CHANY:1208680 L1 length:0 (22,1)->(22,1))                        0.108     0.506
| (CHANX:725672 L4 length:3 (23,1)->(26,1))                         0.120     0.626
| (CHANY:1223233 L1 length:0 (25,1)->(25,1))                        0.108     0.734
| (IPIN:37924 side:RIGHT (25,1))                                    0.164     0.898
| (intra 'clb' routing)                                             0.143     1.041
$abc$1152$li43_li43.in[0] (.names at (25,1))                        0.000     1.041
| (primitive '.names' combinational delay)                          0.150     1.191
$abc$1152$li43_li43.out[0] (.names at (25,1))                       0.000     1.191
| (intra 'clb' routing)                                             0.000     1.191
z_out[5].D[0] (dffsre at (25,1))                                    0.000     1.191
data arrival time                                                             1.191

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[5].C[0] (dffsre at (25,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.191
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.916


#Path 17
Startpoint: z_w[0].z[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[6].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[6] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36668 side:BOTTOM (21,1))                                   0.000     0.278
| (CHANX:719816 L4 length:3 (21,0)->(24,0))                         0.120     0.398
| (CHANY:1218500 L4 length:3 (24,1)->(24,4))                        0.120     0.518
| (CHANX:725780 L1 length:0 (25,1)->(25,1))                         0.108     0.626
| (IPIN:37897 side:TOP (25,1))                                      0.164     0.790
| (intra 'clb' routing)                                             0.143     0.933
$abc$1152$li44_li44.in[0] (.names at (25,1))                        0.000     0.933
| (primitive '.names' combinational delay)                          0.260     1.193
$abc$1152$li44_li44.out[0] (.names at (25,1))                       0.000     1.193
| (intra 'clb' routing)                                             0.000     1.193
z_out[6].D[0] (dffsre at (25,1))                                    0.000     1.193
data arrival time                                                             1.193

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[6].C[0] (dffsre at (25,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.193
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.914


#Path 18
Startpoint: z_w[0].z[35] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[35].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[35] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36697 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204056 L1 length:0 (21,3)->(21,3))                        0.108     0.386
| (CHANX:737064 L4 length:3 (22,3)->(25,3))                         0.120     0.506
| (CHANX:737280 L4 length:3 (25,3)->(28,3))                         0.120     0.626
| (CHANY:1237905 L4 length:2 (28,3)->(28,1))                        0.120     0.746
| (CHANX:726112 L4 length:3 (29,1)->(32,1))                         0.120     0.866
| (IPIN:39594 side:TOP (32,1))                                      0.164     1.030
| (intra 'clb' routing)                                             0.143     1.173
$abc$1152$li73_li73.in[0] (.names at (32,1))                        0.000     1.173
| (primitive '.names' combinational delay)                          0.110     1.283
$abc$1152$li73_li73.out[0] (.names at (32,1))                       0.000     1.283
| (intra 'clb' routing)                                             0.000     1.283
z_out[35].D[0] (dffsre at (32,1))                                   0.000     1.283
data arrival time                                                             1.283

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[35].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.283
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.824


#Path 19
Startpoint: z_w[0].z[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[10].D[0] (dffsre at (25,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[10] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36650 side:RIGHT (21,1))                                    0.000     0.278
| (CHANY:1203897 L4 length:0 (21,1)->(21,1))                        0.120     0.398
| (CHANX:719878 L4 length:3 (22,0)->(25,0))                         0.120     0.518
| (CHANY:1223370 L4 length:2 (25,1)->(25,3))                        0.120     0.638
| (CHANX:725789 L1 length:0 (25,1)->(25,1))                         0.108     0.746
| (IPIN:37901 side:TOP (25,1))                                      0.164     0.910
| (intra 'clb' routing)                                             0.143     1.053
$abc$1152$li48_li48.in[0] (.names at (25,1))                        0.000     1.053
| (primitive '.names' combinational delay)                          0.260     1.313
$abc$1152$li48_li48.out[0] (.names at (25,1))                       0.000     1.313
| (intra 'clb' routing)                                             0.000     1.313
z_out[10].D[0] (dffsre at (25,1))                                   0.000     1.313
data arrival time                                                             1.313

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[10].C[0] (dffsre at (25,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.313
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.794


#Path 20
Startpoint: z_w[0].z[21] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[21].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[21] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36677 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203978 L1 length:0 (21,2)->(21,2))                        0.108     0.386
| (CHANX:731346 L4 length:3 (22,2)->(25,2))                         0.120     0.506
| (CHANY:1223494 L1 length:0 (25,3)->(25,3))                        0.108     0.614
| (CHANX:737354 L4 length:3 (26,3)->(29,3))                         0.120     0.734
| (CHANY:1237937 L4 length:2 (28,3)->(28,1))                        0.120     0.854
| (CHANX:726136 L4 length:3 (29,1)->(32,1))                         0.120     0.974
| (IPIN:39578 side:TOP (32,1))                                      0.164     1.138
| (intra 'clb' routing)                                             0.143     1.281
$abc$1152$li59_li59.in[0] (.names at (32,1))                        0.000     1.281
| (primitive '.names' combinational delay)                          0.060     1.341
$abc$1152$li59_li59.out[0] (.names at (32,1))                       0.000     1.341
| (intra 'clb' routing)                                             0.000     1.341
z_out[21].D[0] (dffsre at (32,1))                                   0.000     1.341
data arrival time                                                             1.341

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[21].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.341
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.766


#Path 21
Startpoint: z_w[0].z[34] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[34].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[34] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36696 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204090 L4 length:3 (21,3)->(21,6))                        0.120     0.398
| (CHANX:737054 L4 length:3 (22,3)->(25,3))                         0.120     0.518
| (CHANY:1223285 L4 length:2 (25,3)->(25,1))                        0.120     0.638
| (CHANX:720186 L4 length:3 (26,0)->(29,0))                         0.120     0.758
| (CHANX:720414 L4 length:3 (29,0)->(32,0))                         0.120     0.878
| (CHANY:1257358 L4 length:2 (32,1)->(32,3))                        0.120     0.998
| (IPIN:39613 side:RIGHT (32,1))                                    0.164     1.162
| (intra 'clb' routing)                                             0.143     1.305
$abc$1152$li72_li72.in[0] (.names at (32,1))                       -0.000     1.305
| (primitive '.names' combinational delay)                          0.060     1.365
$abc$1152$li72_li72.out[0] (.names at (32,1))                       0.000     1.365
| (intra 'clb' routing)                                             0.000     1.365
z_out[34].D[0] (dffsre at (32,1))                                   0.000     1.365
data arrival time                                                             1.365

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[34].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.365
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.742


#Path 22
Startpoint: z_w[0].z[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[19].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[19] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36675 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203974 L1 length:0 (21,2)->(21,2))                        0.108     0.386
| (CHANX:731350 L4 length:3 (22,2)->(25,2))                         0.120     0.506
| (CHANY:1223490 L1 length:0 (25,3)->(25,3))                        0.108     0.614
| (CHANX:737358 L4 length:3 (26,3)->(29,3))                         0.120     0.734
| (CHANY:1242789 L4 length:2 (29,3)->(29,1))                        0.120     0.854
| (CHANX:726202 L4 length:3 (30,1)->(33,1))                         0.120     0.974
| (IPIN:39593 side:TOP (32,1))                                      0.164     1.138
| (intra 'clb' routing)                                             0.143     1.281
$abc$1152$li57_li57.in[0] (.names at (32,1))                        0.000     1.281
| (primitive '.names' combinational delay)                          0.110     1.391
$abc$1152$li57_li57.out[0] (.names at (32,1))                       0.000     1.391
| (intra 'clb' routing)                                             0.000     1.391
z_out[19].D[0] (dffsre at (32,1))                                   0.000     1.391
data arrival time                                                             1.391

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[19].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.391
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.716


#Path 23
Startpoint: z_w[0].z[29] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[29].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[29] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36691 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204044 L1 length:0 (21,3)->(21,3))                        0.108     0.386
| (CHANX:737076 L4 length:3 (22,3)->(25,3))                         0.120     0.506
| (CHANY:1223560 L1 length:0 (25,4)->(25,4))                        0.108     0.614
| (CHANX:743084 L4 length:3 (26,4)->(29,4))                         0.120     0.734
| (CHANY:1242799 L4 length:3 (29,4)->(29,1))                        0.120     0.854
| (CHANX:726210 L4 length:3 (30,1)->(33,1))                         0.120     0.974
| (IPIN:39589 side:TOP (32,1))                                      0.164     1.138
| (intra 'clb' routing)                                             0.143     1.281
$abc$1152$li67_li67.in[0] (.names at (32,1))                        0.000     1.281
| (primitive '.names' combinational delay)                          0.110     1.391
$abc$1152$li67_li67.out[0] (.names at (32,1))                       0.000     1.391
| (intra 'clb' routing)                                             0.000     1.391
z_out[29].D[0] (dffsre at (32,1))                                   0.000     1.391
data arrival time                                                             1.391

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[29].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.391
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.716


#Path 24
Startpoint: z_w[0].z[33] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[33].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[33] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36695 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204052 L1 length:0 (21,3)->(21,3))                        0.108     0.386
| (CHANX:737068 L4 length:3 (22,3)->(25,3))                         0.120     0.506
| (CHANX:737292 L4 length:3 (25,3)->(28,3))                         0.120     0.626
| (CHANY:1238140 L1 length:0 (28,4)->(28,4))                        0.108     0.734
| (CHANX:743300 L4 length:3 (29,4)->(32,4))                         0.120     0.854
| (CHANY:1257379 L4 length:3 (32,4)->(32,1))                        0.120     0.974
| (IPIN:39607 side:RIGHT (32,1))                                    0.164     1.138
| (intra 'clb' routing)                                             0.143     1.281
$abc$1152$li71_li71.in[0] (.names at (32,1))                       -0.000     1.281
| (primitive '.names' combinational delay)                          0.150     1.431
$abc$1152$li71_li71.out[0] (.names at (32,1))                       0.000     1.431
| (intra 'clb' routing)                                             0.000     1.431
z_out[33].D[0] (dffsre at (32,1))                                   0.000     1.431
data arrival time                                                             1.431

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[33].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.431
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.676


#Path 25
Startpoint: z_w[0].z[20] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[20].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[20] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36676 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203976 L1 length:0 (21,2)->(21,2))                        0.108     0.386
| (CHANX:731348 L4 length:3 (22,2)->(25,2))                         0.120     0.506
| (CHANY:1223492 L1 length:0 (25,3)->(25,3))                        0.108     0.614
| (CHANX:737356 L4 length:3 (26,3)->(29,3))                         0.120     0.734
| (CHANX:737580 L4 length:3 (29,3)->(32,3))                         0.120     0.854
| (CHANY:1257393 L4 length:2 (32,3)->(32,1))                        0.120     0.974
| (IPIN:39609 side:RIGHT (32,1))                                    0.164     1.138
| (intra 'clb' routing)                                             0.143     1.281
$abc$1152$li58_li58.in[0] (.names at (32,1))                        0.000     1.281
| (primitive '.names' combinational delay)                          0.150     1.431
$abc$1152$li58_li58.out[0] (.names at (32,1))                       0.000     1.431
| (intra 'clb' routing)                                             0.000     1.431
z_out[20].D[0] (dffsre at (32,1))                                   0.000     1.431
data arrival time                                                             1.431

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[20].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.431
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.676


#Path 26
Startpoint: z_w[0].z[30] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[30].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[30] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36692 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204046 L1 length:0 (21,3)->(21,3))                        0.108     0.386
| (CHANX:737074 L4 length:3 (22,3)->(25,3))                         0.120     0.506
| (CHANY:1223562 L1 length:0 (25,4)->(25,4))                        0.108     0.614
| (CHANX:743082 L4 length:3 (26,4)->(29,4))                         0.120     0.734
| (CHANY:1242791 L4 length:3 (29,4)->(29,1))                        0.120     0.854
| (CHANX:726204 L4 length:3 (30,1)->(33,1))                         0.120     0.974
| (CHANX:726298 L1 length:0 (32,1)->(32,1))                         0.108     1.082
| (IPIN:39582 side:TOP (32,1))                                      0.164     1.246
| (intra 'clb' routing)                                             0.143     1.389
$abc$1152$li68_li68.in[0] (.names at (32,1))                       -0.000     1.389
| (primitive '.names' combinational delay)                          0.060     1.449
$abc$1152$li68_li68.out[0] (.names at (32,1))                       0.000     1.449
| (intra 'clb' routing)                                             0.000     1.449
z_out[30].D[0] (dffsre at (32,1))                                   0.000     1.449
data arrival time                                                             1.449

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[30].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.449
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.658


#Path 27
Startpoint: z_w[0].z[22] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[22].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[22] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36678 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203980 L1 length:0 (21,2)->(21,2))                        0.108     0.386
| (CHANX:731344 L4 length:3 (22,2)->(25,2))                         0.120     0.506
| (CHANX:731568 L4 length:3 (25,2)->(28,2))                         0.120     0.626
| (CHANY:1238068 L1 length:0 (28,3)->(28,3))                        0.108     0.734
| (CHANX:737576 L4 length:3 (29,3)->(32,3))                         0.120     0.854
| (CHANY:1257377 L4 length:2 (32,3)->(32,1))                        0.120     0.974
| (IPIN:39606 side:RIGHT (32,1))                                    0.164     1.138
| (intra 'clb' routing)                                             0.143     1.281
$abc$1152$li60_li60.in[0] (.names at (32,1))                       -0.000     1.281
| (primitive '.names' combinational delay)                          0.200     1.481
$abc$1152$li60_li60.out[0] (.names at (32,1))                       0.000     1.481
| (intra 'clb' routing)                                             0.000     1.481
z_out[22].D[0] (dffsre at (32,1))                                   0.000     1.481
data arrival time                                                             1.481

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[22].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.481
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.626


#Path 28
Startpoint: z_w[0].z[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[2].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[2] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]        0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36664 side:BOTTOM (21,1))                                   0.000     0.278
| (CHANX:719808 L4 length:3 (21,0)->(24,0))                         0.120     0.398
| (CHANY:1213524 L1 length:0 (23,1)->(23,1))                        0.108     0.506
| (CHANX:725760 L4 length:3 (24,1)->(27,1))                         0.120     0.626
| (CHANX:725976 L4 length:3 (27,1)->(30,1))                         0.120     0.746
| (CHANX:726192 L4 length:3 (30,1)->(33,1))                         0.120     0.866
| (CHANY:1257349 L4 length:0 (32,1)->(32,1))                        0.120     0.986
| (IPIN:39600 side:RIGHT (32,1))                                    0.164     1.150
| (intra 'clb' routing)                                             0.143     1.293
$abc$1152$li40_li40.in[0] (.names at (32,1))                        0.000     1.293
| (primitive '.names' combinational delay)                          0.200     1.493
$abc$1152$li40_li40.out[0] (.names at (32,1))                       0.000     1.493
| (intra 'clb' routing)                                             0.000     1.493
z_out[2].D[0] (dffsre at (32,1))                                    0.000     1.493
data arrival time                                                             1.493

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[2].C[0] (dffsre at (32,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.493
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.614


#Path 29
Startpoint: z_w[0].z[31] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[31].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[31] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36693 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204048 L1 length:0 (21,3)->(21,3))                        0.108     0.386
| (CHANX:737072 L4 length:3 (22,3)->(25,3))                         0.120     0.506
| (CHANY:1223564 L1 length:0 (25,4)->(25,4))                        0.108     0.614
| (CHANX:743080 L4 length:3 (26,4)->(29,4))                         0.120     0.734
| (CHANX:743304 L4 length:3 (29,4)->(32,4))                         0.120     0.854
| (CHANY:1257395 L4 length:3 (32,4)->(32,1))                        0.120     0.974
| (CHANY:1257259 L1 length:0 (32,1)->(32,1))                        0.108     1.082
| (IPIN:39605 side:RIGHT (32,1))                                    0.164     1.246
| (intra 'clb' routing)                                             0.143     1.389
$abc$1152$li69_li69.in[0] (.names at (32,1))                       -0.000     1.389
| (primitive '.names' combinational delay)                          0.150     1.539
$abc$1152$li69_li69.out[0] (.names at (32,1))                       0.000     1.539
| (intra 'clb' routing)                                             0.000     1.539
z_out[31].D[0] (dffsre at (32,1))                                   0.000     1.539
data arrival time                                                             1.539

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[31].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.539
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.568


#Path 30
Startpoint: z_w[0].z[24] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[24].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[24] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36680 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203984 L1 length:0 (21,2)->(21,2))                        0.108     0.386
| (CHANX:731340 L4 length:3 (22,2)->(25,2))                         0.120     0.506
| (CHANY:1223500 L1 length:0 (25,3)->(25,3))                        0.108     0.614
| (CHANX:737348 L4 length:3 (26,3)->(29,3))                         0.120     0.734
| (CHANX:737556 L4 length:3 (29,3)->(32,3))                         0.120     0.854
| (CHANY:1257297 L4 length:2 (32,3)->(32,1))                        0.120     0.974
| (CHANY:1257257 L1 length:0 (32,1)->(32,1))                        0.108     1.082
| (IPIN:39604 side:RIGHT (32,1))                                    0.164     1.246
| (intra 'clb' routing)                                             0.143     1.389
$abc$1152$li62_li62.in[0] (.names at (32,1))                       -0.000     1.389
| (primitive '.names' combinational delay)                          0.150     1.539
$abc$1152$li62_li62.out[0] (.names at (32,1))                       0.000     1.539
| (intra 'clb' routing)                                             0.000     1.539
z_out[24].D[0] (dffsre at (32,1))                                   0.000     1.539
data arrival time                                                             1.539

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[24].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.539
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.568


#Path 31
Startpoint: z_w[0].z[23] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[23].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[23] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36679 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203835 L4 length:1 (21,2)->(21,1))                        0.120     0.398
| (CHANX:719888 L4 length:3 (22,0)->(25,0))                         0.120     0.518
| (CHANX:720096 L4 length:3 (25,0)->(28,0))                         0.120     0.638
| (CHANY:1232964 L1 length:0 (27,1)->(27,1))                        0.108     0.746
| (CHANX:726048 L4 length:3 (28,1)->(31,1))                         0.120     0.866
| (CHANX:726116 L4 length:3 (29,1)->(32,1))                         0.120     0.986
| (IPIN:39584 side:TOP (32,1))                                      0.164     1.150
| (intra 'clb' routing)                                             0.143     1.293
$abc$1152$li61_li61.in[0] (.names at (32,1))                        0.000     1.293
| (primitive '.names' combinational delay)                          0.260     1.553
$abc$1152$li61_li61.out[0] (.names at (32,1))                       0.000     1.553
| (intra 'clb' routing)                                             0.000     1.553
z_out[23].D[0] (dffsre at (32,1))                                   0.000     1.553
data arrival time                                                             1.553

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[23].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.553
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.554


#Path 32
Startpoint: z_w[0].z[36] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[36].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[36] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36698 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204058 L1 length:0 (21,3)->(21,3))                        0.108     0.386
| (CHANX:737062 L4 length:3 (22,3)->(25,3))                         0.120     0.506
| (CHANX:737274 L4 length:3 (25,3)->(28,3))                         0.120     0.626
| (CHANY:1233235 L1 length:0 (27,3)->(27,3))                        0.108     0.734
| (CHANX:731756 L4 length:3 (28,2)->(31,2))                         0.120     0.854
| (CHANY:1252603 L1 length:0 (31,2)->(31,2))                        0.108     0.962
| (CHANX:726320 L4 length:3 (32,1)->(35,1))                         0.120     1.082
| (IPIN:39591 side:TOP (32,1))                                      0.164     1.246
| (intra 'clb' routing)                                             0.143     1.389
$abc$1152$li74_li74.in[0] (.names at (32,1))                       -0.000     1.389
| (primitive '.names' combinational delay)                          0.200     1.589
$abc$1152$li74_li74.out[0] (.names at (32,1))                       0.000     1.589
| (intra 'clb' routing)                                             0.000     1.589
z_out[36].D[0] (dffsre at (32,1))                                   0.000     1.589
data arrival time                                                             1.589

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[36].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.589
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.518


#Path 33
Startpoint: z_w[0].z[26] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[26].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[26] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36682 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203988 L1 length:0 (21,2)->(21,2))                        0.108     0.386
| (CHANX:731336 L4 length:3 (22,2)->(25,2))                         0.120     0.506
| (CHANX:731544 L4 length:3 (25,2)->(28,2))                         0.120     0.626
| (CHANY:1238092 L1 length:0 (28,3)->(28,3))                        0.108     0.734
| (CHANX:737552 L4 length:3 (29,3)->(32,3))                         0.120     0.854
| (CHANY:1247783 L1 length:0 (30,3)->(30,3))                        0.108     0.962
| (CHANX:731940 L1 length:0 (31,2)->(31,2))                         0.108     1.070
| (CHANY:1252571 L1 length:0 (31,2)->(31,2))                        0.108     1.178
| (CHANX:726288 L1 length:0 (32,1)->(32,1))                         0.108     1.286
| (IPIN:39577 side:TOP (32,1))                                      0.164     1.450
| (intra 'clb' routing)                                             0.143     1.593
$abc$1152$li64_li64.in[0] (.names at (32,1))                       -0.000     1.593
| (primitive '.names' combinational delay)                          0.060     1.653
$abc$1152$li64_li64.out[0] (.names at (32,1))                       0.000     1.653
| (intra 'clb' routing)                                             0.000     1.653
z_out[26].D[0] (dffsre at (32,1))                                   0.000     1.653
data arrival time                                                             1.653

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[26].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.653
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.454


#Path 34
Startpoint: z_w[0].z[37] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[37].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[37] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36699 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204060 L1 length:0 (21,3)->(21,3))                        0.108     0.386
| (CHANX:737060 L4 length:3 (22,3)->(25,3))                         0.120     0.506
| (CHANX:737268 L4 length:3 (25,3)->(28,3))                         0.120     0.626
| (CHANY:1237857 L4 length:2 (28,3)->(28,1))                        0.120     0.746
| (CHANX:720394 L4 length:3 (29,0)->(32,0))                         0.120     0.866
| (CHANY:1252434 L4 length:2 (31,1)->(31,3))                        0.120     0.986
| (CHANX:726292 L1 length:0 (32,1)->(32,1))                         0.108     1.094
| (IPIN:39579 side:TOP (32,1))                                      0.164     1.258
| (intra 'clb' routing)                                             0.143     1.401
$abc$1152$li75_li75.in[0] (.names at (32,1))                       -0.000     1.401
| (primitive '.names' combinational delay)                          0.260     1.661
$abc$1152$li75_li75.out[0] (.names at (32,1))                       0.000     1.661
| (intra 'clb' routing)                                             0.000     1.661
z_out[37].D[0] (dffsre at (32,1))                                   0.000     1.661
data arrival time                                                             1.661

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[37].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.661
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.446


#Path 35
Startpoint: b[11].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : reg_B[11].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[11].inpad[0] (.input at (17,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:6634 side:TOP (17,0))                                       0.000     1.078
| (CHANX:719540 L4 length:3 (17,0)->(20,0))                         0.120     1.198
| (CHANY:1199048 L4 length:1 (20,1)->(20,2))                        0.120     1.318
| (IPIN:36494 side:RIGHT (20,1))                                    0.164     1.482
| (intra 'clb' routing)                                             0.143     1.625
$abc$1152$li31_li31.in[0] (.names at (20,1))                        0.000     1.625
| (primitive '.names' combinational delay)                          0.060     1.685
$abc$1152$li31_li31.out[0] (.names at (20,1))                       0.000     1.685
| (intra 'clb' routing)                                             0.000     1.685
reg_B[11].D[0] (dffsre at (20,1))                                   0.000     1.685
data arrival time                                                             1.685

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[11].C[0] (dffsre at (20,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.685
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.422


#Path 36
Startpoint: z_w[0].z[25] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[25].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[25] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36681 side:RIGHT (21,2))                                    0.000     0.278
| (CHANY:1203986 L1 length:0 (21,2)->(21,2))                        0.108     0.386
| (CHANX:731338 L4 length:3 (22,2)->(25,2))                         0.120     0.506
| (CHANX:731550 L4 length:3 (25,2)->(28,2))                         0.120     0.626
| (CHANY:1238086 L1 length:0 (28,3)->(28,3))                        0.108     0.734
| (CHANX:737558 L4 length:3 (29,3)->(32,3))                         0.120     0.854
| (CHANY:1247801 L1 length:0 (30,3)->(30,3))                        0.108     0.962
| (CHANX:731958 L1 length:0 (31,2)->(31,2))                         0.108     1.070
| (CHANY:1252589 L1 length:0 (31,2)->(31,2))                        0.108     1.178
| (CHANX:726306 L1 length:0 (32,1)->(32,1))                         0.108     1.286
| (IPIN:39586 side:TOP (32,1))                                      0.164     1.450
| (intra 'clb' routing)                                             0.143     1.593
$abc$1152$li63_li63.in[0] (.names at (32,1))                       -0.000     1.593
| (primitive '.names' combinational delay)                          0.110     1.703
$abc$1152$li63_li63.out[0] (.names at (32,1))                       0.000     1.703
| (intra 'clb' routing)                                             0.000     1.703
z_out[25].D[0] (dffsre at (32,1))                                   0.000     1.703
data arrival time                                                             1.703

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[25].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.703
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.404


#Path 37
Startpoint: b[10].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : reg_B[10].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[10].inpad[0] (.input at (17,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:6610 side:TOP (17,0))                                       0.000     1.078
| (CHANX:719516 L4 length:3 (17,0)->(20,0))                         0.120     1.198
| (CHANY:1199072 L4 length:1 (20,1)->(20,2))                        0.120     1.318
| (IPIN:36490 side:RIGHT (20,1))                                    0.164     1.482
| (intra 'clb' routing)                                             0.143     1.625
$abc$1152$li30_li30.in[0] (.names at (20,1))                        0.000     1.625
| (primitive '.names' combinational delay)                          0.150     1.775
$abc$1152$li30_li30.out[0] (.names at (20,1))                       0.000     1.775
| (intra 'clb' routing)                                             0.000     1.775
reg_B[10].D[0] (dffsre at (20,1))                                   0.000     1.775
data arrival time                                                             1.775

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[10].C[0] (dffsre at (20,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.775
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.332


#Path 38
Startpoint: b[7].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : reg_B[7].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[7].inpad[0] (.input at (15,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:5826 side:TOP (15,0))                                       0.000     1.078
| (CHANX:719376 L4 length:3 (15,0)->(18,0))                         0.120     1.198
| (CHANY:1179502 L1 length:0 (16,1)->(16,1))                        0.108     1.306
| (CHANX:725258 L4 length:3 (17,1)->(20,1))                         0.120     1.426
| (IPIN:36466 side:TOP (20,1))                                      0.164     1.590
| (intra 'clb' routing)                                             0.143     1.733
$abc$1152$li27_li27.in[0] (.names at (20,1))                        0.000     1.733
| (primitive '.names' combinational delay)                          0.060     1.793
$abc$1152$li27_li27.out[0] (.names at (20,1))                       0.000     1.793
| (intra 'clb' routing)                                             0.000     1.793
reg_B[7].D[0] (dffsre at (20,1))                                    0.000     1.793
data arrival time                                                             1.793

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[7].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.793
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.314


#Path 39
Startpoint: b[17].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : reg_B[17].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[17].inpad[0] (.input at (20,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:7838 side:TOP (20,0))                                       0.000     1.078
| (CHANX:719521 L4 length:3 (20,0)->(17,0))                         0.120     1.198
| (CHANY:1194080 L1 length:0 (19,1)->(19,1))                        0.108     1.306
| (CHANX:725476 L4 length:3 (20,1)->(23,1))                         0.120     1.426
| (IPIN:36459 side:TOP (20,1))                                      0.164     1.590
| (intra 'clb' routing)                                             0.143     1.733
$abc$1152$li37_li37.in[0] (.names at (20,1))                        0.000     1.733
| (primitive '.names' combinational delay)                          0.060     1.793
$abc$1152$li37_li37.out[0] (.names at (20,1))                       0.000     1.793
| (intra 'clb' routing)                                             0.000     1.793
reg_B[17].D[0] (dffsre at (20,1))                                   0.000     1.793
data arrival time                                                             1.793

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[17].C[0] (dffsre at (20,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.793
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.314


#Path 40
Startpoint: b[15].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : reg_B[15].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[15].inpad[0] (.input at (19,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:7430 side:TOP (19,0))                                       0.000     1.078
| (CHANX:719668 L4 length:3 (19,0)->(22,0))                         0.120     1.198
| (CHANY:1198954 L1 length:0 (20,1)->(20,1))                        0.108     1.306
| (CHANX:725449 L1 length:0 (20,1)->(20,1))                         0.108     1.414
| (IPIN:36473 side:TOP (20,1))                                      0.164     1.578
| (intra 'clb' routing)                                             0.143     1.721
$abc$1152$li35_li35.in[0] (.names at (20,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                          0.110     1.831
$abc$1152$li35_li35.out[0] (.names at (20,1))                       0.000     1.831
| (intra 'clb' routing)                                             0.000     1.831
reg_B[15].D[0] (dffsre at (20,1))                                   0.000     1.831
data arrival time                                                             1.831

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[15].C[0] (dffsre at (20,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.831
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.276


#Path 41
Startpoint: b[12].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : reg_B[12].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[12].inpad[0] (.input at (18,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:7014 side:TOP (18,0))                                       0.000     1.078
| (CHANX:719567 L1 length:0 (18,0)->(18,0))                         0.108     1.186
| (CHANY:1184360 L1 length:0 (17,1)->(17,1))                        0.108     1.294
| (CHANX:725332 L4 length:3 (18,1)->(21,1))                         0.120     1.414
| (IPIN:36469 side:TOP (20,1))                                      0.164     1.578
| (intra 'clb' routing)                                             0.143     1.721
$abc$1152$li32_li32.in[0] (.names at (20,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                          0.110     1.831
$abc$1152$li32_li32.out[0] (.names at (20,1))                       0.000     1.831
| (intra 'clb' routing)                                             0.000     1.831
reg_B[12].D[0] (dffsre at (20,1))                                   0.000     1.831
data arrival time                                                             1.831

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[12].C[0] (dffsre at (20,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.831
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.276


#Path 42
Startpoint: z_w[0].z[27] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[27].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[27] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36689 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204040 L1 length:0 (21,3)->(21,3))                        0.108     0.386
| (CHANX:737080 L4 length:3 (22,3)->(25,3))                         0.120     0.506
| (CHANY:1223556 L1 length:0 (25,4)->(25,4))                        0.108     0.614
| (CHANX:743088 L4 length:3 (26,4)->(29,4))                         0.120     0.734
| (CHANX:743256 L1 length:0 (29,4)->(29,4))                         0.108     0.842
| (CHANY:1243007 L1 length:0 (29,4)->(29,4))                        0.108     0.950
| (CHANX:737604 L1 length:0 (30,3)->(30,3))                         0.108     1.058
| (CHANY:1247795 L1 length:0 (30,3)->(30,3))                        0.108     1.166
| (CHANX:731952 L1 length:0 (31,2)->(31,2))                         0.108     1.274
| (CHANY:1252583 L1 length:0 (31,2)->(31,2))                        0.108     1.382
| (CHANX:726300 L1 length:0 (32,1)->(32,1))                         0.108     1.490
| (IPIN:39583 side:TOP (32,1))                                      0.164     1.654
| (intra 'clb' routing)                                             0.143     1.797
$abc$1152$li65_li65.in[0] (.names at (32,1))                        0.000     1.797
| (primitive '.names' combinational delay)                          0.060     1.857
$abc$1152$li65_li65.out[0] (.names at (32,1))                       0.000     1.857
| (intra 'clb' routing)                                             0.000     1.857
z_out[27].D[0] (dffsre at (32,1))                                   0.000     1.857
data arrival time                                                             1.857

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[27].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.857
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.250


#Path 43
Startpoint: b[8].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : reg_B[8].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[8].inpad[0] (.input at (16,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:6206 side:TOP (16,0))                                       0.000     1.078
| (CHANX:719464 L4 length:3 (16,0)->(19,0))                         0.120     1.198
| (CHANX:719688 L4 length:3 (19,0)->(22,0))                         0.120     1.318
| (CHANY:1199014 L4 length:2 (20,1)->(20,3))                        0.120     1.438
| (IPIN:36485 side:RIGHT (20,1))                                    0.164     1.602
| (intra 'clb' routing)                                             0.143     1.745
$abc$1152$li28_li28.in[0] (.names at (20,1))                        0.000     1.745
| (primitive '.names' combinational delay)                          0.150     1.895
$abc$1152$li28_li28.out[0] (.names at (20,1))                       0.000     1.895
| (intra 'clb' routing)                                             0.000     1.895
reg_B[8].D[0] (dffsre at (20,1))                                    0.000     1.895
data arrival time                                                             1.895

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[8].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.895
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.212


#Path 44
Startpoint: b[4].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : reg_B[4].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[4].inpad[0] (.input at (14,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:5404 side:TOP (14,0))                                       0.000     1.078
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                         0.120     1.198
| (CHANX:719538 L4 length:3 (17,0)->(20,0))                         0.120     1.318
| (CHANY:1199050 L4 length:0 (20,1)->(20,1))                        0.120     1.438
| (IPIN:36487 side:RIGHT (20,1))                                    0.164     1.602
| (intra 'clb' routing)                                             0.143     1.745
$abc$1152$li24_li24.in[0] (.names at (20,1))                        0.000     1.745
| (primitive '.names' combinational delay)                          0.150     1.895
$abc$1152$li24_li24.out[0] (.names at (20,1))                       0.000     1.895
| (intra 'clb' routing)                                             0.000     1.895
reg_B[4].D[0] (dffsre at (20,1))                                    0.000     1.895
data arrival time                                                             1.895

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[4].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.895
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.212


#Path 45
Startpoint: b[6].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : reg_B[6].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[6].inpad[0] (.input at (15,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:5808 side:TOP (15,0))                                       0.000     1.078
| (CHANX:719359 L1 length:0 (15,0)->(15,0))                         0.108     1.186
| (CHANY:1169788 L1 length:0 (14,1)->(14,1))                        0.108     1.294
| (CHANX:725108 L4 length:3 (15,1)->(18,1))                         0.120     1.414
| (CHANX:725316 L4 length:3 (18,1)->(21,1))                         0.120     1.534
| (IPIN:36461 side:TOP (20,1))                                      0.164     1.698
| (intra 'clb' routing)                                             0.143     1.841
$abc$1152$li26_li26.in[0] (.names at (20,1))                       -0.000     1.841
| (primitive '.names' combinational delay)                          0.060     1.901
$abc$1152$li26_li26.out[0] (.names at (20,1))                       0.000     1.901
| (intra 'clb' routing)                                             0.000     1.901
reg_B[6].D[0] (dffsre at (20,1))                                    0.000     1.901
data arrival time                                                             1.901

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[6].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.901
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.206


#Path 46
Startpoint: z_w[0].z[32] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[32].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[32] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36694 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1203869 L4 length:2 (21,3)->(21,1))                        0.120     0.398
| (CHANX:719617 L4 length:3 (21,0)->(18,0))                         0.120     0.518
| (CHANY:1199012 L4 length:3 (20,1)->(20,4))                        0.120     0.638
| (CHANX:736980 L4 length:3 (21,3)->(24,3))                         0.120     0.758
| (CHANY:1218417 L4 length:2 (24,3)->(24,1))                        0.120     0.878
| (CHANX:720106 L4 length:3 (25,0)->(28,0))                         0.120     0.998
| (CHANX:720318 L4 length:3 (28,0)->(31,0))                         0.120     1.118
| (CHANY:1252522 L4 length:2 (31,1)->(31,3))                        0.120     1.238
| (CHANX:726286 L1 length:0 (32,1)->(32,1))                         0.108     1.346
| (IPIN:39576 side:TOP (32,1))                                      0.164     1.510
| (intra 'clb' routing)                                             0.143     1.653
$abc$1152$li70_li70.in[0] (.names at (32,1))                        0.000     1.653
| (primitive '.names' combinational delay)                          0.260     1.913
$abc$1152$li70_li70.out[0] (.names at (32,1))                       0.000     1.913
| (intra 'clb' routing)                                             0.000     1.913
z_out[32].D[0] (dffsre at (32,1))                                   0.000     1.913
data arrival time                                                             1.913

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[32].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.913
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.194


#Path 47
Startpoint: b[13].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : reg_B[13].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[13].inpad[0] (.input at (18,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:7030 side:TOP (18,0))                                       0.000     1.078
| (CHANX:719594 L4 length:3 (18,0)->(21,0))                         0.120     1.198
| (CHANY:1198950 L1 length:0 (20,1)->(20,1))                        0.108     1.306
| (CHANX:725445 L1 length:0 (20,1)->(20,1))                         0.108     1.414
| (IPIN:36471 side:TOP (20,1))                                      0.164     1.578
| (intra 'clb' routing)                                             0.143     1.721
$abc$1152$li33_li33.in[0] (.names at (20,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                          0.200     1.921
$abc$1152$li33_li33.out[0] (.names at (20,1))                       0.000     1.921
| (intra 'clb' routing)                                             0.000     1.921
reg_B[13].D[0] (dffsre at (20,1))                                   0.000     1.921
data arrival time                                                             1.921

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[13].C[0] (dffsre at (20,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.921
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.186


#Path 48
Startpoint: b[1].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_B[1].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[1].inpad[0] (.input at (12,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4622 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719178 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719406 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANY:1189318 L4 length:2 (18,1)->(18,3))                        0.120     1.438
| (CHANX:725404 L4 length:3 (19,1)->(22,1))                         0.120     1.558
| (IPIN:36460 side:TOP (20,1))                                      0.164     1.722
| (intra 'clb' routing)                                             0.143     1.865
$abc$1152$li21_li21.in[0] (.names at (20,1))                        0.000     1.865
| (primitive '.names' combinational delay)                          0.060     1.925
$abc$1152$li21_li21.out[0] (.names at (20,1))                       0.000     1.925
| (intra 'clb' routing)                                             0.000     1.925
reg_B[1].D[0] (dffsre at (20,1))                                    0.000     1.925
data arrival time                                                             1.925

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[1].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.925
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.182


#Path 49
Startpoint: b[5].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : reg_B[5].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[5].inpad[0] (.input at (14,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:5424 side:TOP (14,0))                                       0.000     1.078
| (CHANX:719314 L4 length:3 (14,0)->(17,0))                         0.120     1.198
| (CHANX:719526 L4 length:3 (17,0)->(20,0))                         0.120     1.318
| (CHANY:1194102 L1 length:0 (19,1)->(19,1))                        0.108     1.426
| (CHANX:725454 L1 length:0 (20,1)->(20,1))                         0.108     1.534
| (IPIN:36476 side:TOP (20,1))                                      0.164     1.698
| (intra 'clb' routing)                                             0.143     1.841
$abc$1152$li25_li25.in[0] (.names at (20,1))                       -0.000     1.841
| (primitive '.names' combinational delay)                          0.110     1.951
$abc$1152$li25_li25.out[0] (.names at (20,1))                       0.000     1.951
| (intra 'clb' routing)                                             0.000     1.951
reg_B[5].D[0] (dffsre at (20,1))                                    0.000     1.951
data arrival time                                                             1.951

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[5].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.951
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.156


#Path 50
Startpoint: a[19].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : reg_A[19].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[19].inpad[0] (.input at (11,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4208 side:TOP (11,0))                                       0.000     1.078
| (CHANX:719106 L4 length:3 (11,0)->(14,0))                         0.120     1.198
| (CHANX:719260 L4 length:3 (13,0)->(16,0))                         0.120     1.318
| (CHANY:1179600 L4 length:1 (16,1)->(16,2))                        0.120     1.438
| (CHANX:725262 L4 length:3 (17,1)->(20,1))                         0.120     1.558
| (IPIN:36474 side:TOP (20,1))                                      0.164     1.722
| (intra 'clb' routing)                                             0.143     1.865
$abc$1152$li19_li19.in[0] (.names at (20,1))                        0.000     1.865
| (primitive '.names' combinational delay)                          0.110     1.975
$abc$1152$li19_li19.out[0] (.names at (20,1))                       0.000     1.975
| (intra 'clb' routing)                                             0.000     1.975
reg_A[19].D[0] (dffsre at (20,1))                                   0.000     1.975
data arrival time                                                             1.975

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[19].C[0] (dffsre at (20,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.975
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.132


#Path 51
Startpoint: b[14].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : reg_B[14].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[14].inpad[0] (.input at (19,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:7412 side:TOP (19,0))                                       0.000     1.078
| (CHANX:719662 L4 length:3 (19,0)->(22,0))                         0.120     1.198
| (CHANY:1198936 L1 length:0 (20,1)->(20,1))                        0.108     1.306
| (CHANX:725431 L1 length:0 (20,1)->(20,1))                         0.108     1.414
| (IPIN:36464 side:TOP (20,1))                                      0.164     1.578
| (intra 'clb' routing)                                             0.143     1.721
$abc$1152$li34_li34.in[0] (.names at (20,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                          0.260     1.981
$abc$1152$li34_li34.out[0] (.names at (20,1))                       0.000     1.981
| (intra 'clb' routing)                                             0.000     1.981
reg_B[14].D[0] (dffsre at (20,1))                                   0.000     1.981
data arrival time                                                             1.981

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[14].C[0] (dffsre at (20,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.981
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.126


#Path 52
Startpoint: b[9].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : reg_B[9].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[9].inpad[0] (.input at (16,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:6222 side:TOP (16,0))                                       0.000     1.078
| (CHANX:719444 L4 length:3 (16,0)->(19,0))                         0.120     1.198
| (CHANY:1184350 L1 length:0 (17,1)->(17,1))                        0.108     1.306
| (CHANX:725342 L4 length:3 (18,1)->(21,1))                         0.120     1.426
| (IPIN:36465 side:TOP (20,1))                                      0.164     1.590
| (intra 'clb' routing)                                             0.143     1.733
$abc$1152$li29_li29.in[0] (.names at (20,1))                        0.000     1.733
| (primitive '.names' combinational delay)                          0.260     1.993
$abc$1152$li29_li29.out[0] (.names at (20,1))                       0.000     1.993
| (intra 'clb' routing)                                             0.000     1.993
reg_B[9].D[0] (dffsre at (20,1))                                    0.000     1.993
data arrival time                                                             1.993

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[9].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             1.993
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.114


#Path 53
Startpoint: b[0].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : reg_B[0].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[0].inpad[0] (.input at (11,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4228 side:TOP (11,0))                                       0.000     1.078
| (CHANX:719102 L4 length:3 (11,0)->(14,0))                         0.120     1.198
| (CHANX:719322 L4 length:3 (14,0)->(17,0))                         0.120     1.318
| (CHANX:719550 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1199038 L4 length:2 (20,1)->(20,3))                        0.120     1.558
| (IPIN:36489 side:RIGHT (20,1))                                    0.164     1.722
| (intra 'clb' routing)                                             0.143     1.865
$abc$1152$li20_li20.in[0] (.names at (20,1))                        0.000     1.865
| (primitive '.names' combinational delay)                          0.150     2.015
$abc$1152$li20_li20.out[0] (.names at (20,1))                       0.000     2.015
| (intra 'clb' routing)                                             0.000     2.015
reg_B[0].D[0] (dffsre at (20,1))                                    0.000     2.015
data arrival time                                                             2.015

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[0].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.015
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.092


#Path 54
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[16].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li16_li16.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.060     2.033
$abc$1152$li16_li16.out[0] (.names at (19,1))                       0.000     2.033
| (intra 'clb' routing)                                             0.000     2.033
reg_A[16].D[0] (dffsre at (19,1))                                   0.000     2.033
data arrival time                                                             2.033

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[16].C[0] (dffsre at (19,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.033
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.074


#Path 55
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[0].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li00_li00.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.060     2.033
$abc$1152$li00_li00.out[0] (.names at (19,1))                       0.000     2.033
| (intra 'clb' routing)                                             0.000     2.033
reg_A[0].D[0] (dffsre at (19,1))                                    0.000     2.033
data arrival time                                                             2.033

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[0].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.033
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.074


#Path 56
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[1].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li01_li01.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.060     2.033
$abc$1152$li01_li01.out[0] (.names at (19,1))                       0.000     2.033
| (intra 'clb' routing)                                             0.000     2.033
reg_A[1].D[0] (dffsre at (19,1))                                    0.000     2.033
data arrival time                                                             2.033

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[1].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.033
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.074


#Path 57
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[4].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li04_li04.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.060     2.033
$abc$1152$li04_li04.out[0] (.names at (19,1))                       0.000     2.033
| (intra 'clb' routing)                                             0.000     2.033
reg_A[4].D[0] (dffsre at (19,1))                                    0.000     2.033
data arrival time                                                             2.033

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[4].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.033
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.074


#Path 58
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[5].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li05_li05.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.060     2.033
$abc$1152$li05_li05.out[0] (.names at (19,1))                       0.000     2.033
| (intra 'clb' routing)                                             0.000     2.033
reg_A[5].D[0] (dffsre at (19,1))                                    0.000     2.033
data arrival time                                                             2.033

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[5].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.033
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.074


#Path 59
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_B[3].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725428 L1 length:0 (20,1)->(20,1))                         0.108     1.666
| (IPIN:36463 side:TOP (20,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li23_li23.in[1] (.names at (20,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.060     2.033
$abc$1152$li23_li23.out[0] (.names at (20,1))                       0.000     2.033
| (intra 'clb' routing)                                             0.000     2.033
reg_B[3].D[0] (dffsre at (20,1))                                    0.000     2.033
data arrival time                                                             2.033

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[3].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.033
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.074


#Path 60
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[17].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li17_li17.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.060     2.033
$abc$1152$li17_li17.out[0] (.names at (19,1))                       0.000     2.033
| (intra 'clb' routing)                                             0.000     2.033
reg_A[17].D[0] (dffsre at (19,1))                                   0.000     2.033
data arrival time                                                             2.033

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[17].C[0] (dffsre at (19,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.033
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.074


#Path 61
Startpoint: a[18].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : reg_A[18].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[18].inpad[0] (.input at (10,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:3826 side:TOP (10,0))                                       0.000     1.078
| (CHANX:719016 L4 length:3 (10,0)->(13,0))                         0.120     1.198
| (CHANY:1160064 L1 length:0 (12,1)->(12,1))                        0.108     1.306
| (CHANX:724968 L4 length:3 (13,1)->(16,1))                         0.120     1.426
| (CHANX:725036 L4 length:3 (14,1)->(17,1))                         0.120     1.546
| (CHANX:725170 L4 length:3 (16,1)->(19,1))                         0.120     1.666
| (IPIN:36346 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li18_li18.in[0] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.060     2.033
$abc$1152$li18_li18.out[0] (.names at (19,1))                       0.000     2.033
| (intra 'clb' routing)                                             0.000     2.033
reg_A[18].D[0] (dffsre at (19,1))                                   0.000     2.033
data arrival time                                                             2.033

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[18].C[0] (dffsre at (19,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.033
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.074


#Path 62
Startpoint: z_w[0].z[28] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : z_out[28].D[0] (dffsre at (32,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'dsp' routing)                                             0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                          0.200     0.278
z_w[0].z[28] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                             0.000     0.278
| (OPIN:36690 side:RIGHT (21,3))                                    0.000     0.278
| (CHANY:1204042 L1 length:0 (21,3)->(21,3))                        0.108     0.386
| (CHANX:737078 L4 length:3 (22,3)->(25,3))                         0.120     0.506
| (CHANY:1223558 L1 length:0 (25,4)->(25,4))                        0.108     0.614
| (CHANX:743086 L4 length:3 (26,4)->(29,4))                         0.120     0.734
| (CHANX:743250 L1 length:0 (29,4)->(29,4))                         0.108     0.842
| (CHANY:1243001 L1 length:0 (29,4)->(29,4))                        0.108     0.950
| (CHANX:737598 L1 length:0 (30,3)->(30,3))                         0.108     1.058
| (CHANY:1247789 L1 length:0 (30,3)->(30,3))                        0.108     1.166
| (CHANX:731946 L1 length:0 (31,2)->(31,2))                         0.108     1.274
| (CHANY:1252577 L1 length:0 (31,2)->(31,2))                        0.108     1.382
| (CHANX:726294 L1 length:0 (32,1)->(32,1))                         0.108     1.490
| (IPIN:39580 side:TOP (32,1))                                      0.164     1.654
| (intra 'clb' routing)                                             0.143     1.797
$abc$1152$li66_li66.in[0] (.names at (32,1))                        0.000     1.797
| (primitive '.names' combinational delay)                          0.260     2.057
$abc$1152$li66_li66.out[0] (.names at (32,1))                       0.000     2.057
| (intra 'clb' routing)                                             0.000     2.057
z_out[28].D[0] (dffsre at (32,1))                                   0.000     2.057
data arrival time                                                             2.057

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
z_out[28].C[0] (dffsre at (32,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.057
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.050


#Path 63
Startpoint: b[2].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : reg_B[2].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[2].inpad[0] (.input at (13,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:5002 side:TOP (13,0))                                       0.000     1.078
| (CHANX:719244 L4 length:3 (13,0)->(16,0))                         0.120     1.198
| (CHANX:719460 L4 length:3 (16,0)->(19,0))                         0.120     1.318
| (CHANX:719676 L4 length:3 (19,0)->(22,0))                         0.120     1.438
| (CHANY:1198978 L4 length:0 (20,1)->(20,1))                        0.120     1.558
| (IPIN:36491 side:RIGHT (20,1))                                    0.164     1.722
| (intra 'clb' routing)                                             0.143     1.865
$abc$1152$li22_li22.in[0] (.names at (20,1))                        0.000     1.865
| (primitive '.names' combinational delay)                          0.200     2.065
$abc$1152$li22_li22.out[0] (.names at (20,1))                       0.000     2.065
| (intra 'clb' routing)                                             0.000     2.065
reg_B[2].D[0] (dffsre at (20,1))                                    0.000     2.065
data arrival time                                                             2.065

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[2].C[0] (dffsre at (20,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.065
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.042


#Path 64
Startpoint: b[16].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : reg_B[16].D[0] (dffsre at (20,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
b[16].inpad[0] (.input at (20,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:7802 side:TOP (20,0))                                       0.000     1.078
| (CHANX:719545 L4 length:3 (20,0)->(17,0))                         0.120     1.198
| (CHANX:719637 L1 length:0 (19,0)->(19,0))                         0.108     1.306
| (CHANY:1189218 L1 length:0 (18,1)->(18,1))                        0.108     1.414
| (CHANX:725406 L4 length:3 (19,1)->(22,1))                         0.120     1.534
| (IPIN:36468 side:TOP (20,1))                                      0.164     1.698
| (intra 'clb' routing)                                             0.143     1.841
$abc$1152$li36_li36.in[0] (.names at (20,1))                       -0.000     1.841
| (primitive '.names' combinational delay)                          0.260     2.101
$abc$1152$li36_li36.out[0] (.names at (20,1))                       0.000     2.101
| (intra 'clb' routing)                                             0.000     2.101
reg_B[16].D[0] (dffsre at (20,1))                                   0.000     2.101
data arrival time                                                             2.101

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_B[16].C[0] (dffsre at (20,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.101
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.006


#Path 65
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[8].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li08_li08.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.150     2.123
$abc$1152$li08_li08.out[0] (.names at (19,1))                       0.000     2.123
| (intra 'clb' routing)                                             0.000     2.123
reg_A[8].D[0] (dffsre at (19,1))                                    0.000     2.123
data arrival time                                                             2.123

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[8].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.123
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.016


#Path 66
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[9].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li09_li09.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.150     2.123
$abc$1152$li09_li09.out[0] (.names at (19,1))                       0.000     2.123
| (intra 'clb' routing)                                             0.000     2.123
reg_A[9].D[0] (dffsre at (19,1))                                    0.000     2.123
data arrival time                                                             2.123

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[9].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.123
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.016


#Path 67
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[10].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li10_li10.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.150     2.123
$abc$1152$li10_li10.out[0] (.names at (19,1))                       0.000     2.123
| (intra 'clb' routing)                                             0.000     2.123
reg_A[10].D[0] (dffsre at (19,1))                                   0.000     2.123
data arrival time                                                             2.123

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[10].C[0] (dffsre at (19,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.123
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.016


#Path 68
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[11].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li11_li11.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.150     2.123
$abc$1152$li11_li11.out[0] (.names at (19,1))                       0.000     2.123
| (intra 'clb' routing)                                             0.000     2.123
reg_A[11].D[0] (dffsre at (19,1))                                   0.000     2.123
data arrival time                                                             2.123

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[11].C[0] (dffsre at (19,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.123
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.016


#Path 69
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[12].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li12_li12.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.150     2.123
$abc$1152$li12_li12.out[0] (.names at (19,1))                       0.000     2.123
| (intra 'clb' routing)                                             0.000     2.123
reg_A[12].D[0] (dffsre at (19,1))                                   0.000     2.123
data arrival time                                                             2.123

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[12].C[0] (dffsre at (19,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.123
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.016


#Path 70
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[13].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li13_li13.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.150     2.123
$abc$1152$li13_li13.out[0] (.names at (19,1))                       0.000     2.123
| (intra 'clb' routing)                                             0.000     2.123
reg_A[13].D[0] (dffsre at (19,1))                                   0.000     2.123
data arrival time                                                             2.123

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[13].C[0] (dffsre at (19,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.123
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.016


#Path 71
Startpoint: a[14].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : reg_A[14].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[14].inpad[0] (.input at (8,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:3032 side:TOP (8,0))                                        0.000     1.078
| (CHANX:718890 L4 length:3 (8,0)->(11,0))                          0.120     1.198
| (CHANX:719044 L4 length:3 (10,0)->(13,0))                         0.120     1.318
| (CHANY:1165020 L4 length:1 (13,1)->(13,2))                        0.120     1.438
| (CHANX:725046 L4 length:3 (14,1)->(17,1))                         0.120     1.558
| (CHANX:725274 L4 length:3 (17,1)->(20,1))                         0.120     1.678
| (CHANY:1194103 L1 length:0 (19,1)->(19,1))                        0.108     1.786
| (IPIN:36381 side:RIGHT (19,1))                                    0.164     1.950
| (intra 'clb' routing)                                             0.143     2.093
$abc$1152$li14_li14.in[0] (.names at (19,1))                       -0.000     2.093
| (primitive '.names' combinational delay)                          0.060     2.153
$abc$1152$li14_li14.out[0] (.names at (19,1))                       0.000     2.153
| (intra 'clb' routing)                                             0.000     2.153
reg_A[14].D[0] (dffsre at (19,1))                                   0.000     2.153
data arrival time                                                             2.153

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[14].C[0] (dffsre at (19,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.153
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.046


#Path 72
Startpoint: a[15].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : reg_A[15].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[15].inpad[0] (.input at (9,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:3402 side:TOP (9,0))                                        0.000     1.078
| (CHANX:718944 L4 length:3 (9,0)->(12,0))                          0.120     1.198
| (CHANY:1155204 L1 length:0 (11,1)->(11,1))                        0.108     1.306
| (CHANX:724896 L4 length:3 (12,1)->(15,1))                         0.120     1.426
| (CHANY:1174828 L1 length:0 (15,2)->(15,2))                        0.108     1.534
| (CHANX:730904 L4 length:3 (16,2)->(19,2))                         0.120     1.654
| (CHANY:1194147 L4 length:1 (19,2)->(19,1))                        0.120     1.774
| (IPIN:36369 side:RIGHT (19,1))                                    0.164     1.938
| (intra 'clb' routing)                                             0.143     2.081
$abc$1152$li15_li15.in[0] (.names at (19,1))                        0.000     2.081
| (primitive '.names' combinational delay)                          0.150     2.231
$abc$1152$li15_li15.out[0] (.names at (19,1))                       0.000     2.231
| (intra 'clb' routing)                                             0.000     2.231
reg_A[15].D[0] (dffsre at (19,1))                                   0.000     2.231
data arrival time                                                             2.231

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[15].C[0] (dffsre at (19,1))                                   0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.231
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.124


#Path 73
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[3].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li03_li03.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.260     2.233
$abc$1152$li03_li03.out[0] (.names at (19,1))                       0.000     2.233
| (intra 'clb' routing)                                             0.000     2.233
reg_A[3].D[0] (dffsre at (19,1))                                    0.000     2.233
data arrival time                                                             2.233

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[3].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.233
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.126


#Path 74
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[2].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li02_li02.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.260     2.233
$abc$1152$li02_li02.out[0] (.names at (19,1))                       0.000     2.233
| (intra 'clb' routing)                                             0.000     2.233
reg_A[2].D[0] (dffsre at (19,1))                                    0.000     2.233
data arrival time                                                             2.233

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[2].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.233
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.126


#Path 75
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[6].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li06_li06.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.260     2.233
$abc$1152$li06_li06.out[0] (.names at (19,1))                       0.000     2.233
| (intra 'clb' routing)                                             0.000     2.233
reg_A[6].D[0] (dffsre at (19,1))                                    0.000     2.233
data arrival time                                                             2.233

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[6].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.233
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.126


#Path 76
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_A[7].D[0] (dffsre at (19,1) clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                       0.000     1.078
| (CHANX:719172 L4 length:3 (12,0)->(15,0))                         0.120     1.198
| (CHANX:719388 L4 length:3 (15,0)->(18,0))                         0.120     1.318
| (CHANX:719530 L4 length:3 (17,0)->(20,0))                         0.120     1.438
| (CHANY:1194114 L4 length:2 (19,1)->(19,3))                        0.120     1.558
| (CHANX:725357 L1 length:0 (19,1)->(19,1))                         0.108     1.666
| (IPIN:36343 side:TOP (19,1))                                      0.164     1.830
| (intra 'clb' routing)                                             0.143     1.973
$abc$1152$li07_li07.in[1] (.names at (19,1))                       -0.000     1.973
| (primitive '.names' combinational delay)                          0.260     2.233
$abc$1152$li07_li07.out[0] (.names at (19,1))                       0.000     2.233
| (intra 'clb' routing)                                             0.000     2.233
reg_A[7].D[0] (dffsre at (19,1))                                    0.000     2.233
data arrival time                                                             2.233

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (1,0))                                      0.000     0.000
| (intra 'io' routing)                                              0.078     0.078
| (inter-block routing:global net)                                  0.000     0.078
| (intra 'clb' routing)                                             2.000     2.078
reg_A[7].C[0] (dffsre at (19,1))                                    0.000     2.078
clock uncertainty                                                   0.000     2.078
cell hold time                                                      0.029     2.107
data required time                                                            2.107
-----------------------------------------------------------------------------------
data required time                                                           -2.107
data arrival time                                                             2.233
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.126


#Path 77
Startpoint: reg_B[5].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[5].C[0] (dffsre at (20,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[5].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36439 side:TOP (20,1))                                     0.000     2.629
| (CHANX:725488 L4 length:3 (20,1)->(23,1))                        0.120     2.749
| (CHANY:1203815 L1 length:0 (21,1)->(21,1))                       0.108     2.857
| (IPIN:36728 side:RIGHT (21,1))                                   0.164     3.021
| (intra 'dsp' routing)                                            0.000     3.021
z_w[0].b[5] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.021
data arrival time                                                            3.021

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.021
----------------------------------------------------------------------------------
slack (MET)                                                                  2.743


#Path 78
Startpoint: reg_A[10].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[10].C[0] (dffsre at (19,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[10].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36321 side:TOP (19,1))                                     0.000     2.629
| (CHANX:725408 L4 length:3 (19,1)->(22,1))                        0.120     2.749
| (CHANY:1203972 L1 length:0 (21,2)->(21,2))                       0.108     2.857
| (IPIN:36750 side:RIGHT (21,2))                                   0.164     3.021
| (intra 'dsp' routing)                                            0.000     3.021
z_w[0].a[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.021
data arrival time                                                            3.021

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.021
----------------------------------------------------------------------------------
slack (MET)                                                                  2.743


#Path 79
Startpoint: reg_A[2].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[2].C[0] (dffsre at (19,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[2].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36317 side:TOP (19,1))                                     0.000     2.629
| (CHANX:725400 L4 length:3 (19,1)->(22,1))                        0.120     2.749
| (CHANY:1203889 L4 length:0 (21,1)->(21,1))                       0.120     2.869
| (IPIN:36715 side:RIGHT (21,1))                                   0.164     3.033
| (intra 'dsp' routing)                                            0.000     3.033
z_w[0].a[2] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.033
data arrival time                                                            3.033

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.033
----------------------------------------------------------------------------------
slack (MET)                                                                  2.755


#Path 80
Startpoint: reg_B[16].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[16].C[0] (dffsre at (20,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[16].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36450 side:RIGHT (20,1))                                   0.000     2.629
| (CHANY:1199068 L4 length:3 (20,1)->(20,4))                       0.120     2.749
| (CHANX:731224 L1 length:0 (21,2)->(21,2))                        0.108     2.857
| (CHANY:1204104 L4 length:3 (21,3)->(21,6))                       0.120     2.977
| (IPIN:36775 side:RIGHT (21,3))                                   0.164     3.141
| (intra 'dsp' routing)                                            0.000     3.141
z_w[0].b[16] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.141
data arrival time                                                            3.141

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.141
----------------------------------------------------------------------------------
slack (MET)                                                                  2.863


#Path 81
Startpoint: reg_B[14].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[14].C[0] (dffsre at (20,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[14].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36451 side:RIGHT (20,1))                                   0.000     2.629
| (CHANY:1199086 L4 length:2 (20,1)->(20,3))                       0.120     2.749
| (CHANX:725512 L1 length:0 (21,1)->(21,1))                        0.108     2.857
| (CHANY:1204020 L4 length:3 (21,2)->(21,5))                       0.120     2.977
| (IPIN:36773 side:RIGHT (21,3))                                   0.164     3.141
| (intra 'dsp' routing)                                            0.000     3.141
z_w[0].b[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.141
data arrival time                                                            3.141

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.141
----------------------------------------------------------------------------------
slack (MET)                                                                  2.863


#Path 82
Startpoint: reg_B[10].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[10].C[0] (dffsre at (20,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[10].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36453 side:RIGHT (20,1))                                   0.000     2.629
| (CHANY:1199104 L4 length:1 (20,1)->(20,2))                       0.120     2.749
| (CHANX:725526 L1 length:0 (21,1)->(21,1))                        0.108     2.857
| (CHANY:1204006 L4 length:3 (21,2)->(21,5))                       0.120     2.977
| (IPIN:36760 side:RIGHT (21,2))                                   0.164     3.141
| (intra 'dsp' routing)                                            0.000     3.141
z_w[0].b[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.141
data arrival time                                                            3.141

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.141
----------------------------------------------------------------------------------
slack (MET)                                                                  2.863


#Path 83
Startpoint: reg_B[8].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[8].C[0] (dffsre at (20,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[8].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36454 side:RIGHT (20,1))                                   0.000     2.629
| (CHANY:1199029 L4 length:0 (20,1)->(20,1))                       0.120     2.749
| (CHANX:719798 L1 length:0 (21,0)->(21,0))                        0.108     2.857
| (CHANY:1203938 L4 length:2 (21,1)->(21,3))                       0.120     2.977
| (IPIN:36758 side:RIGHT (21,2))                                   0.164     3.141
| (intra 'dsp' routing)                                            0.000     3.141
z_w[0].b[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.141
data arrival time                                                            3.141

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.141
----------------------------------------------------------------------------------
slack (MET)                                                                  2.863


#Path 84
Startpoint: reg_B[6].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[6].C[0] (dffsre at (20,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[6].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36449 side:RIGHT (20,1))                                   0.000     2.629
| (CHANY:1198986 L4 length:0 (20,1)->(20,1))                       0.120     2.749
| (CHANX:725520 L1 length:0 (21,1)->(21,1))                        0.108     2.857
| (CHANY:1204012 L4 length:3 (21,2)->(21,5))                       0.120     2.977
| (IPIN:36756 side:RIGHT (21,2))                                   0.164     3.141
| (intra 'dsp' routing)                                            0.000     3.141
z_w[0].b[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.141
data arrival time                                                            3.141

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.141
----------------------------------------------------------------------------------
slack (MET)                                                                  2.863


#Path 85
Startpoint: reg_A[8].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[8].C[0] (dffsre at (19,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[8].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36320 side:TOP (19,1))                                     0.000     2.629
| (CHANX:725394 L4 length:3 (19,1)->(22,1))                        0.120     2.749
| (CHANX:725524 L1 length:0 (21,1)->(21,1))                        0.108     2.857
| (CHANY:1204008 L4 length:3 (21,2)->(21,5))                       0.120     2.977
| (IPIN:36748 side:RIGHT (21,2))                                   0.164     3.141
| (intra 'dsp' routing)                                            0.000     3.141
z_w[0].a[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.141
data arrival time                                                            3.141

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.141
----------------------------------------------------------------------------------
slack (MET)                                                                  2.863


#Path 86
Startpoint: reg_A[15].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[15].C[0] (dffsre at (19,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[15].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36333 side:RIGHT (19,1))                                   0.000     2.629
| (CHANY:1194082 L1 length:0 (19,1)->(19,1))                       0.108     2.737
| (CHANX:725474 L4 length:3 (20,1)->(23,1))                        0.120     2.857
| (CHANY:1204024 L4 length:3 (21,2)->(21,5))                       0.120     2.977
| (IPIN:36765 side:RIGHT (21,3))                                   0.164     3.141
| (intra 'dsp' routing)                                            0.000     3.141
z_w[0].a[15] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.141
data arrival time                                                            3.141

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.141
----------------------------------------------------------------------------------
slack (MET)                                                                  2.863


#Path 87
Startpoint: reg_A[0].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[0].C[0] (dffsre at (19,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[0].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36316 side:TOP (19,1))                                     0.000     2.629
| (CHANX:725398 L4 length:3 (19,1)->(22,1))                        0.120     2.749
| (CHANY:1203865 L4 length:0 (21,1)->(21,1))                       0.120     2.869
| (CHANX:719621 L4 length:3 (21,0)->(18,0))                        0.120     2.989
| (IPIN:36731 side:BOTTOM (21,1))                                  0.164     3.153
| (intra 'dsp' routing)                                            0.000     3.153
z_w[0].a[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.153
data arrival time                                                            3.153

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.153
----------------------------------------------------------------------------------
slack (MET)                                                                  2.875


#Path 88
Startpoint: reg_A[11].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[11].C[0] (dffsre at (19,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[11].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36331 side:RIGHT (19,1))                                   0.000     2.629
| (CHANY:1194193 L4 length:0 (19,1)->(19,1))                       0.120     2.749
| (CHANX:719750 L4 length:3 (20,0)->(23,0))                        0.120     2.869
| (CHANY:1203844 L4 length:1 (21,1)->(21,2))                       0.120     2.989
| (IPIN:36751 side:RIGHT (21,2))                                   0.164     3.153
| (intra 'dsp' routing)                                            0.000     3.153
z_w[0].a[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.153
data arrival time                                                            3.153

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.153
----------------------------------------------------------------------------------
slack (MET)                                                                  2.875


#Path 89
Startpoint: reg_A[9].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[9].C[0] (dffsre at (19,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[9].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36330 side:RIGHT (19,1))                                   0.000     2.629
| (CHANY:1194176 L4 length:3 (19,1)->(19,4))                       0.120     2.749
| (CHANX:736926 L4 length:3 (20,3)->(23,3))                        0.120     2.869
| (CHANY:1203957 L4 length:2 (21,3)->(21,1))                       0.120     2.989
| (IPIN:36749 side:RIGHT (21,2))                                   0.164     3.153
| (intra 'dsp' routing)                                            0.000     3.153
z_w[0].a[9] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.153
data arrival time                                                            3.153

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.153
----------------------------------------------------------------------------------
slack (MET)                                                                  2.875


#Path 90
Startpoint: reg_B[0].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[0].C[0] (dffsre at (20,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[0].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36446 side:RIGHT (20,1))                                   0.000     2.629
| (CHANY:1199028 L4 length:3 (20,1)->(20,4))                       0.120     2.749
| (CHANX:725540 L4 length:3 (21,1)->(24,1))                        0.120     2.869
| (CHANY:1203825 L4 length:0 (21,1)->(21,1))                       0.120     2.989
| (IPIN:36723 side:RIGHT (21,1))                                   0.164     3.153
| (intra 'dsp' routing)                                            0.000     3.153
z_w[0].b[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.153
data arrival time                                                            3.153

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.153
----------------------------------------------------------------------------------
slack (MET)                                                                  2.875


#Path 91
Startpoint: reg_A[1].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[1].C[0] (dffsre at (19,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[1].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36326 side:RIGHT (19,1))                                   0.000     2.629
| (CHANY:1194152 L4 length:3 (19,1)->(19,4))                       0.120     2.749
| (CHANX:725456 L4 length:3 (20,1)->(23,1))                        0.120     2.869
| (CHANY:1198929 L1 length:0 (20,1)->(20,1))                       0.108     2.977
| (CHANX:719770 L1 length:0 (21,0)->(21,0))                        0.108     3.085
| (IPIN:36732 side:BOTTOM (21,1))                                  0.164     3.249
| (intra 'dsp' routing)                                            0.000     3.249
z_w[0].a[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.249
data arrival time                                                            3.249

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.249
----------------------------------------------------------------------------------
slack (MET)                                                                  2.971


#Path 92
Startpoint: reg_A[12].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[12].C[0] (dffsre at (19,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[12].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36322 side:TOP (19,1))                                     0.000     2.629
| (CHANX:725386 L4 length:3 (19,1)->(22,1))                        0.120     2.749
| (CHANY:1194254 L1 length:0 (19,2)->(19,2))                       0.108     2.857
| (CHANX:731206 L4 length:3 (20,2)->(23,2))                        0.120     2.977
| (CHANY:1203977 L1 length:0 (21,2)->(21,2))                       0.108     3.085
| (IPIN:36752 side:RIGHT (21,2))                                   0.164     3.249
| (intra 'dsp' routing)                                            0.000     3.249
z_w[0].a[12] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.249
data arrival time                                                            3.249

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.249
----------------------------------------------------------------------------------
slack (MET)                                                                  2.971


#Path 93
Startpoint: reg_B[15].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[15].C[0] (dffsre at (20,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[15].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36441 side:TOP (20,1))                                     0.000     2.629
| (CHANX:725433 L1 length:0 (20,1)->(20,1))                        0.108     2.737
| (CHANY:1194258 L1 length:0 (19,2)->(19,2))                       0.108     2.845
| (CHANX:731202 L4 length:3 (20,2)->(23,2))                        0.120     2.965
| (CHANY:1204108 L4 length:3 (21,3)->(21,6))                       0.120     3.085
| (IPIN:36774 side:RIGHT (21,3))                                   0.164     3.249
| (intra 'dsp' routing)                                            0.000     3.249
z_w[0].b[15] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.249
data arrival time                                                            3.249

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.249
----------------------------------------------------------------------------------
slack (MET)                                                                  2.971


#Path 94
Startpoint: reg_B[1].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[1].C[0] (dffsre at (20,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[1].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36437 side:TOP (20,1))                                     0.000     2.629
| (CHANX:725460 L4 length:3 (20,1)->(23,1))                        0.120     2.749
| (CHANY:1198941 L1 length:0 (20,1)->(20,1))                       0.108     2.857
| (CHANX:719782 L1 length:0 (21,0)->(21,0))                        0.108     2.965
| (CHANY:1203954 L4 length:2 (21,1)->(21,3))                       0.120     3.085
| (IPIN:36724 side:RIGHT (21,1))                                   0.164     3.249
| (intra 'dsp' routing)                                            0.000     3.249
z_w[0].b[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.249
data arrival time                                                            3.249

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.249
----------------------------------------------------------------------------------
slack (MET)                                                                  2.971


#Path 95
Startpoint: reg_B[3].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[3].C[0] (dffsre at (20,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[3].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36438 side:TOP (20,1))                                     0.000     2.629
| (CHANX:725486 L4 length:3 (20,1)->(23,1))                        0.120     2.749
| (CHANY:1208671 L1 length:0 (22,1)->(22,1))                       0.108     2.857
| (CHANX:719675 L4 length:3 (22,0)->(19,0))                        0.120     2.977
| (CHANY:1203830 L4 length:0 (21,1)->(21,1))                       0.120     3.097
| (IPIN:36726 side:RIGHT (21,1))                                   0.164     3.261
| (intra 'dsp' routing)                                            0.000     3.261
z_w[0].b[3] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.261
data arrival time                                                            3.261

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.261
----------------------------------------------------------------------------------
slack (MET)                                                                  2.983


#Path 96
Startpoint: reg_B[2].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[2].C[0] (dffsre at (20,1))                                   0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[2].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36447 side:RIGHT (20,1))                                   0.000     2.629
| (CHANY:1199078 L4 length:2 (20,1)->(20,3))                       0.120     2.749
| (CHANY:1199196 L1 length:0 (20,3)->(20,3))                       0.108     2.857
| (CHANX:736992 L4 length:3 (21,3)->(24,3))                        0.120     2.977
| (CHANY:1203877 L4 length:2 (21,3)->(21,1))                       0.120     3.097
| (IPIN:36725 side:RIGHT (21,1))                                   0.164     3.261
| (intra 'dsp' routing)                                            0.000     3.261
z_w[0].b[2] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.261
data arrival time                                                            3.261

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.261
----------------------------------------------------------------------------------
slack (MET)                                                                  2.983


#Path 97
Startpoint: reg_B[11].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_B[11].C[0] (dffsre at (20,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_B[11].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36443 side:TOP (20,1))                                     0.000     2.629
| (CHANX:725484 L4 length:3 (20,1)->(23,1))                        0.120     2.749
| (CHANY:1208665 L1 length:0 (22,1)->(22,1))                       0.108     2.857
| (CHANX:719681 L4 length:3 (22,0)->(19,0))                        0.120     2.977
| (CHANY:1203848 L4 length:3 (21,1)->(21,4))                       0.120     3.097
| (IPIN:36761 side:RIGHT (21,2))                                   0.164     3.261
| (intra 'dsp' routing)                                            0.000     3.261
z_w[0].b[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.261
data arrival time                                                            3.261

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.261
----------------------------------------------------------------------------------
slack (MET)                                                                  2.983


#Path 98
Startpoint: reg_A[19].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].a[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[19].C[0] (dffsre at (20,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[19].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36436 side:TOP (20,1))                                     0.000     2.629
| (CHANX:725458 L4 length:3 (20,1)->(23,1))                        0.120     2.749
| (CHANY:1208659 L1 length:0 (22,1)->(22,1))                       0.108     2.857
| (CHANX:719687 L4 length:3 (22,0)->(19,0))                        0.120     2.977
| (CHANY:1203866 L4 length:2 (21,1)->(21,3))                       0.120     3.097
| (IPIN:36769 side:RIGHT (21,3))                                   0.164     3.261
| (intra 'dsp' routing)                                            0.000     3.261
z_w[0].a[19] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.261
data arrival time                                                            3.261

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.261
----------------------------------------------------------------------------------
slack (MET)                                                                  2.983


#Path 99
Startpoint: reg_A[18].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[18].C[0] (dffsre at (19,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[18].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36325 side:TOP (19,1))                                     0.000     2.629
| (CHANX:725368 L1 length:0 (19,1)->(19,1))                        0.108     2.737
| (CHANY:1194300 L4 length:3 (19,2)->(19,5))                       0.120     2.857
| (CHANX:731192 L4 length:3 (20,2)->(23,2))                        0.120     2.977
| (CHANY:1204078 L4 length:3 (21,3)->(21,6))                       0.120     3.097
| (IPIN:36768 side:RIGHT (21,3))                                   0.164     3.261
| (intra 'dsp' routing)                                            0.000     3.261
z_w[0].a[18] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.261
data arrival time                                                            3.261

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.261
----------------------------------------------------------------------------------
slack (MET)                                                                  2.983


#Path 100
Startpoint: reg_A[16].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'clb' routing)                                            2.000     2.078
reg_A[16].C[0] (dffsre at (19,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                     0.409     2.487
reg_A[16].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                            0.142     2.629
| (OPIN:36324 side:TOP (19,1))                                     0.000     2.629
| (CHANX:725366 L1 length:0 (19,1)->(19,1))                        0.108     2.737
| (CHANY:1194302 L4 length:3 (19,2)->(19,5))                       0.120     2.857
| (CHANX:742650 L4 length:3 (20,4)->(23,4))                        0.120     2.977
| (CHANY:1203959 L4 length:3 (21,4)->(21,1))                       0.120     3.097
| (IPIN:36766 side:RIGHT (21,3))                                   0.164     3.261
| (intra 'dsp' routing)                                            0.000     3.261
z_w[0].a[16] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.261
data arrival time                                                            3.261

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.078     0.078
| (inter-block routing:global net)                                 0.000     0.078
| (intra 'dsp' routing)                                            0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                  0.000     0.078
cell hold time                                                     0.200     0.278
data required time                                                           0.278
----------------------------------------------------------------------------------
data required time                                                          -0.278
data arrival time                                                            3.261
----------------------------------------------------------------------------------
slack (MET)                                                                  2.983


#End of timing report
