$date
	Wed Oct 26 17:28:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module combi_circuit $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#3
1$
#6
0$
1#
#9
1$
#12
0$
0#
1"
#15
0!
1$
#18
1!
0$
1#
#21
0!
1$
#24
