// Seed: 740244790
module module_0 (
    output tri id_0,
    output tri id_1
);
  assign id_1 = 1;
  assign id_0 = id_3;
  assign id_3 = 1'b0 > id_3;
  assign id_1 = 1;
  if (id_3 == 1) wire id_4;
  else begin : LABEL_0
    wire id_5;
  end
  wire id_6 = id_4;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    input wor id_5,
    input supply1 id_6,
    output wand id_7,
    output supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    input wand id_14,
    output tri id_15#(
        .id_18(""),
        .id_19(~id_4),
        .id_20(1'b0),
        .id_21(""),
        .id_22(1'b0)
    ),
    input tri id_16
);
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_10
  );
  assign modCall_1.id_3 = 0;
endmodule
