Analysis & Synthesis report for top_module
Wed Apr 09 20:57:04 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_module|uart_tx:UART_TX|state
 11. State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state
 12. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state
 13. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|state
 14. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|state
 15. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state
 16. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|state
 17. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|state
 18. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state
 19. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|state
 20. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|state
 21. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state
 22. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|state
 23. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|state
 24. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|cur_state
 25. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|state
 26. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|state
 27. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state
 28. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state
 29. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state
 30. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|cur_state
 31. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|state
 32. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|state
 33. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state
 34. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|state
 35. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|state
 36. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state
 37. State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state
 38. State Machine - |top_module|uart_rx:UART_RX|state
 39. User-Specified and Inferred Latches
 40. Registers Removed During Synthesis
 41. Removed Registers Triggering Further Register Optimizations
 42. General Register Statistics
 43. Registers Added for RAM Pass-Through Logic
 44. Registers Packed Into Inferred Megafunctions
 45. Multiplexer Restructuring Statistics (Restructuring Performed)
 46. Source assignments for MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated
 47. Source assignments for MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated
 48. Source assignments for MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated
 49. Source assignments for MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated
 50. Source assignments for MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated
 51. Source assignments for MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated
 52. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated
 53. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated
 54. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated
 55. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated
 56. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated
 57. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated
 58. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated
 59. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated
 60. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated
 61. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated
 62. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_usd1:auto_generated
 63. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_usd1:auto_generated
 64. Source assignments for MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated
 65. Source assignments for MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated
 66. Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2
 67. Parameter Settings for User Entity Instance: Top-level Entity: |top_module
 68. Parameter Settings for User Entity Instance: uart_rx:UART_RX
 69. Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR
 70. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT
 71. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins
 72. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator
 73. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|shift_register:shift_reg_inst
 74. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|shift_register:shift_reg_inst
 75. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store
 76. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst
 77. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst
 78. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst
 79. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins
 80. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins
 81. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst
 82. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|shift_register:shift_reg_inst
 83. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store
 84. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst
 85. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins
 86. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst
 87. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst
 88. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst
 89. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst
 90. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst
 91. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins
 92. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins
 93. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst
 94. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|shift_register:shift_reg_inst
 95. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store
 96. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst
 97. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins
 98. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst
 99. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst
100. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst
101. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|adder:adder_inst
102. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst
103. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins
104. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins
105. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst
106. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|shift_register:shift_reg_inst
107. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store
108. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst
109. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins
110. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst
111. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst
112. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst
113. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|adder:adder_inst
114. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst
115. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins
116. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins
117. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst
118. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|shift_register:shift_reg_inst
119. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store
120. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst
121. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins
122. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst
123. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst
124. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst
125. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|adder:adder_inst
126. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst
127. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins
128. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins
129. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst
130. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|shift_register:shift_reg_inst
131. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store
132. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst
133. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins
134. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst
135. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst
136. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst
137. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|adder:adder_inst
138. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst
139. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins
140. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins
141. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst
142. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|shift_register:shift_reg_inst
143. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store
144. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst
145. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins
146. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst
147. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst
148. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst
149. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst
150. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst
151. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins
152. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|add_multiplier_generator:multiplier_gen_inst
153. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins
154. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|shift_register:shift_reg_inst
155. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store
156. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst
157. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins
158. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst
159. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst
160. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1
161. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2
162. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder
163. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst
164. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins
165. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator
166. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store
167. Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA
168. Parameter Settings for User Entity Instance: uart_tx:UART_TX
169. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
170. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
171. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0
172. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
173. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0
174. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
175. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
176. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
177. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
178. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
179. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
180. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
181. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
182. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
183. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
184. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
185. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
186. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
187. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0
188. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0
189. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0
190. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2
191. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3
192. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2
193. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3
194. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0
195. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1
196. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0
197. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1
198. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1
199. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0
200. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3
201. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2
202. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3
203. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2
204. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1
205. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0
206. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1
207. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0
208. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3
209. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2
210. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3
211. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2
212. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1
213. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0
214. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1
215. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0
216. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3
217. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2
218. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3
219. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2
220. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1
221. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0
222. altsyncram Parameter Settings by Entity Instance
223. altshift_taps Parameter Settings by Entity Instance
224. lpm_mult Parameter Settings by Entity Instance
225. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2"
226. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1"
227. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst"
228. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst"
229. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT"
230. Post-Synthesis Netlist Statistics for Top Partition
231. Elapsed Time Per Partition
232. Analysis & Synthesis Messages
233. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 09 20:57:04 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; top_module                                  ;
; Top-level Entity Name              ; top_module                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,444                                       ;
;     Total combinational functions  ; 3,907                                       ;
;     Dedicated logic registers      ; 2,298                                       ;
; Total registers                    ; 2298                                        ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 112,782                                     ;
; Embedded Multiplier 9-bit elements ; 128                                         ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_module         ; top_module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                           ; Library ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; ../uart_tx.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/uart_tx.v                                                   ;         ;
; ../uart_rx.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/uart_rx.v                                                   ;         ;
; ../tw_factor_generator.v                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v                                       ;         ;
; ../tw_factor_for_sec.v                              ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v                                         ;         ;
; ../tw_factor_for_7th.v                              ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v                                         ;         ;
; ../tw_factor_for_6th.v                              ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v                                         ;         ;
; ../tw_factor_for_5th.v                              ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v                                         ;         ;
; ../tw_factor_for_4th.v                              ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v                                         ;         ;
; ../tw_factor_for_3th.v                              ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v                                         ;         ;
; ../top_module.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/top_module.v                                                ;         ;
; ../shift_register.v                                 ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/shift_register.v                                            ;         ;
; ../RAM.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/RAM.v                                                       ;         ;
; ../RADIX_WITH_NO_MULTIPLIER.v                       ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v                                  ;         ;
; ../RADIX.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/RADIX.v                                                     ;         ;
; ../PROCESS_O_DATA.v                                 ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/PROCESS_O_DATA.v                                            ;         ;
; ../out_state.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/out_state.v                                                 ;         ;
; ../out_addres_generator.v                           ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/out_addres_generator.v                                      ;         ;
; ../multiply.v                                       ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/multiply.v                                                  ;         ;
; ../multiplexor.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v                                               ;         ;
; ../modifying_adder.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v                                           ;         ;
; ../MODIFY_RADIX2.v                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/MODIFY_RADIX2.v                                             ;         ;
; ../MODIFY_FFT.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v                                                ;         ;
; ../M_TWIDLE_14_bit.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v                                           ;         ;
; ../INVERT_ADDR.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/INVERT_ADDR.v                                               ;         ;
; ../inter_state.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/inter_state.v                                               ;         ;
; ../first_state.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/first_state.v                                               ;         ;
; ../final_state.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/final_state.v                                               ;         ;
; ../final_addres_generator.v                         ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/final_addres_generator.v                                    ;         ;
; ../demultiplexor.v                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v                                             ;         ;
; ../addres_generator.v                               ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v                                          ;         ;
; ../addres_1st_generator.v                           ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/addres_1st_generator.v                                      ;         ;
; ../adder.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/adder.v                                                     ;         ;
; ../add_multiplier_generator.v                       ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_Parallel_lab/add_multiplier_generator.v                                  ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; aglobal191.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                  ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_80h1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_80h1.tdf                              ;         ;
; db/altsyncram_rp81.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_rp81.tdf                              ;         ;
; db/top_module.ram0_m_twidle_14_bit_f5b2482a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/top_module.ram0_m_twidle_14_bit_f5b2482a.hdl.mif ;         ;
; db/altsyncram_ssd1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_ssd1.tdf                              ;         ;
; db/altsyncram_sp81.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_sp81.tdf                              ;         ;
; db/top_module.ram1_m_twidle_14_bit_f5b2482a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/top_module.ram1_m_twidle_14_bit_f5b2482a.hdl.mif ;         ;
; db/altsyncram_usd1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_usd1.tdf                              ;         ;
; db/altsyncram_ffi1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_ffi1.tdf                              ;         ;
; altshift_taps.tdf                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift_taps.tdf                               ;         ;
; lpm_counter.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                 ;         ;
; lpm_compare.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                 ;         ;
; lpm_constant.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                ;         ;
; db/shift_taps_e6m.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/shift_taps_e6m.tdf                               ;         ;
; db/altsyncram_0e81.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_0e81.tdf                              ;         ;
; db/cntr_4pf.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/cntr_4pf.tdf                                     ;         ;
; lpm_mult.tdf                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                    ;         ;
; lpm_add_sub.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;         ;
; multcore.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                    ;         ;
; bypassff.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                    ;         ;
; altshift.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                    ;         ;
; db/mult_66t.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/mult_66t.tdf                                     ;         ;
; db/mult_o9t.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/mult_o9t.tdf                                     ;         ;
; db/mult_46t.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/mult_46t.tdf                                     ;         ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 5,444     ;
;                                             ;           ;
; Total combinational functions               ; 3907      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 441       ;
;     -- 3 input functions                    ; 2875      ;
;     -- <=2 input functions                  ; 591       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1884      ;
;     -- arithmetic mode                      ; 2023      ;
;                                             ;           ;
; Total registers                             ; 2298      ;
;     -- Dedicated logic registers            ; 2298      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 16        ;
; Total memory bits                           ; 112782    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 128       ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2781      ;
; Total fan-out                               ; 27883     ;
; Average fan-out                             ; 4.07      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Entity Name              ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |top_module                                                  ; 3907 (1)            ; 2298 (0)                  ; 112782      ; 128          ; 0       ; 64        ; 16   ; 0            ; |top_module                                                                                                                                                                                                                       ; top_module               ; work         ;
;    |INVERT_ADDR:INVERT_ADDR|                                 ; 28 (28)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|INVERT_ADDR:INVERT_ADDR                                                                                                                                                                                               ; INVERT_ADDR              ; work         ;
;    |MODIFY_FFT:MODIFY_FFT|                                   ; 3738 (0)            ; 2076 (0)                  ; 112782      ; 128          ; 0       ; 64        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT                                                                                                                                                                                                 ; MODIFY_FFT               ; work         ;
;       |final_state:final_state_ins|                          ; 555 (0)             ; 230 (0)                   ; 26624       ; 32           ; 0       ; 16        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins                                                                                                                                                                     ; final_state              ; work         ;
;          |MODIFY_RADIX2:modify_radix2_inst|                  ; 492 (0)             ; 0 (0)                     ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst                                                                                                                                    ; MODIFY_RADIX2            ; work         ;
;             |modifying_adder:modifying_adder|                ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder                                                                                                    ; modifying_adder          ; work         ;
;             |multiply:multiply1|                             ; 164 (72)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1                                                                                                                 ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0|mult_66t:auto_generated                                                                          ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1|mult_66t:auto_generated                                                                          ; mult_66t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2|mult_66t:auto_generated                                                                          ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3|mult_66t:auto_generated                                                                          ; mult_66t                 ; work         ;
;             |multiply:multiply2|                             ; 168 (72)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2                                                                                                                 ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_o9t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0|mult_o9t:auto_generated                                                                          ; mult_o9t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_o9t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1|mult_o9t:auto_generated                                                                          ; mult_o9t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_o9t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2|mult_o9t:auto_generated                                                                          ; mult_o9t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_o9t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3|mult_o9t:auto_generated                                                                          ; mult_o9t                 ; work         ;
;          |RAM:ram_data_store|                                ; 0 (0)               ; 1 (1)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store                                                                                                                                                  ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                                          ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                                           ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                                          ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                                           ; altsyncram_ssd1          ; work         ;
;          |demultiplexor:demux_inst|                          ; 3 (3)               ; 174 (174)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst                                                                                                                                            ; demultiplexor            ; work         ;
;          |final_addres_generator:final_addres_generator_ins| ; 26 (26)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins                                                                                                                   ; final_addres_generator   ; work         ;
;          |multiplexor:mux_inst|                              ; 34 (34)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst                                                                                                                                                ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                              ; tw_factor_generator      ; work         ;
;             |M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|            ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins                                                                                          ; M_TWIDLE_14_bit          ; work         ;
;                |altsyncram:m_cos_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0                                                                   ; altsyncram               ; work         ;
;                   |altsyncram_sp81:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated                                    ; altsyncram_sp81          ; work         ;
;                |altsyncram:m_sin_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0                                                                   ; altsyncram               ; work         ;
;                   |altsyncram_rp81:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated                                    ; altsyncram_rp81          ; work         ;
;       |first_state:first_state_ins|                          ; 258 (0)             ; 251 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins                                                                                                                                                                     ; first_state              ; work         ;
;          |RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst|       ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst                                                                                                                         ; RADIX_WITH_NO_MULTIPLIER ; work         ;
;          |RAM:ram_data_store|                                ; 44 (44)             ; 99 (99)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store                                                                                                                                                  ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                                          ; altsyncram               ; work         ;
;                |altsyncram_ffi1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated                                                                                           ; altsyncram_ffi1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                                          ; altsyncram               ; work         ;
;                |altsyncram_ffi1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated                                                                                           ; altsyncram_ffi1          ; work         ;
;          |addres_1st_generator:addres_1st_generator|         ; 49 (49)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator                                                                                                                           ; addres_1st_generator     ; work         ;
;          |demultiplexor:demux_inst|                          ; 3 (3)               ; 98 (98)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst                                                                                                                                            ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 34 (34)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst                                                                                                                                                ; multiplexor              ; work         ;
;       |inter_state:processor[2].inter_state_ins|             ; 371 (0)             ; 156 (0)                   ; 8192        ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 292 (0)             ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 142 (142)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 150 (56)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 0 (0)               ; 1 (1)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_usd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_usd1:auto_generated                                                                              ; altsyncram_usd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_usd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_usd1:auto_generated                                                                              ; altsyncram_usd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 40 (40)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 4 (4)               ; 100 (100)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 34 (34)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_sec:tw_factor_for_sec_ins|        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins                                                                         ; tw_factor_for_sec        ; work         ;
;       |inter_state:processor[3].inter_state_ins|             ; 453 (0)             ; 227 (0)                   ; 12288       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)             ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 0 (0)               ; 1 (1)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 38 (38)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 3 (3)               ; 151 (151)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 50 (50)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 4 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_3th:tw_factor_for_3th_ins|        ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins                                                                         ; tw_factor_for_3th        ; work         ;
;       |inter_state:processor[4].inter_state_ins|             ; 466 (0)             ; 253 (0)                   ; 12288       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)             ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 0 (0)               ; 1 (1)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 39 (39)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 3 (3)               ; 164 (164)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 50 (50)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 16 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_4th:tw_factor_for_4th_ins|        ; 16 (16)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins                                                                         ; tw_factor_for_4th        ; work         ;
;       |inter_state:processor[5].inter_state_ins|             ; 472 (0)             ; 269 (0)                   ; 12288       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)             ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 0 (0)               ; 1 (1)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 35 (35)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 3 (3)               ; 172 (172)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 50 (50)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 26 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_5th:tw_factor_for_5th_ins|        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins                                                                         ; tw_factor_for_5th        ; work         ;
;       |inter_state:processor[6].inter_state_ins|             ; 510 (0)             ; 271 (0)                   ; 12288       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)             ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 0 (0)               ; 1 (1)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 34 (34)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 3 (3)               ; 173 (173)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 50 (50)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 65 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_6th:tw_factor_for_6th_ins|        ; 65 (65)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins                                                                         ; tw_factor_for_6th        ; work         ;
;       |inter_state:processor[7].inter_state_ins|             ; 580 (0)             ; 272 (0)                   ; 12430       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)             ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)            ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 0 (0)               ; 1 (1)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 32 (31)             ; 21 (20)                   ; 142         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;             |shift_register:shift_reg_inst|                  ; 1 (0)               ; 1 (0)                     ; 142         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst                                                                                    ; shift_register           ; work         ;
;                |altshift_taps:data_rtl_0|                    ; 1 (0)               ; 1 (0)                     ; 142         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0                                                           ; altshift_taps            ; work         ;
;                   |shift_taps_e6m:auto_generated|            ; 1 (0)               ; 1 (0)                     ; 142         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated                             ; shift_taps_e6m           ; work         ;
;                      |altsyncram_0e81:altsyncram2|           ; 0 (0)               ; 0 (0)                     ; 142         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2 ; altsyncram_0e81          ; work         ;
;                      |cntr_4pf:cntr1|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|cntr_4pf:cntr1              ; cntr_4pf                 ; work         ;
;          |demultiplexor:demux_inst|                          ; 3 (3)               ; 173 (173)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 50 (50)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 137 (0)             ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_7th:tw_factor_for_7th_ins|        ; 137 (137)           ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins                                                                         ; tw_factor_for_7th        ; work         ;
;       |out_state:out_state_ins|                              ; 73 (0)              ; 147 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins                                                                                                                                                                         ; out_state                ; work         ;
;          |RAM:ram_data_store|                                ; 47 (47)             ; 133 (133)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store                                                                                                                                                      ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                                              ; altsyncram               ; work         ;
;                |altsyncram_80h1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                                                                                               ; altsyncram_80h1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                                              ; altsyncram               ; work         ;
;                |altsyncram_80h1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                                                                                               ; altsyncram_80h1          ; work         ;
;          |out_addres_generator:out_addres_generator|         ; 26 (26)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator                                                                                                                               ; out_addres_generator     ; work         ;
;    |PROCESS_O_DATA:PROCESS_O_DATA|                           ; 30 (30)             ; 83 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA                                                                                                                                                                                         ; PROCESS_O_DATA           ; work         ;
;    |uart_rx:UART_RX|                                         ; 62 (62)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_rx:UART_RX                                                                                                                                                                                                       ; uart_rx                  ; work         ;
;    |uart_tx:UART_TX|                                         ; 48 (48)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_tx:UART_TX                                                                                                                                                                                                       ; uart_tx                  ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------------+
; Name                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ALTSYNCRAM                                    ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; db/top_module.ram1_M_TWIDLE_14_bit_f5b2482a.hdl.mif ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ALTSYNCRAM                                    ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; db/top_module.ram0_M_TWIDLE_14_bit_f5b2482a.hdl.mif ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 71           ; 2            ; 71           ; 142  ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 64          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 128         ;
; Signed Embedded Multipliers           ; 32          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 32          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|uart_tx:UART_TX|state                                                          ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; state.s_done ; state.s_stop ; state.s_wr ; state.s_start2 ; state.s_start1 ; state.s_idle ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; state.s_idle   ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; state.s_start1 ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; state.s_start2 ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; state.s_wr     ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; state.s_stop   ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; state.s_done   ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state                                   ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; Name            ; cur_state.WAIT ; cur_state.WRITE ; cur_state.IDLE ; cur_state.DONE ; cur_state.READ ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; cur_state.IDLE  ; 0              ; 0               ; 0              ; 0              ; 0              ;
; cur_state.WRITE ; 0              ; 1               ; 1              ; 0              ; 0              ;
; cur_state.WAIT  ; 1              ; 0               ; 1              ; 0              ; 0              ;
; cur_state.READ  ; 0              ; 0               ; 1              ; 0              ; 1              ;
; cur_state.DONE  ; 0              ; 0               ; 1              ; 1              ; 0              ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state ;
+------------------+------------------+----------------+------------------+------------------+----------------------------------+
; Name             ; cur_state.WAIT_1 ; cur_state.DONE ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE                   ;
+------------------+------------------+----------------+------------------+------------------+----------------------------------+
; cur_state.IDLE   ; 0                ; 0              ; 0                ; 0                ; 0                                ;
; cur_state.READ_1 ; 0                ; 0              ; 0                ; 1                ; 1                                ;
; cur_state.READ_2 ; 0                ; 0              ; 1                ; 0                ; 1                                ;
; cur_state.DONE   ; 0                ; 1              ; 0                ; 0                ; 1                                ;
; cur_state.WAIT_1 ; 1                ; 0              ; 0                ; 0                ; 1                                ;
+------------------+------------------+----------------+------------------+------------------+----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|state ;
+--------------+-------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                              ;
+--------------+-------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                         ;
; state.WRITE2 ; 1                                                                                         ;
+--------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|state ;
+-----------------+--------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                              ;
+-----------------+--------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                          ;
; state.SEC_OUT   ; 1                                                                                          ;
+-----------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state ;
+------------------+------------------+------------------+----------------+-----------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                                  ;
+------------------+------------------+------------------+----------------+-----------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                               ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                               ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                               ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                               ;
+------------------+------------------+------------------+----------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|state ;
+--------------+--------------------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                           ;
+--------------+--------------------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                                      ;
; state.WRITE2 ; 1                                                                                                      ;
+--------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|state ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                           ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                                       ;
; state.SEC_OUT   ; 1                                                                                                       ;
+-----------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                                   ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                                ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                                ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                                ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                                ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|state ;
+--------------+--------------------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                           ;
+--------------+--------------------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                                      ;
; state.WRITE2 ; 1                                                                                                      ;
+--------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|state ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                           ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                                       ;
; state.SEC_OUT   ; 1                                                                                                       ;
+-----------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                                   ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                                ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                                ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                                ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                                ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|state ;
+--------------+--------------------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                           ;
+--------------+--------------------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                                      ;
; state.WRITE2 ; 1                                                                                                      ;
+--------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|state ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                           ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                                       ;
; state.SEC_OUT   ; 1                                                                                                       ;
+-----------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                                   ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                                ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                                ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                                ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                                ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|state ;
+--------------+--------------------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                           ;
+--------------+--------------------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                                      ;
; state.WRITE2 ; 1                                                                                                      ;
+--------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|state ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                           ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                                       ;
; state.SEC_OUT   ; 1                                                                                                       ;
+-----------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                                   ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                                ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                                ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                                ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                                ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state ;
+--------------+--------------------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                           ;
+--------------+--------------------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                                      ;
; state.WRITE2 ; 1                                                                                                      ;
+--------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                           ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                                       ;
; state.SEC_OUT   ; 1                                                                                                       ;
+-----------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                                   ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                                ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                                ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                                ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                                ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|state ;
+--------------+--------------------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                           ;
+--------------+--------------------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                                      ;
; state.WRITE2 ; 1                                                                                                      ;
+--------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|state ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                           ;
+-----------------+---------------------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                                       ;
; state.SEC_OUT   ; 1                                                                                                       ;
+-----------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                                   ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                                ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                                ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                                ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                                ;
+------------------+------------------+------------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|state ;
+--------------+-------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                              ;
+--------------+-------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                         ;
; state.WRITE2 ; 1                                                                                         ;
+--------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|state ;
+-----------------+--------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                              ;
+-----------------+--------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                          ;
; state.SEC_OUT   ; 1                                                                                          ;
+-----------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state ;
+------------------+------------------+------------------+----------------+---------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                          ;
+------------------+------------------+------------------+----------------+---------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                       ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                       ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                       ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                       ;
+------------------+------------------+------------------+----------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state                                                ;
+-------------------+----------------+----------------+-------------------+-------------------+----------------+
; Name              ; cur_state.DONE ; cur_state.READ ; cur_state.WRITE_2 ; cur_state.WRITE_1 ; cur_state.IDLE ;
+-------------------+----------------+----------------+-------------------+-------------------+----------------+
; cur_state.IDLE    ; 0              ; 0              ; 0                 ; 0                 ; 0              ;
; cur_state.WRITE_1 ; 0              ; 0              ; 0                 ; 1                 ; 1              ;
; cur_state.WRITE_2 ; 0              ; 0              ; 1                 ; 0                 ; 1              ;
; cur_state.READ    ; 0              ; 1              ; 0                 ; 0                 ; 1              ;
; cur_state.DONE    ; 1              ; 0              ; 0                 ; 0                 ; 1              ;
+-------------------+----------------+----------------+-------------------+-------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_module|uart_rx:UART_RX|state                        ;
+---------------+--------------+------------+---------------+--------------+
; Name          ; state.s_done ; state.s_rd ; state.s_start ; state.s_idle ;
+---------------+--------------+------------+---------------+--------------+
; state.s_idle  ; 0            ; 0          ; 0             ; 0            ;
; state.s_start ; 0            ; 0          ; 1             ; 1            ;
; state.s_rd    ; 0            ; 1          ; 0             ; 1            ;
; state.s_done  ; 1            ; 0          ; 0             ; 1            ;
+---------------+--------------+------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                   ; Latch Enable Signal                                                                               ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------+
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[10] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[10] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[18] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[18] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[10] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[10] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[18] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[18] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[17] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[17] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[9]  ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[9]  ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[9]  ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[9]  ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[17] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[17] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[8]  ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[8]  ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[16] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[16] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[8]  ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[8]  ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[16] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[16] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[19] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[19] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[11] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[11] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[11] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[11] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[19] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[19] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[21] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[21] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[13] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[13] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[13] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[13] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[21] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[21] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[14] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[14] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[22] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[22] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[14] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[14] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[22] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[22] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[12] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[12] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[20] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[20] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[12] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[12] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[20] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[20] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[23] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[23] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[15] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[15] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[15] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o2[15] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o1[23] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[23] ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[10]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[10]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[9]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[9]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[8]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[8]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[7]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[7]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[6]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[6]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[5]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[5]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[4]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[4]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[3]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[3]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[2]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[2]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[1]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[1]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o1[0]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[0]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[18]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[18]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[17]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[17]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[16]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[16]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[15]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[15]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[14]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[14]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[13]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[13]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o1[12]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[12]                  ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; yes                    ;
; Number of user-specified and inferred latches = 672                                                                          ;                                                                                                   ;                        ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                         ; Reason for Removal                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|i[0]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|i[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|i[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|i[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|i[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[0]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|Im_o[0]                                                                                        ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|Re_o[0..7]                                                                                     ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|Im_o[1..7]                                                                                     ; Lost fanout                                                                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0..7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0..7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; INVERT_ADDR:INVERT_ADDR|Re_o[0..7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; INVERT_ADDR:INVERT_ADDR|Im_o[0..7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Im_o[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Re_o[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[0..7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1_temp[0..7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o2[0..7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o2[0..7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[0..7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1[0..7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr_angle[6]                                                   ; Merged with MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[6]                                              ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr_angle[5]                                                   ; Merged with MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[5]                                              ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr_angle[4]                                                   ; Merged with MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[4]                                              ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr_angle[3]                                                   ; Merged with MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[3]                                              ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr_angle[2]                                                   ; Merged with MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[2]                                              ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr_angle[1]                                                   ; Merged with MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[1]                                              ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr_angle[0]                                                   ; Merged with MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[0]                                              ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[5]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[4]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[3]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[2]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[2]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[1]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[0]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[4]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[3]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[2]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[2]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[1]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[0]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[3]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[2]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[2]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[1]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[0]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[2]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[2]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[1]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[0]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[1]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[0]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr_angle[0]                                                  ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]                                             ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Im_o[1..6]                                                                                     ; Merged with MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Im_o[0]                                                                             ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Re_o[0..6]                                                                                     ; Merged with MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Im_o[0]                                                                             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[16..23]                                                                                                                                  ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                                                                                           ;
; INVERT_ADDR:INVERT_ADDR|Re_o[16..23]                                                                                                                                  ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o[15]                                                                                                                           ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[16..23]                                                                                                                             ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o_temp[15]                                                                                                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[16..23]                                                                                                                             ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o_temp[15]                                                                                                                      ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Im_o[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[0..6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[0..6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[0..6]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[0..6]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[0..6]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[0..6]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[0..6]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[0..6]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Re_o[7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Im_o[7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[7]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[7]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin_data[1,2,9]         ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[0..3,6,8,9,11] ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[0..3]          ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[0..11]         ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[0..11,13]      ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1,2,9]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0..3,6,8,9,11]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0..3]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0..11]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0..11,13]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins|sin_data[13]            ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins|sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins|sin_data[13]            ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins|sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins|sin_data[6]             ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins|sin_data[0]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins|sin_data[13]            ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins|sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin_data[3]             ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|cos_data[0]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|cos_data[2]             ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|cos_data[1]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|cos_data[13]            ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|cos_data[5]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|cos_data[11]            ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|cos_data[6]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin_data[6,11]          ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin_data[0]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin_data[13]            ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[4,5,7,10]      ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[4]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[7,10,13]       ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[5]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[8,9,11]        ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[6]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[13]            ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[12,13]         ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[12] ;
; uart_tx:UART_TX|state~5                                                                                                                                               ; Lost fanout                                                                                                                                                            ;
; uart_tx:UART_TX|state~6                                                                                                                                               ; Lost fanout                                                                                                                                                            ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~4                                                                                                                             ; Lost fanout                                                                                                                                                            ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~5                                                                                                                             ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state~4                                                                   ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state~5                                                                   ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state~6                                                                   ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|state~7                                                                                        ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|state~7                                                                                    ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state~4                                                       ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state~5                                                       ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|state~7                                                                           ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|state~7                                                                       ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state~4                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state~5                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|state~7                                                                           ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|state~7                                                                       ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state~4                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state~5                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|state~7                                                                           ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|state~7                                                                       ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|cur_state~4                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|cur_state~5                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|state~7                                                                           ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|state~7                                                                       ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state~4                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state~5                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state~7                                                                           ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state~7                                                                       ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|cur_state~4                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|cur_state~5                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|state~7                                                                           ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|state~7                                                                       ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state~4                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state~5                                                      ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|state~7                                                                                        ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|state~7                                                                                    ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state~4                                                               ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state~5                                                               ; Lost fanout                                                                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|cur_state~8                                                                                                                                   ; Lost fanout                                                                                                                                                            ;
; uart_rx:UART_RX|state~11                                                                                                                                              ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[13]                                                                ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[13]                                                                ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]                                                                 ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                                                      ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[13]                                                                ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]                                                                 ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]                                                      ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]                                                                 ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]                                                      ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]                                                                 ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]                                                                 ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6,11]                                                              ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                                                      ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[13]                                                                ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4,5,7,10]                                                          ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                                                      ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5,7,13]                                                            ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6,8,9]                                                             ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[13]                                                                ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[13]                                                                ; Merged with MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]                                                     ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[0..6]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[0..6]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|i[2..7]                                                          ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[3..7]                                                          ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|i[4..7]                                                          ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|i[5..7]                                                          ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|i[6,7]                                                           ; Lost fanout                                                                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[7]                                                             ; Lost fanout                                                                                                                                                            ;
; uart_tx:UART_TX|tx_bits[3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; Total Number of Removed Registers = 466                                                                                                                               ;                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Im_o[0]                                                                             ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[0],                 ;
;                                                                                                                                                            ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[1],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[2],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[3],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[4],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[5],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[6],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[0],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[1],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[2],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[3],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[4],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[5],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[6],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[6],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[5],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[4],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[3],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[2],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[1],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[0],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[6],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[5],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[4],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[3],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[2],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[1],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[0],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[6],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[5],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[4],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[3],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[2],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[1],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[0],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[6],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[5],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[4],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[3],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[2],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[1],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[0],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[6],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[5],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[4],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[3],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[2],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[1],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[0],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[6],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[5],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[4],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[3],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[2],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[1],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[0],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[7],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[7],                 ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[7],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[7],     ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o2[7],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o2[7],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Re_o1[7],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1[7],          ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[7],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[7]                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[7]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[7],                                                                           ;
;                                                                                                                                                            ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Re_o[0],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Re_o[1],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Re_o[2],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Re_o[3],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Re_o[4],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Re_o[5],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Re_o[6],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Re_o[7],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[7],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[6],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[5],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[4],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[3],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[2],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[1],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[0],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o2[7],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o2[6],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o2[5],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o2[4],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o2[3],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o2[2],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o2[1],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o2[0],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[7],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[6],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[5],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[4],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[3],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[2],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[1],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[0]                        ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[7]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[7],                                                                           ;
;                                                                                                                                                            ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Im_o[0],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Im_o[1],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Im_o[2],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Im_o[3],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Im_o[4],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Im_o[5],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Im_o[6],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|Im_o[7],                              ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1_temp[7],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1_temp[6],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1_temp[5],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1_temp[4],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1_temp[3],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1_temp[2],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1_temp[1],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1_temp[0],                  ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o2[7],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o2[6],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o2[5],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o2[4],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o2[3],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o2[2],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o2[1],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o2[0],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1[7],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1[6],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1[5],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1[4],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1[3],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1[2],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1[1],                       ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Im_o1[0]                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[11] ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11],    ;
;                                                                                                                                                            ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[0],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[1],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[2],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[3],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[4],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[0],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[1],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[2],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[3],               ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[4]                ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|i[7]                                                  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|i[6], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|i[5], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|i[4], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|i[3], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|i[2]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[7]                                                  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[6], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[5], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[4], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[3]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|i[7]                                                  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|i[6], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|i[5], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|i[4]  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|i[7]                                                  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|i[6], ;
;                                                                                                                                                            ;                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|i[5]  ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[1]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[1]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[0]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[6]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[6]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[5]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[5]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[4]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[4]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[3]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[3]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[2]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[2]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[1]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[1]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[0]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin_data[9]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin_data[2]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin_data[1]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[11] ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]     ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[9]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[8]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[6]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[3]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[2]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[1]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin_data[0]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[3]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[2]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[1]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos_data[0]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[6]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[6]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[10] ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]     ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[9]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[8]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[7]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[6]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[5]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[4]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[3]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[2]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[1]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin_data[0]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[13] ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]     ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[11] ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]     ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[10] ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]     ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[9]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[8]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[7]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[6]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[5]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[4]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[3]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[2]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[1]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos_data[0]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]      ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[5]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[5]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[4]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[4]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[3]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[3]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[2]                                                                                                                       ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[2]                                                                            ;
;                                                                                                                                                            ; due to stuck port data_in ;                                                                                                            ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|i[7]                                                  ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|i[6]  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2298  ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 240   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1951  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register Name                                                                                ; RAM Name                                                                          ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0 ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                    ; Megafunction                                                                                                                                  ; Type       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|sin_data[0..13]     ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|m_sin_rtl_0      ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|Re_o[0..23]                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|mem_Re_rtl_0                                                             ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|cos_data[0..13]     ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|m_cos_rtl_0      ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|Im_o[0..23]                                                                 ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|mem_Im_rtl_0                                                             ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|Im_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|Re_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|Re_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|Im_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|Im_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|Re_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|Re_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|Im_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|Im_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|Re_o[0..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Re_o[8..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|Im_o[8..23]                                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0                                                ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data[0..3][0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data[0..3][0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data[0..3][0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data[0..3][0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data[0..3][0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data[0..3][0] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|shift_register:shift_reg_inst|data[0..3][0]          ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|shift_register:shift_reg_inst|data[0..3][0..7]                                                 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|shift_register:shift_reg_inst|data[0..3][0..7]                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|shift_register:shift_reg_inst|data[0..3][0..7]                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|shift_register:shift_reg_inst|data[0..3][0..7]                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|shift_register:shift_reg_inst|data[0..3][0..7]                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|shift_register:shift_reg_inst|data[0..3][0..7]                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|shift_register:shift_reg_inst|data[0..3][0..7]                                    ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|shift_register:shift_reg_inst|data[0..3][0..7]                                                 ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|data_out[5]                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|Im_o[17]                                ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Im_o[13]                   ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|Im_o[14]                   ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|Re_o[9]                    ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Re_o[5]                    ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]                    ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Re_o[1]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Im_o[17]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_module|INVERT_ADDR:INVERT_ADDR|shift_rd_ptr[4]                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|Im_o[8]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|Re_o[14]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_module|INVERT_ADDR:INVERT_ADDR|rd_ptr[0]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|state                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|state                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|state                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|state                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|state                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|state                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|state                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|state                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|state                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|state                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|state                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|state                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|state                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|state                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|Selector16         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_usd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_usd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_module ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; word_length_tw ; 14    ; Signed Integer                                    ;
; stagger        ; 20    ; Signed Integer                                    ;
; N              ; 256   ; Signed Integer                                    ;
; bit_width      ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:UART_RX ;
+----------------+------------------+--------------------------+
; Parameter Name ; Value            ; Type                     ;
+----------------+------------------+--------------------------+
; bit_width      ; 8                ; Signed Integer           ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary          ;
; t_half_1_bit   ; 0000101000101011 ; Unsigned Binary          ;
+----------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR ;
+----------------+------------------+----------------------------------+
; Parameter Name ; Value            ; Type                             ;
+----------------+------------------+----------------------------------+
; bit_width      ; 24               ; Signed Integer                   ;
; N              ; 256              ; Signed Integer                   ;
; SIZE           ; 8                ; Signed Integer                   ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                  ;
; t_half_1_bit   ; 0000101000101011 ; Unsigned Binary                  ;
+----------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT ;
+----------------+------------------+--------------------------------+
; Parameter Name ; Value            ; Type                           ;
+----------------+------------------+--------------------------------+
; word_length_tw ; 14               ; Signed Integer                 ;
; stagger        ; 20               ; Signed Integer                 ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                ;
; bit_width      ; 24               ; Signed Integer                 ;
; N              ; 256              ; Signed Integer                 ;
; SIZE           ; 8                ; Signed Integer                 ;
+----------------+------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins ;
+----------------+------------------+------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                       ;
+----------------+------------------+------------------------------------------------------------+
; word_length_tw ; 14               ; Signed Integer                                             ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                            ;
; bit_width      ; 24               ; Signed Integer                                             ;
; N              ; 256              ; Signed Integer                                             ;
; SIZE           ; 8                ; Signed Integer                                             ;
+----------------+------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 256   ; Signed Integer                                                                                                  ;
; SIZE           ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|shift_register:shift_reg_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                ;
; depth          ; 4     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|shift_register:shift_reg_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                      ;
; depth          ; 4     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                           ;
; N              ; 256   ; Signed Integer                                                                           ;
; SIZE           ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                 ;
; word_length_tw ; 14    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins ;
+----------------+------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------+
; stage_FFT      ; 2                ; Signed Integer                                                          ;
; stagger        ; 15               ; Signed Integer                                                          ;
; word_length_tw ; 14               ; Signed Integer                                                          ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                                         ;
; bit_width      ; 24               ; Signed Integer                                                          ;
; N              ; 256              ; Signed Integer                                                          ;
; SIZE           ; 8                ; Signed Integer                                                          ;
+----------------+------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 2     ; Signed Integer                                                                                                           ;
; N              ; 256   ; Signed Integer                                                                                                           ;
; SIZE           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 4     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|shift_register:shift_reg_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                        ;
; N              ; 256   ; Signed Integer                                                                                        ;
; SIZE           ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                                            ;
; stage_FFT      ; 2     ; Signed Integer                                                                                                            ;
; word_length_tw ; 14    ; Signed Integer                                                                                                            ;
; stagger        ; 15    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 2     ; Signed Integer                                                                                                                                                    ;
; SIZE           ; 8     ; Signed Integer                                                                                                                                                    ;
; word_length_tw ; 14    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                       ;
; word_length_tw ; 14    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                        ;
; word_length_tw ; 14    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins ;
+----------------+------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------+
; stage_FFT      ; 3                ; Signed Integer                                                          ;
; stagger        ; 15               ; Signed Integer                                                          ;
; word_length_tw ; 14               ; Signed Integer                                                          ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                                         ;
; bit_width      ; 24               ; Signed Integer                                                          ;
; N              ; 256              ; Signed Integer                                                          ;
; SIZE           ; 8                ; Signed Integer                                                          ;
+----------------+------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 3     ; Signed Integer                                                                                                           ;
; N              ; 256   ; Signed Integer                                                                                                           ;
; SIZE           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 4     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|shift_register:shift_reg_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                        ;
; N              ; 256   ; Signed Integer                                                                                        ;
; SIZE           ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                                            ;
; stage_FFT      ; 3     ; Signed Integer                                                                                                            ;
; word_length_tw ; 14    ; Signed Integer                                                                                                            ;
; stagger        ; 15    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 3     ; Signed Integer                                                                                                                                                    ;
; SIZE           ; 8     ; Signed Integer                                                                                                                                                    ;
; word_length_tw ; 14    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                       ;
; word_length_tw ; 14    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|adder:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                        ;
; word_length_tw ; 14    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins ;
+----------------+------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------+
; stage_FFT      ; 4                ; Signed Integer                                                          ;
; stagger        ; 15               ; Signed Integer                                                          ;
; word_length_tw ; 14               ; Signed Integer                                                          ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                                         ;
; bit_width      ; 24               ; Signed Integer                                                          ;
; N              ; 256              ; Signed Integer                                                          ;
; SIZE           ; 8                ; Signed Integer                                                          ;
+----------------+------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 4     ; Signed Integer                                                                                                           ;
; N              ; 256   ; Signed Integer                                                                                                           ;
; SIZE           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 4     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|shift_register:shift_reg_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                        ;
; N              ; 256   ; Signed Integer                                                                                        ;
; SIZE           ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                                            ;
; stage_FFT      ; 4     ; Signed Integer                                                                                                            ;
; word_length_tw ; 14    ; Signed Integer                                                                                                            ;
; stagger        ; 15    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 4     ; Signed Integer                                                                                                                                                    ;
; SIZE           ; 8     ; Signed Integer                                                                                                                                                    ;
; word_length_tw ; 14    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                       ;
; word_length_tw ; 14    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|adder:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                        ;
; word_length_tw ; 14    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins ;
+----------------+------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------+
; stage_FFT      ; 5                ; Signed Integer                                                          ;
; stagger        ; 15               ; Signed Integer                                                          ;
; word_length_tw ; 14               ; Signed Integer                                                          ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                                         ;
; bit_width      ; 24               ; Signed Integer                                                          ;
; N              ; 256              ; Signed Integer                                                          ;
; SIZE           ; 8                ; Signed Integer                                                          ;
+----------------+------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 5     ; Signed Integer                                                                                                           ;
; N              ; 256   ; Signed Integer                                                                                                           ;
; SIZE           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 4     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|shift_register:shift_reg_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                        ;
; N              ; 256   ; Signed Integer                                                                                        ;
; SIZE           ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                                            ;
; stage_FFT      ; 5     ; Signed Integer                                                                                                            ;
; word_length_tw ; 14    ; Signed Integer                                                                                                            ;
; stagger        ; 15    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 5     ; Signed Integer                                                                                                                                                    ;
; SIZE           ; 8     ; Signed Integer                                                                                                                                                    ;
; word_length_tw ; 14    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                       ;
; word_length_tw ; 14    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|adder:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                        ;
; word_length_tw ; 14    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins ;
+----------------+------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------+
; stage_FFT      ; 6                ; Signed Integer                                                          ;
; stagger        ; 15               ; Signed Integer                                                          ;
; word_length_tw ; 14               ; Signed Integer                                                          ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                                         ;
; bit_width      ; 24               ; Signed Integer                                                          ;
; N              ; 256              ; Signed Integer                                                          ;
; SIZE           ; 8                ; Signed Integer                                                          ;
+----------------+------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 6     ; Signed Integer                                                                                                           ;
; N              ; 256   ; Signed Integer                                                                                                           ;
; SIZE           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 4     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|shift_register:shift_reg_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                        ;
; N              ; 256   ; Signed Integer                                                                                        ;
; SIZE           ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                                            ;
; stage_FFT      ; 6     ; Signed Integer                                                                                                            ;
; word_length_tw ; 14    ; Signed Integer                                                                                                            ;
; stagger        ; 15    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 6     ; Signed Integer                                                                                                                                                    ;
; SIZE           ; 8     ; Signed Integer                                                                                                                                                    ;
; word_length_tw ; 14    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                       ;
; word_length_tw ; 14    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|adder:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                        ;
; word_length_tw ; 14    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins ;
+----------------+------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------+
; stage_FFT      ; 7                ; Signed Integer                                                          ;
; stagger        ; 15               ; Signed Integer                                                          ;
; word_length_tw ; 14               ; Signed Integer                                                          ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                                         ;
; bit_width      ; 24               ; Signed Integer                                                          ;
; N              ; 256              ; Signed Integer                                                          ;
; SIZE           ; 8                ; Signed Integer                                                          ;
+----------------+------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 7     ; Signed Integer                                                                                                           ;
; N              ; 256   ; Signed Integer                                                                                                           ;
; SIZE           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 4     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|shift_register:shift_reg_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                        ;
; N              ; 256   ; Signed Integer                                                                                        ;
; SIZE           ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                                            ;
; stage_FFT      ; 7     ; Signed Integer                                                                                                            ;
; word_length_tw ; 14    ; Signed Integer                                                                                                            ;
; stagger        ; 15    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 7     ; Signed Integer                                                                                                                                                    ;
; SIZE           ; 8     ; Signed Integer                                                                                                                                                    ;
; word_length_tw ; 14    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                       ;
; word_length_tw ; 14    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                              ;
; word_length_tw ; 14    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                        ;
; word_length_tw ; 14    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins ;
+----------------+------------------+------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                       ;
+----------------+------------------+------------------------------------------------------------+
; stage_FFT      ; 8                ; Signed Integer                                             ;
; word_length_tw ; 14               ; Signed Integer                                             ;
; stagger        ; 20               ; Signed Integer                                             ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                            ;
; bit_width      ; 24               ; Signed Integer                                             ;
; N              ; 256              ; Signed Integer                                             ;
; SIZE           ; 8                ; Signed Integer                                             ;
+----------------+------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|add_multiplier_generator:multiplier_gen_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; word_length_tw ; 14    ; Signed Integer                                                                                                     ;
; STAGGER        ; 20    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 8     ; Signed Integer                                                                                                          ;
; N              ; 256   ; Signed Integer                                                                                                          ;
; SIZE           ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|shift_register:shift_reg_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                      ;
; depth          ; 4     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                           ;
; N              ; 256   ; Signed Integer                                                                           ;
; SIZE           ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                                               ;
; stage_FFT      ; 8     ; Signed Integer                                                                                               ;
; word_length_tw ; 14    ; Signed Integer                                                                                               ;
; stagger        ; 20    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 8     ; Signed Integer                                                                                                                                   ;
; SIZE           ; 8     ; Signed Integer                                                                                                                                   ;
; word_length_tw ; 14    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                 ;
; word_length_tw ; 14    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                         ;
; word_length_tw ; 14    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                            ;
; word_length_tw ; 14    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                            ;
; word_length_tw ; 14    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                                                         ;
; word_length_tw ; 14    ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins ;
+----------------+------------------+--------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                   ;
+----------------+------------------+--------------------------------------------------------+
; stage_FFT      ; 8                ; Signed Integer                                         ;
; word_length_tw ; 14               ; Signed Integer                                         ;
; stagger        ; 20               ; Signed Integer                                         ;
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                        ;
; bit_width      ; 24               ; Signed Integer                                         ;
; N              ; 256              ; Signed Integer                                         ;
; SIZE           ; 8                ; Signed Integer                                         ;
+----------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator ;
+----------------+------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                             ;
+----------------+------------------+--------------------------------------------------------------------------------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                                                                                  ;
; N              ; 256              ; Signed Integer                                                                                   ;
; SIZE           ; 8                ; Signed Integer                                                                                   ;
+----------------+------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                       ;
; N              ; 256   ; Signed Integer                                                                       ;
; SIZE           ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA ;
+----------------+------------------+----------------------------------------+
; Parameter Name ; Value            ; Type                                   ;
+----------------+------------------+----------------------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary                        ;
; bit_width      ; 24               ; Signed Integer                         ;
+----------------+------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:UART_TX ;
+----------------+------------------+--------------------------+
; Parameter Name ; Value            ; Type                     ;
+----------------+------------------+--------------------------+
; t_1_bit        ; 0001010001010111 ; Unsigned Binary          ;
+----------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 16                   ; Untyped                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 16                   ; Untyped                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 16                   ; Untyped                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 16                   ; Untyped                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0 ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                                                                                      ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                                                                                                   ;
; WIDTH_A                            ; 14                                                  ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 9                                                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 512                                                 ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                                                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                   ;
; INIT_FILE                          ; db/top_module.ram0_M_TWIDLE_14_bit_f5b2482a.hdl.mif ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_rp81                                     ; Untyped                                                                                                   ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 24                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 24                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0 ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                                                                                      ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                                                                                                   ;
; WIDTH_A                            ; 14                                                  ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 9                                                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 512                                                 ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                                                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                   ;
; INIT_FILE                          ; db/top_module.ram1_M_TWIDLE_14_bit_f5b2482a.hdl.mif ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_sp81                                     ; Untyped                                                                                                   ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 24                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 24                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_usd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_usd1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 16                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 16                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ffi1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 16                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 16                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ffi1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                    ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                    ;
; WIDTH          ; 71             ; Untyped                                                                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_e6m ; Untyped                                                                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 20                                                                                                                                                  ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                            ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                            ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                 ;
;     -- WIDTH_A                            ; 14                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                 ;
;     -- WIDTH_A                            ; 14                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                           ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                            ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                      ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                           ;
; Entity Instance            ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                           ;
;     -- WIDTH               ; 71                                                                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                  ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 32                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 13                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 38                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+
; Re_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; Im_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+
; Re_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; Im_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Re_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; Im_o[38..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst"               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_cos_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_sin_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; finish_FFT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 2298                        ;
;     CLR               ; 182                         ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 1880                        ;
;     ENA CLR           ; 26                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 33                          ;
;     SCLR              ; 5                           ;
;     plain             ; 128                         ;
; cycloneiii_lcell_comb ; 3907                        ;
;     arith             ; 2023                        ;
;         2 data inputs ; 367                         ;
;         3 data inputs ; 1656                        ;
;     normal            ; 1884                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 84                          ;
;         2 data inputs ; 139                         ;
;         3 data inputs ; 1219                        ;
;         4 data inputs ; 441                         ;
; cycloneiii_mac_mult   ; 64                          ;
; cycloneiii_mac_out    ; 64                          ;
; cycloneiii_ram_block  ; 483                         ;
;                       ;                             ;
; Max LUT depth         ; 6.50                        ;
; Average LUT depth     ; 3.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Apr 09 20:56:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/ring_buffer_with_single_pointer.v
    Info (12023): Found entity 1: ring_buffer_with_single_pointer File: D:/Digital chipset design/FFT_Parallel_lab/ring_buffer_with_single_pointer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/Digital chipset design/FFT_Parallel_lab/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/Digital chipset design/FFT_Parallel_lab/uart_rx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_16_bit.v
    Info (12023): Found entity 1: TWIDLE_16_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_16_bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_15_bit.v
    Info (12023): Found entity 1: TWIDLE_15_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_15_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_14_bit.v
    Info (12023): Found entity 1: TWIDLE_14_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_14_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_13_bit.v
    Info (12023): Found entity 1: TWIDLE_13_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_13_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_12_bit.v
    Info (12023): Found entity 1: TWIDLE_12_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_12_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_11_bit.v
    Info (12023): Found entity 1: TWIDLE_11_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_11_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_10_bit.v
    Info (12023): Found entity 1: TWIDLE_10_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_10_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_9_bit.v
    Info (12023): Found entity 1: TWIDLE_9_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_9_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_8_bit.v
    Info (12023): Found entity 1: TWIDLE_8_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_8_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_7_bit.v
    Info (12023): Found entity 1: TWIDLE_7_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_7_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/twidle_6_bit.v
    Info (12023): Found entity 1: TWIDLE_6_bit File: D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_6_bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_generator.v
    Info (12023): Found entity 1: tw_factor_generator File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_sec.v
    Info (12023): Found entity 1: tw_factor_for_sec File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_9th.v
    Info (12023): Found entity 1: tw_factor_for_9th File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_9th.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_8th.v
    Info (12023): Found entity 1: tw_factor_for_8th File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_8th.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_7th.v
    Info (12023): Found entity 1: tw_factor_for_7th File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_6th.v
    Info (12023): Found entity 1: tw_factor_for_6th File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_5th.v
    Info (12023): Found entity 1: tw_factor_for_5th File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_4th.v
    Info (12023): Found entity 1: tw_factor_for_4th File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/tw_factor_for_3th.v
    Info (12023): Found entity 1: tw_factor_for_3th File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/top_module.v
    Info (12023): Found entity 1: top_module File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/test_real.v
    Info (12023): Found entity 1: test_real File: D:/Digital chipset design/FFT_Parallel_lab/test_real.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/signed_shift_register.v
    Info (12023): Found entity 1: signed_shift_register File: D:/Digital chipset design/FFT_Parallel_lab/signed_shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/shift_register_with_valid.v
    Info (12023): Found entity 1: shift_register_with_valid File: D:/Digital chipset design/FFT_Parallel_lab/shift_register_with_valid.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/shift_register.v
    Info (12023): Found entity 1: shift_register File: D:/Digital chipset design/FFT_Parallel_lab/shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/seg7_data2.v
    Info (12023): Found entity 1: seg7_data2 File: D:/Digital chipset design/FFT_Parallel_lab/seg7_data2.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/seg7_data.v
    Info (12023): Found entity 1: seg7_data File: D:/Digital chipset design/FFT_Parallel_lab/seg7_data.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/ram.v
    Info (12023): Found entity 1: RAM File: D:/Digital chipset design/FFT_Parallel_lab/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/radix2.v
    Info (12023): Found entity 1: RADIX2 File: D:/Digital chipset design/FFT_Parallel_lab/RADIX2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/radix_with_no_multiplier.v
    Info (12023): Found entity 1: RADIX_WITH_NO_MULTIPLIER File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/radix.v
    Info (12023): Found entity 1: RADIX File: D:/Digital chipset design/FFT_Parallel_lab/RADIX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/process_o_data.v
    Info (12023): Found entity 1: PROCESS_O_DATA File: D:/Digital chipset design/FFT_Parallel_lab/PROCESS_O_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/out_state.v
    Info (12023): Found entity 1: out_state File: D:/Digital chipset design/FFT_Parallel_lab/out_state.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/out_addres_generator.v
    Info (12023): Found entity 1: out_addres_generator File: D:/Digital chipset design/FFT_Parallel_lab/out_addres_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/multiply.v
    Info (12023): Found entity 1: multiply File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/multiplexor.v
    Info (12023): Found entity 1: multiplexor File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/modifying_adder.v
    Info (12023): Found entity 1: modifying_adder File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/modify_radix2.v
    Info (12023): Found entity 1: MODIFY_RADIX2 File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_RADIX2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/modify_fft.v
    Info (12023): Found entity 1: MODIFY_FFT File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_16_bit.v
    Info (12023): Found entity 1: M_TWIDLE_16_bit File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_16_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_14_bit.v
    Info (12023): Found entity 1: M_TWIDLE_14_bit File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_12_bit.v
    Info (12023): Found entity 1: M_TWIDLE_12_bit File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_12_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_11_bit.v
    Info (12023): Found entity 1: M_TWIDLE_11_bit File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_11_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_10_bit.v
    Info (12023): Found entity 1: M_TWIDLE_10_bit File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_10_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_9_bit.v
    Info (12023): Found entity 1: M_TWIDLE_9_bit File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_9_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_8_bit.v
    Info (12023): Found entity 1: M_TWIDLE_8_bit File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_8_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_7_bit.v
    Info (12023): Found entity 1: M_TWIDLE_7_bit File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_7_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_6_bit.v
    Info (12023): Found entity 1: M_TWIDLE_6_bit File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_6_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_0_25_v.v
    Info (12023): Found entity 1: M_TWIDLE_0_25_v File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_25_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_0_15_v.v
    Info (12023): Found entity 1: M_TWIDLE_0_15_v File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_15_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_0_10_v.v
    Info (12023): Found entity 1: M_TWIDLE_0_10_v File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_10_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/m_twidle_0_05_v.v
    Info (12023): Found entity 1: M_TWIDLE_0_05_v File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_05_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/invert_addr.v
    Info (12023): Found entity 1: INVERT_ADDR File: D:/Digital chipset design/FFT_Parallel_lab/INVERT_ADDR.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/inter_state.v
    Info (12023): Found entity 1: inter_state File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/first_state.v
    Info (12023): Found entity 1: first_state File: D:/Digital chipset design/FFT_Parallel_lab/first_state.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/final_state.v
    Info (12023): Found entity 1: final_state File: D:/Digital chipset design/FFT_Parallel_lab/final_state.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/final_addres_generator.v
    Info (12023): Found entity 1: final_addres_generator File: D:/Digital chipset design/FFT_Parallel_lab/final_addres_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/demultiplexor.v
    Info (12023): Found entity 1: demultiplexor File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/control2.v
    Info (12023): Found entity 1: MODIFY_CONTROL File: D:/Digital chipset design/FFT_Parallel_lab/CONTROL2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/control_norm.v
    Info (12023): Found entity 1: CONTROL_norm File: D:/Digital chipset design/FFT_Parallel_lab/CONTROL_norm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/class_tw_factor_generator.v
    Info (12023): Found entity 1: class_tw_factor_generator File: D:/Digital chipset design/FFT_Parallel_lab/class_tw_factor_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/class_final_state.v
    Info (12023): Found entity 1: class_final_state File: D:/Digital chipset design/FFT_Parallel_lab/class_final_state.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/class_fft.v
    Info (12023): Found entity 1: CLASS_FFT File: D:/Digital chipset design/FFT_Parallel_lab/CLASS_FFT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/class_control.v
    Info (12023): Found entity 1: CLASS_CONTROL File: D:/Digital chipset design/FFT_Parallel_lab/CLASS_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/addres_generator.v
    Info (12023): Found entity 1: addres_generator File: D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/addres_1st_generator.v
    Info (12023): Found entity 1: addres_1st_generator File: D:/Digital chipset design/FFT_Parallel_lab/addres_1st_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/adder.v
    Info (12023): Found entity 1: adder File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_lab/add_multiplier_generator.v
    Info (12023): Found entity 1: add_multiplier_generator File: D:/Digital chipset design/FFT_Parallel_lab/add_multiplier_generator.v Line: 1
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Warning (10034): Output port "seg" at top_module.v(32) has no driver File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 32
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:UART_RX" File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 73
Info (12128): Elaborating entity "INVERT_ADDR" for hierarchy "INVERT_ADDR:INVERT_ADDR" File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 93
Info (12128): Elaborating entity "MODIFY_FFT" for hierarchy "MODIFY_FFT:MODIFY_FFT" File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 144
Warning (10034): Output port "finish_FFT" at MODIFY_FFT.v(20) has no driver File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 20
Info (12128): Elaborating entity "first_state" for hierarchy "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 72
Info (12128): Elaborating entity "addres_1st_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator" File: D:/Digital chipset design/FFT_Parallel_lab/first_state.v Line: 59
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|shift_register:shift_reg_inst" File: D:/Digital chipset design/FFT_Parallel_lab/addres_1st_generator.v Line: 28
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|shift_register:shift_reg_inst" File: D:/Digital chipset design/FFT_Parallel_lab/first_state.v Line: 70
Info (12128): Elaborating entity "RAM" for hierarchy "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store" File: D:/Digital chipset design/FFT_Parallel_lab/first_state.v Line: 91
Info (12128): Elaborating entity "demultiplexor" for hierarchy "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst" File: D:/Digital chipset design/FFT_Parallel_lab/first_state.v Line: 110
Info (12128): Elaborating entity "RADIX_WITH_NO_MULTIPLIER" for hierarchy "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst" File: D:/Digital chipset design/FFT_Parallel_lab/first_state.v Line: 128
Warning (10240): Verilog HDL Always Construct warning at RADIX_WITH_NO_MULTIPLIER.v(20): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at RADIX_WITH_NO_MULTIPLIER.v(20): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at RADIX_WITH_NO_MULTIPLIER.v(20): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at RADIX_WITH_NO_MULTIPLIER.v(20): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 20
Info (10041): Inferred latch for "Im_o2[0]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[1]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[2]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[3]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[4]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[5]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[6]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[7]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[8]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[9]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[10]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[11]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[12]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[13]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[14]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[15]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[16]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[17]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[18]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[19]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[20]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[21]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[22]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o2[23]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[0]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[1]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[2]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[3]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[4]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[5]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[6]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[7]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[8]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[9]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[10]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[11]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[12]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[13]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[14]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[15]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[16]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[17]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[18]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[19]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[20]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[21]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[22]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o2[23]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[0]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[1]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[2]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[3]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[4]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[5]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[6]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[7]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[8]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[9]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[10]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[11]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[12]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[13]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[14]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[15]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[16]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[17]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[18]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[19]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[20]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[21]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[22]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Im_o1[23]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[0]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[1]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[2]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[3]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[4]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[5]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[6]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[7]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[8]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[9]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[10]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[11]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[12]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[13]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[14]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[15]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[16]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[17]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[18]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[19]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[20]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[21]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[22]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (10041): Inferred latch for "Re_o1[23]" at RADIX_WITH_NO_MULTIPLIER.v(30) File: D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v Line: 30
Info (12128): Elaborating entity "multiplexor" for hierarchy "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst" File: D:/Digital chipset design/FFT_Parallel_lab/first_state.v Line: 143
Info (12128): Elaborating entity "inter_state" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 99
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 66
Warning (10230): Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v Line: 85
Info (12128): Elaborating entity "tw_factor_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 112
Info (12128): Elaborating entity "tw_factor_for_sec" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins" File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v Line: 113
Warning (10030): Net "cos.data_a" at tw_factor_for_sec.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v Line: 11
Warning (10030): Net "cos.waddr_a[0]" at tw_factor_for_sec.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v Line: 11
Warning (10030): Net "sin.data_a" at tw_factor_for_sec.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v Line: 12
Warning (10030): Net "sin.waddr_a[0]" at tw_factor_for_sec.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v Line: 12
Warning (10030): Net "cos.we_a" at tw_factor_for_sec.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v Line: 11
Warning (10030): Net "sin.we_a" at tw_factor_for_sec.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v Line: 12
Info (12128): Elaborating entity "RADIX" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 155
Info (12128): Elaborating entity "multiply" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst" File: D:/Digital chipset design/FFT_Parallel_lab/RADIX.v Line: 37
Info (12128): Elaborating entity "adder" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst" File: D:/Digital chipset design/FFT_Parallel_lab/RADIX.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at adder.v(21): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at adder.v(21): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at adder.v(21): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at adder.v(21): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[0]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[1]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[2]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[3]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[4]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[5]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[6]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[7]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[8]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[9]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[10]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[11]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[12]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[13]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[14]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[15]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[16]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[17]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[18]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[19]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[20]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[21]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[22]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o2[23]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[0]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[1]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[2]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[3]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[4]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[5]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[6]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[7]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[8]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[9]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[10]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[11]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[12]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[13]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[14]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[15]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[16]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[17]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[18]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[19]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[20]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[21]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[22]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o2[23]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[0]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[1]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[2]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[3]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[4]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[5]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[6]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[7]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[8]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[9]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[10]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[11]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[12]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[13]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[14]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[15]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[16]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[17]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[18]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[19]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[20]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[21]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[22]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Im_o1[23]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[0]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[1]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[2]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[3]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[4]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[5]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[6]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[7]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[8]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[9]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[10]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[11]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[12]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[13]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[14]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[15]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[16]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[17]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[18]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[19]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[20]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[21]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[22]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (10041): Inferred latch for "Re_o1[23]" at adder.v(21) File: D:/Digital chipset design/FFT_Parallel_lab/adder.v Line: 21
Info (12128): Elaborating entity "inter_state" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 99
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 66
Warning (10230): Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v Line: 85
Info (12128): Elaborating entity "tw_factor_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 112
Info (12128): Elaborating entity "tw_factor_for_3th" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins" File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v Line: 126
Warning (10030): Net "cos.data_a" at tw_factor_for_3th.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v Line: 10
Warning (10030): Net "cos.waddr_a" at tw_factor_for_3th.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v Line: 10
Warning (10030): Net "sin.data_a" at tw_factor_for_3th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v Line: 11
Warning (10030): Net "sin.waddr_a" at tw_factor_for_3th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v Line: 11
Warning (10030): Net "cos.we_a" at tw_factor_for_3th.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v Line: 10
Warning (10030): Net "sin.we_a" at tw_factor_for_3th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v Line: 11
Info (12128): Elaborating entity "inter_state" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 99
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 66
Warning (10230): Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v Line: 85
Info (12128): Elaborating entity "tw_factor_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 112
Info (12128): Elaborating entity "tw_factor_for_4th" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins" File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v Line: 140
Warning (10030): Net "cos.data_a" at tw_factor_for_4th.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v Line: 10
Warning (10030): Net "cos.waddr_a" at tw_factor_for_4th.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v Line: 10
Warning (10030): Net "sin.data_a" at tw_factor_for_4th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v Line: 11
Warning (10030): Net "sin.waddr_a" at tw_factor_for_4th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v Line: 11
Warning (10030): Net "cos.we_a" at tw_factor_for_4th.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v Line: 10
Warning (10030): Net "sin.we_a" at tw_factor_for_4th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v Line: 11
Info (12128): Elaborating entity "inter_state" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 99
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 66
Warning (10230): Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v Line: 85
Info (12128): Elaborating entity "tw_factor_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 112
Info (12128): Elaborating entity "tw_factor_for_5th" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins" File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v Line: 154
Warning (10030): Net "cos.data_a" at tw_factor_for_5th.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v Line: 10
Warning (10030): Net "cos.waddr_a" at tw_factor_for_5th.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v Line: 10
Warning (10030): Net "sin.data_a" at tw_factor_for_5th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v Line: 11
Warning (10030): Net "sin.waddr_a" at tw_factor_for_5th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v Line: 11
Warning (10030): Net "cos.we_a" at tw_factor_for_5th.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v Line: 10
Warning (10030): Net "sin.we_a" at tw_factor_for_5th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v Line: 11
Info (12128): Elaborating entity "inter_state" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 99
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 66
Warning (10230): Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v Line: 85
Info (12128): Elaborating entity "tw_factor_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 112
Info (12128): Elaborating entity "tw_factor_for_6th" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins" File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v Line: 168
Warning (10030): Net "cos.data_a" at tw_factor_for_6th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v Line: 11
Warning (10030): Net "cos.waddr_a" at tw_factor_for_6th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v Line: 11
Warning (10030): Net "sin.data_a" at tw_factor_for_6th.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v Line: 12
Warning (10030): Net "sin.waddr_a" at tw_factor_for_6th.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v Line: 12
Warning (10030): Net "cos.we_a" at tw_factor_for_6th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v Line: 11
Warning (10030): Net "sin.we_a" at tw_factor_for_6th.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v Line: 12
Info (12128): Elaborating entity "inter_state" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 99
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 66
Warning (10230): Verilog HDL assignment warning at addres_generator.v(85): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v Line: 85
Info (12128): Elaborating entity "tw_factor_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst" File: D:/Digital chipset design/FFT_Parallel_lab/inter_state.v Line: 112
Info (12128): Elaborating entity "tw_factor_for_7th" for hierarchy "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins" File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v Line: 182
Warning (10030): Net "cos.data_a" at tw_factor_for_7th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v Line: 11
Warning (10030): Net "cos.waddr_a" at tw_factor_for_7th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v Line: 11
Warning (10030): Net "sin.data_a" at tw_factor_for_7th.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v Line: 12
Warning (10030): Net "sin.waddr_a" at tw_factor_for_7th.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v Line: 12
Warning (10030): Net "cos.we_a" at tw_factor_for_7th.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v Line: 11
Warning (10030): Net "sin.we_a" at tw_factor_for_7th.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v Line: 12
Info (12128): Elaborating entity "final_state" for hierarchy "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 127
Info (12128): Elaborating entity "add_multiplier_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|add_multiplier_generator:multiplier_gen_inst" File: D:/Digital chipset design/FFT_Parallel_lab/final_state.v Line: 57
Info (12128): Elaborating entity "final_addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins" File: D:/Digital chipset design/FFT_Parallel_lab/final_state.v Line: 75
Warning (10230): Verilog HDL assignment warning at final_addres_generator.v(70): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_Parallel_lab/final_addres_generator.v Line: 70
Info (12128): Elaborating entity "tw_factor_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst" File: D:/Digital chipset design/FFT_Parallel_lab/final_state.v Line: 122
Info (12128): Elaborating entity "M_TWIDLE_14_bit" for hierarchy "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins" File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v Line: 83
Warning (10030): Net "m_cos.data_a" at M_TWIDLE_14_bit.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v Line: 10
Warning (10030): Net "m_cos.waddr_a" at M_TWIDLE_14_bit.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v Line: 10
Warning (10030): Net "m_sin.data_a" at M_TWIDLE_14_bit.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v Line: 11
Warning (10030): Net "m_sin.waddr_a" at M_TWIDLE_14_bit.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v Line: 11
Warning (10030): Net "m_cos.we_a" at M_TWIDLE_14_bit.v(10) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v Line: 10
Warning (10030): Net "m_sin.we_a" at M_TWIDLE_14_bit.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v Line: 11
Info (12128): Elaborating entity "MODIFY_RADIX2" for hierarchy "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst" File: D:/Digital chipset design/FFT_Parallel_lab/final_state.v Line: 165
Info (12128): Elaborating entity "modifying_adder" for hierarchy "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_RADIX2.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[0]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[1]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[2]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[3]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[4]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[5]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[6]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[7]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[8]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[9]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[10]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[11]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[12]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[13]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[14]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[15]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[16]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[17]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[18]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[19]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[20]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[21]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[22]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o2[23]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[0]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[1]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[2]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[3]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[4]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[5]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[6]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[7]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[8]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[9]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[10]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[11]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[12]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[13]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[14]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[15]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[16]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[17]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[18]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[19]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[20]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[21]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[22]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o2[23]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[0]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[1]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[2]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[3]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[4]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[5]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[6]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[7]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[8]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[9]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[10]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[11]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[12]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[13]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[14]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[15]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[16]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[17]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[18]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[19]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[20]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[21]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[22]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Im_o1[23]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[0]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[1]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[2]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[3]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[4]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[5]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[6]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[7]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[8]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[9]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[10]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[11]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[12]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[13]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[14]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[15]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[16]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[17]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[18]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[19]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[20]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[21]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[22]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (10041): Inferred latch for "Re_o1[23]" at modifying_adder.v(24) File: D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v Line: 24
Info (12128): Elaborating entity "out_state" for hierarchy "MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins" File: D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v Line: 152
Info (12128): Elaborating entity "out_addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator" File: D:/Digital chipset design/FFT_Parallel_lab/out_state.v Line: 62
Info (12128): Elaborating entity "PROCESS_O_DATA" for hierarchy "PROCESS_O_DATA:PROCESS_O_DATA" File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 164
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:UART_TX" File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 177
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 12 instances of uninferred RAM logic
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v Line: 12
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v Line: 11
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v Line: 12
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v Line: 11
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v Line: 11
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v Line: 10
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v Line: 11
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v Line: 10
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v Line: 11
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v Line: 10
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v Line: 12
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v Line: 11
Info (19000): Inferred 21 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|m_sin_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram0_M_TWIDLE_14_bit_f5b2482a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|m_cos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram1_M_TWIDLE_14_bit_f5b2482a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|data_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 71
Info (278001): Inferred 32 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|Mult0" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|Mult0" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult0" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult0" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult0" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult0" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult0" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|Mult0" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf
    Info (12023): Found entity 1: altsyncram_80h1 File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_80h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram0_M_TWIDLE_14_bit_f5b2482a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rp81.tdf
    Info (12023): Found entity 1: altsyncram_rp81 File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_rp81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ssd1.tdf
    Info (12023): Found entity 1: altsyncram_ssd1 File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_ssd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram1_M_TWIDLE_14_bit_f5b2482a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sp81.tdf
    Info (12023): Found entity 1: altsyncram_sp81 File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_sp81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usd1.tdf
    Info (12023): Found entity 1: altsyncram_usd1 File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_usd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffi1.tdf
    Info (12023): Found entity 1: altsyncram_ffi1 File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_ffi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "71"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf
    Info (12023): Found entity 1: shift_taps_e6m File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/shift_taps_e6m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0e81.tdf
    Info (12023): Found entity 1: altsyncram_0e81 File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/altsyncram_0e81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/cntr_4pf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_66t.tdf
    Info (12023): Found entity 1: mult_66t File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/mult_66t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf
    Info (12023): Found entity 1: mult_o9t File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/mult_o9t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3" with the following parameter: File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1" with the following parameter: File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: D:/Digital chipset design/FFT_Parallel_lab/Quartus/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3" with the following parameter: File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1" with the following parameter: File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0" with the following parameter: File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 13
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3" with the following parameter: File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2" File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/FFT_Parallel_lab/multiply.v Line: 14
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13014): Ignored 1936 buffer(s)
    Info (13019): Ignored 1936 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg[0]" is stuck at GND File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 32
    Warning (13410): Pin "seg[1]" is stuck at GND File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 32
    Warning (13410): Pin "seg[2]" is stuck at GND File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 32
    Warning (13410): Pin "seg[3]" is stuck at GND File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 32
    Warning (13410): Pin "seg[4]" is stuck at GND File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 32
    Warning (13410): Pin "seg[5]" is stuck at GND File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 32
    Warning (13410): Pin "seg[6]" is stuck at GND File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 32
    Warning (13410): Pin "seg[7]" is stuck at GND File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 78 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Digital chipset design/FFT_Parallel_lab/Quartus/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[0]" File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 27
    Warning (15610): No output dependent on input pin "key[1]" File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 27
    Warning (15610): No output dependent on input pin "key[2]" File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 27
    Warning (15610): No output dependent on input pin "key[3]" File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 27
Info (21057): Implemented 6116 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 5489 logic cells
    Info (21064): Implemented 483 RAM segments
    Info (21062): Implemented 128 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Wed Apr 09 20:57:04 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Digital chipset design/FFT_Parallel_lab/Quartus/output_files/top_module.map.smsg.


