    {"PSR0", 0x10000000, 4}, // Peripheral Size Register0 
    {"PSR1", 0x10000004, 4}, // Peripheral Size Register1 
    {"PAR", 0x10000008, 4}, // Peripheral Access Register 
    {"DCR", 0x10001000, 4}, // DMA Control Register 
    {"DISR", 0x10001004, 4}, // DMA Interrupt Status Register 
    {"DIMR", 0x10001008, 4}, // DMA Interrupt Mask Register 
    {"DBTOSR", 0x1000100C, 4}, // DMA Burst Time-Out Status Register 
    {"DRTOSR", 0x10001010, 4}, // DMA Request Time-Out Status Register 
    {"DSESR", 0x10001014, 4}, // DMA Transfer Error Status Register 
    {"DBOSR", 0x10001018, 4}, // DMA Buffer Overflow Status Register 
    {"DBTOCR", 0x1000101C, 4}, // DMA Burst Time-Out Control Register 
    {"WSRA", 0x10001040, 4}, // W-Size Register A 
    {"XSRA", 0x10001044, 4}, // X-Size Register A 
    {"YSRA", 0x10001048, 4}, // Y-Size Register A 
    {"WSRB", 0x1000104C, 4}, // W-Size Register B 
    {"XSRB", 0x10001050, 4}, // X-Size Register B 
    {"YSRB", 0x10001054, 4}, // Y-Size Register B 
    {"SAR0", 0x10001080, 4}, // Channel 0 Source Address Register 
    {"DAR0", 0x10001084, 4}, // Channel 0 Destination Address Register 
    {"CNTR0", 0x10001088, 4}, // Channel 0 Count Register 
    {"CCR0", 0x1000108C, 4}, // Channel 0 Control Register 
    {"RSSR0", 0x10001090, 4}, // Channel 0 Request Source Select Register 
    {"BLR0", 0x10001094, 4}, // Channel 0 Burst Length Register 
    {"RTOR0", 0x10001098, 4}, // Channel 0 Request Time-Out Register 
    {"BUCR0", 0x10001098, 4}, // Channel 0 Bus Utilization Control Register 
    {"CCNR0", 0x1000109C, 4}, // Channel 0 Channel Counter Register
    {"SAR1", 0x100010C0, 4}, // Channel 1 Source Address Register 
    {"DAR1", 0x100010C4, 4}, // Channel 1 Destination Address Register 
    {"CNTR1", 0x100010C8, 4}, // Channel 1 Count Register 
    {"CCR1", 0x100010CC, 4}, // Channel 1 Control Register 
    {"RSSR1", 0x100010D0, 4}, // Channel 1 Request Source Select Register 
    {"BLR1", 0x100010D4, 4}, // Channel 1 Burst Length Register 
    {"RTOR1", 0x100010D8, 4}, // Channel 1 Request Time-Out Register 
    {"BUCR1", 0x100010D8, 4}, // Channel 1 Bus Utilization Control Register 
    {"CCNR1", 0x100010DC, 4}, // Channel 1 Channel Counter Register 
    {"SAR2", 0x10001100, 4}, // Channel 2 Source Address Register 
    {"DAR2", 0x10001104, 4}, // Channel 2 Destination Address Register 
    {"CNTR2", 0x10001108, 4}, // Channel 2 Count Register 
    {"CCR2", 0x1000110C, 4}, // Channel 2 Control Register 
    {"RSSR2", 0x10001110, 4}, // Channel 2 Request Source Select Register 
    {"BLR2", 0x10001114, 4}, // Channel 2 Burst Length Register 
    {"RTOR2", 0x10001118, 4}, // Channel 2 Request Time-Out Register 
    {"BUCR2", 0x10001118, 4}, // Channel 2 Bus Utilization Control Register 
    {"CCNR2", 0x1000111C, 4}, // Channel 2 Channel Counter Register 
    {"SAR3", 0x10001140, 4}, // Channel 3 Source Address Register 
    {"DAR3", 0x10001144, 4}, // Channel 3 Destination Address Register 
    {"CNTR3", 0x10001148, 4}, // Channel 3 Count Register 
    {"CCR3", 0x1000114C, 4}, // Channel 3 Control Register 
    {"RSSR3", 0x10001150, 4}, // Channel 3 Request Source Select Register 
    {"BLR3", 0x10001154, 4}, // Channel 3 Burst Length Register 
    {"RTOR3", 0x10001158, 4}, // Channel 3 Request Time-Out Register 
    {"BUCR3", 0x10001158, 4}, // Channel 3 Bus Utilization Control Register 
    {"CCNR3", 0x1000115C, 4}, // Channel 3 Channel Counter Register 
    {"SAR4", 0x10001180, 4}, // Channel 4 Source Address Register 
    {"DAR4", 0x10001184, 4}, // Channel 4 Destination Address Register 
    {"CNTR4", 0x10001188, 4}, // Channel 4 Count Register 
    {"CCR4", 0x1000118C, 4}, // Channel 4 Control Register 
    {"RSSR4", 0x10001190, 4}, // Channel 4 Request Source Select Register 
    {"BLR4", 0x10001194, 4}, // Channel 4 Burst Length Register 
    {"RTOR4", 0x10001198, 4}, // Channel 4 Request Time-Out Register 
    {"BUCR4", 0x10001198, 4}, // Channel 4 Bus Utilization Control Register 
    {"CCNR", 0x1000119C, 4}, // 4 Channel 4 Channel Counter Register 
    {"SAR5", 0x100011C0, 4}, // Channel 5 Source Address Register 
    {"DAR5", 0x100011C4, 4}, // Channel 5 Destination Address Register 
    {"CNTR5", 0x100011C8, 4}, // Channel 5 Count Register 
    {"CCR5", 0x100011CC, 4}, // Channel 5 Control Register 
    {"RSSR5", 0x100011D0, 4}, // Channel 5 Request Source Select Register 
    {"BLR5", 0x100011D4, 4}, // Channel 5 Burst Length Register 
    {"RTOR5", 0x100011D8, 4}, // Channel 5 Request Time-Out Register 
    {"BUCR5", 0x100011D8, 4}, // Channel 5 Bus Utilization Control Register 
    {"CCNR5", 0x100011DC, 4}, // Channel 5 Channel Counter Register 
    {"SAR6", 0x10001200, 4}, // Channel 6 Source Address Register 
    {"DAR6", 0x10001204, 4}, // Channel 6 Destination Address Register 
    {"CNTR6", 0x10001208, 4}, // Channel 6 Count Register 
    {"CCR6", 0x1000120C, 4}, // Channel 6 Control Register 
    {"RSSR6", 0x10001210, 4}, // Channel 6 Request Source Select Register 
    {"BLR6", 0x10001214, 4}, // Channel 6 Burst Length Register 
    {"RTOR6", 0x10001218, 4}, // Channel 6 Request Time-Out Register 
    {"BUCR6", 0x10001218, 4}, // Channel 6 Bus Utilization Control Register 
    {"CCNR6", 0x1000121C, 4}, // Channel 6 Channel Counter Register 
    {"SAR7", 0x10001240, 4}, // Channel 7 Source Address Register 
    {"DAR7", 0x10001244, 4}, // Channel 7 Destination Address Register 
    {"CNTR7", 0x10001248, 4}, // Channel 7 Count Register 
    {"CCR7", 0x1000124C, 4}, // Channel 7 Control Register 
    {"RSSR7", 0x10001250, 4}, // Channel 7 Request Source Select Register 
    {"BLR7", 0x10001254, 4}, // Channel 7 Burst Length Register 
    {"RTOR7", 0x10001258, 4}, // Channel 7 Request Time-Out Register 
    {"BUCR7", 0x10001258, 4}, // Channel 7 Bus Utilization Control Register 
    {"CCNR7", 0x1000125C, 4}, // Channel 7 Channel Counter Register 
    {"SAR8", 0x10001280, 4}, // Channel 8 Source Address Register 
    {"DAR8", 0x10001284, 4}, // Channel 8 Destination Address Register 
    {"CNTR8", 0x10001288, 4}, // Channel 8 Count Register 
    {"CCR8", 0x1000128C, 4}, // Channel 8 Control Register 
    {"RSSR8", 0x10001290, 4}, // Channel 8 Request Source Select Register 
    {"BLR8", 0x10001294, 4}, // Channel 8 Burst Length Register 
    {"BUCR8", 0x10001298, 4}, // Channel 8 Request Time-Out Register 
    {"RTOR8", 0x10001298, 4}, // Channel 8 Bus Utilization Control Register 
    {"CCNR8", 0x1000129C, 4}, // Channel 8 Channel Counter Register 
    {"SAR9", 0x100012C0, 4}, // Channel 9 Source Address Register 
    {"DAR9", 0x100012C4, 4}, // Channel 9 Destination Address Register 
    {"CNTR9", 0x100012C8, 4}, // Channel 9 Count Register 
    {"CCR9", 0x100012CC, 4}, // Channel 9 Control Register 
    {"RSSR9", 0x100012D0, 4}, // Channel 9 Request Source Select Register 
    {"BLR9", 0x100012D4, 4}, // Channel 9 Burst Length Register 
    {"RTOR9", 0x100012D8, 4}, // Channel 9 Request Time-Out Register 
    {"BUCR9", 0x100012D8, 4}, // Channel 9 Bus Utilization Control Register 
    {"CCNR9", 0x100012DC, 4}, // Channel 9 Channel Counter Register 
    {"SAR10", 0x10001300, 4}, // Channel 10 Source Address Register 
    {"DAR10", 0x10001304, 4}, // Channel 10 Destination Address Register 
    {"CNTR10", 0x10001308, 4}, // Channel 10 Count Register 
    {"CCR10", 0x1000130C, 4}, // Channel 10 Control Register 
    {"RSSR10", 0x10001310, 4}, // Channel 10 Request Source Select Register 
    {"BLR10", 0x10001314, 4}, // Channel 10 Burst Length Register 
    {"RTOR10", 0x10001318, 4}, // Channel 10 Request Time-Out Register 
    {"BUCR10", 0x10001318, 4}, // Channel 10 Bus Utilization Control Register 
    {"CCNR10", 0x1000131C, 4}, // Channel 10 Channel Counter Register 
    {"SAR11", 0x10001340, 4}, // Channel 11 Source Address Register 
    {"DAR11", 0x10001344, 4}, // Channel 11 Destination Address Register 
    {"CNTR11", 0x10001348, 4}, // Channel 11 Count Register 
    {"CCR11", 0x1000134C, 4}, // Channel 11 Control Register 
    {"RSSR11", 0x10001350, 4}, // Channel 11 Request Source Select Register 
    {"BLR11", 0x10001354, 4}, // Channel 11 Burst Length Register 
    {"RTOR11", 0x10001358, 4}, // Channel 11 Request Time-Out Register 
    {"BUCR11", 0x10001358, 4}, // Channel 11 Bus Utilization Control Register 
    {"CCNR11", 0x1000135C, 4}, // Channel 11 Channel Counter Register 
    {"SAR12", 0x10001380, 4}, // Channel 12 Source Address Register 
    {"DAR12", 0x10001384, 4}, // Channel 12 Destination Address Register 
    {"CNTR12", 0x10001388, 4}, // Channel 12 Count Register 
    {"CCR12", 0x1000138C, 4}, // Channel 12 Control Register 
    {"RSSR12", 0x10001390, 4}, // Channel 12 Request Source Select Register 
    {"BLR12", 0x10001394, 4}, // Channel 12 Burst Length Register 
    {"RTOR12", 0x10001398, 4}, // Channel 12 Request Time-Out Register 
    {"BUCR12", 0x10001398, 4}, // Channel 12 Bus Utilization Control Register 
    {"CCNR12", 0x1000139C, 4}, // Channel 14 Channel Counter Register 
    {"SAR13", 0x100013C0, 4}, // Channel 13 Source Address Register 
    {"DAR13", 0x100013C4, 4}, // Channel 13 Destination Address Register 
    {"CNTR13", 0x100013C8, 4}, // Channel 13 Count Register 
    {"CCR13", 0x100013CC, 4}, // Channel 13 Control Register 
    {"RSSR13", 0x100013D0, 4}, // Channel 13 Request Source Select Register 
    {"BLR13", 0x100013D4, 4}, // Channel 13 Burst Length Register 
    {"RTOR13", 0x100013D8, 4}, // Channel 13 Request Time-Out Register 
    {"BUCR13", 0x100013D8, 4}, // Channel 13 Bus Utilization Control Register 
    {"CCNR13", 0x100013DC, 4}, // Channel 13 Channel Counter Register 
    {"SAR14", 0x10001400, 4}, // Channel 14 Source Address Register 
    {"DAR14", 0x10001404, 4}, // Channel 14 Destination Address Register 
    {"CNTR14", 0x10001408, 4}, // Channel 14 Count Register 
    {"CCR14", 0x1000140C, 4}, // Channel 14 Control Register 
    {"RSSR14", 0x10001410, 4}, // Channel 14 Request Source Select Register 
    {"BLR14", 0x10001414, 4}, // Channel 14 Burst Length Register 
    {"RTOR14", 0x10001418, 4}, // Channel 14 Request Time-Out Register 
    {"BUCR14", 0x10001418, 4}, // Channel 14 Bus Utilization Control Register 
    {"CCNR14", 0x1000141C, 4}, // Channel 14 Channel Counter Register 
    {"SAR15", 0x10001440, 4}, // Channel 15 Source Address Register 
    {"DAR15", 0x10001444, 4}, // Channel 15 Destination Address Register 
    {"CNTR15", 0x10001448, 4}, // Channel 15 Count Register 
    {"CCR15", 0x1000144C, 4}, // Channel 15 Control Register 
    {"RSSR15", 0x10001450, 4}, // Channel 15 Request Source Select Register 
    {"BLR15", 0x10001454, 4}, // Channel 15 Burst Length Register 
    {"RTOR15", 0x10001458, 4}, // Channel 15 Request Time-Out Register 
    {"BUCR15", 0x10001458, 4}, // Channel 15 Bus Utilization Control Register 
    {"CCNR15", 0x1000145C, 4}, // Channel 15 Channel Counter Register 
    {"WCR", 0x10002000, 4}, // Watchdog Control Register 
    {"WSR", 0x10002002, 4}, // Watchdog Service Register 
    {"WRSR", 0x10002004, 4}, // Watchdog Reset Status Register 
    {"TCTL1", 0x10003000, 4}, // GPT Control Register 1 
    {"TPRER1", 0x10003004, 4}, // GPT Prescaler Register 1 
    {"TCMP1", 0x10003008, 4}, // GPT Compare Register 1 
    {"TCR1", 0x1000300C, 4}, // GPT Capture Register 1 
    {"TCN1", 0x10003010, 4}, // GPT Counter Register1 
    {"TSTAT1", 0x10003014, 4}, // GPT Status Register1 
    {"TCTL2", 0x10004000, 4}, // GPT Control Register 2 
    {"TPRER2", 0x10004004, 4}, // GPT Prescaler Register 2 
    {"TCMP2", 0x10004008, 4}, // GPT Compare Register 2 
    {"TCR2", 0x1000400C, 4}, // GPT Capture Register 2 
    {"TCN2", 0x10004010, 4}, // GPT Counter Register2 
    {"TSTAT2", 0x10004014, 4}, // GPT Status Register2 
    {"TCTL3", 0x10005000, 4}, // GPT Control Register 3 
    {"TPRER3", 0x10005004, 4}, // GPT Prescaler Register 3 
    {"TCMP3", 0x10005008, 4}, // GPT Compare Register 3 
    {"TCR3", 0x1000500C, 4}, // GPT Capture Register 3 
    {"TCN3", 0x10005010, 4}, // GPT Counter Register3 
    {"TSTAT3", 0x10005014, 4}, // GPT Status Register3 
    {"PWMC", 0x10006000, 4}, // PWM Control Register 
    {"PWMS", 0x10006004, 4}, // PWM Sample Register 
    {"PWMP", 0x10006008, 4}, // PWM Period Register 
    {"PWMCNT", 0x1000600C, 4}, // PWM Counter Register 
    {"HOURMIN", 0x10007000, 4}, // RTC Hours and Minutes Counter Register 
    {"SECONDS", 0x10007004, 4}, // RTC Seconds Counter Register 
    {"ALRM_HM", 0x10007008, 4}, // RTC Hours and Minutes Alarm Register 
    {"ALRM_SEC", 0x1000700C, 4}, // RTC Seconds Alarm Register 
    {"RCCTL", 0x10007010, 4}, // RTC Control Register 
    {"RTCISR", 0x10007014, 4}, // RTC Interrupt Status Register 
    {"RTCIENR", 0x10007018, 4}, // RTC Interrupt Enable Register 
    {"STPWCH", 0x1000701C, 4}, // Stopwatch Minutes Register 
    {"DAYR", 0x10007020, 4}, // RTC Days Counter Register 
    {"DAYALARM", 0x10007024, 4}, // RTC Day Alarm Register 
    {"KPCR", 0x10008000, 4}, // Keypad Control Register 
    {"KPSR", 0x10008002, 4}, // Keypad Status Register 
    {"KDDR", 0x10008004, 4}, // Keypad Data Direction Register 
    {"KPDR", 0x10008006, 4}, // Keypad Data Register 
    {"CONTROL", 0x10009000, 4}, // 1-Wire Control Register 
    {"TIME_DIVIDER", 0x10009002, 4}, // 1-Wire Time Divider Register 
    {"RESET", 0x10009004, 4}, // 1-Wire Reset Register 
    {"UXRD_1", 0x1000A000, 4}, // UART1 Receiver Register 
    {"UTXD_1", 0x1000A040, 4}, // UART1 Transmitter Register 
    {"UCR1_1", 0x1000A080, 4}, // UART1 Control Register 
    {"UCR2_1", 0x1000A084, 4}, // UART1 Control Register 2 
    {"UCR3_1", 0x1000A088, 4}, // UART1 Control Register 3 
    {"UCR4_1", 0x1000A08C, 4}, // UART1 Control Register 4 
    {"UFCR_1", 0x1000A090, 4}, // UART1 FIFO Control Register 
    {"USR1_1", 0x1000A094, 4}, // UART1 Status Register 1 
    {"USR2_1", 0x1000A098, 4}, // UART1 Status Register 2 
    {"UESC_1", 0x1000A09C, 4}, // UART1 Escape Character Register 
    {"UTIM_1", 0x1000A0A0, 4}, // UART1 Escape Timer Register 
    {"UBIR_1", 0x1000A0A4, 4}, // UART1 BRM Incremental Register 
    {"UBMR_1", 0x1000A0A8, 4}, // UART1 BRM Modulator Register 
    {"UBRC_1", 0x1000A0AC, 4}, // UART1 Baud Rate Count Register 
    {"ONEMS_1", 0x1000A0B0, 4}, // UART1 One Millisecond Register 
    {"UTS_1", 0x1000A0B4, 4}, // UART1 Test Register 1 
    {"UXRD_2", 0x1000B000, 4}, // UART2 Receiver Register 
    {"UTXD_2", 0x1000B040, 4}, // UART2 Transmitter Register 
    {"UCR1_2", 0x1000B080, 4}, // UART2 Control Register 
    {"UCR2_2", 0x1000B084, 4}, // UART2 Control Register 2 
    {"UCR3_2", 0x1000B088, 4}, // UART2 Control Register 3 
    {"UCR4_2", 0x1000B08C, 4}, // UART2 Control Register 4 
    {"UFCR_2", 0x1000B090, 4}, // UART2 FIFO Control Register 
    {"USR1_2", 0x1000B094, 4}, // UART2 Status Register 1 
    {"USR2_2", 0x1000B098, 4}, // UART2 Status Register 2 
    {"UESC_2", 0x1000B09C, 4}, // UART2 Escape Character Register 
    {"UTIM_2", 0x1000B0A0, 4}, // UART2 Escape Timer Register 
    {"UBIR_2", 0x1000B0A4, 4}, // UART2 BRM Incremental Register 
    {"UBMR_2", 0x1000B0A8, 4}, // UART2 BRM Modulator Register 
    {"UBRC_2", 0x1000B0AC, 4}, // UART2 Baud Rate Count Register 
    {"ONEMS_2", 0x1000B0B0, 4}, // UART2 One Millisecond Register 
    {"UTS_2", 0x1000B0B4, 4}, // UART2 Test Register 1 
    {"UXRD_3", 0x1000C000, 4}, // UART3 Receiver Register 
    {"UTXD_3", 0x1000C040, 4}, // UART3 Transmitter Register 
    {"UCR1_3", 0x1000C080, 4}, // UART3 Control Register 
    {"UCR2_3", 0x1000C084, 4}, // UART3 Control Register 2 
    {"UCR3_3", 0x1000C088, 4}, // UART3 Control Register 3 
    {"UCR4_3", 0x1000C08C, 4}, // UART3 Control Register 4 
    {"UFCR_3", 0x1000C090, 4}, // UART3 FIFO Control Register 
    {"USR1_3", 0x1000C094, 4}, // UART3 Status Register 1 
    {"USR2_3", 0x1000C098, 4}, // UART3 Status Register 2 
    {"UESC_3", 0x1000C09C, 4}, // UART3 Escape Character Register 
    {"UTIM_3", 0x1000C0A0, 4}, // UART3 Escape Timer Register 
    {"UBIR_3", 0x1000C0A4, 4}, // UART3 BRM Incremental Register 
    {"UBMR_3", 0x1000C0A8, 4}, // UART3 BRM Modulator Register 
    {"UBRC_3", 0x1000C0AC, 4}, // UART3 Baud Rate Count Register 
    {"ONEMS_3", 0x1000C0B0, 4}, // UART3 One Millisecond Register 
    {"UTS_3", 0x1000C0B4, 4}, // UART3 Test Register 1 
    {"UXRD_4", 0x1000D000, 4}, // UART4 Receiver Register 
    {"UTXD_4", 0x1000D040, 4}, // UART4 Transmitter Register 
    {"UCR1_4", 0x1000D080, 4}, // UART4 Control Register 
    {"UCR2_4", 0x1000D084, 4}, // UART4 Control Register 2 
    {"UCR3_4", 0x1000D088, 4}, // UART4 Control Register 3 
    {"UCR4_4", 0x1000D08C, 4}, // UART4 Control Register 4 
    {"UFCR_4", 0x1000D090, 4}, // UART4 FIFO Control Register 
    {"USR1_4", 0x1000D094, 4}, // UART4 Status Register 1 
    {"USR2_4", 0x1000D098, 4}, // UART4 Status Register 2 
    {"UESC_4", 0x1000D09C, 4}, // UART4 Escape Character Register 
    {"UTIM_4", 0x1000D0A0, 4}, // UART4 Escape Timer Register 
    {"UBIR_4", 0x1000D0A4, 4}, // UART4 BRM Incremental Register 
    {"UBMR_4", 0x1000D0A8, 4}, // UART4 BRM Modulator Register 
    {"UBRC_4", 0x1000D0AC, 4}, // UART4 Baud Rate Count Register 
    {"ONEMS_4", 0x1000D0B0, 4}, // UART4 One Millisecond Register 
    {"UTS_4", 0x1000D0B4, 4}, // UART4 Test Register 1 
    {"RXDATA1", 0x1000E000, 4}, // Receive Data Register 1 
    {"TXDATA1", 0x1000E004, 4}, // Transmit Data Register 1 
    {"CONTROL_REG1", 0x1000E008, 4}, // CSPI Control Register 1 
    {"INT_REG1", 0x1000E00C, 4}, // Interrupt Control/Status Register 1 
    {"TEST_REG", 0x1000E010, 4}, // CSPI Test Register 1 
    {"PERIOD1", 0x1000E014, 4}, // CSPI Sample Period Control Register 1 
    {"CSPI_DMA1", 0x1000E018, 4}, // CSPI DMA Register 1 
    {"CSPI_RESET1", 0x1000E01C, 4}, // CSPI 1 Soft Reset Register 
    {"RXDATA2", 0x1000F000, 4}, // Receive Data Register 2 
    {"TXDATA2", 0x1000F004, 4}, // Transmit Data Register 2 
    {"CONTROL_REG2", 0x1000F008, 4}, // CSPI Control Register 2 
    {"INT_REG2", 0x1000F00C, 4}, // Interrupt Control/Status Register 2 
    {"TEST_REG", 0x1000F010, 4}, // 2 CSPI Test Register 2 
    {"PERIOD2", 0x1000F014, 4}, // CSPI Sample Period Control Register 2 
    {"CSPI_DMA2", 0x1000F018, 4}, // CSPI DMA Register 2 
    {"CSPI_RESET2", 0x1000F01C, 4}, // CSPI 2 Soft Reset Register 
    {"STX0", 0x10010000, 4}, // SSI Transmit Data Register 0 
    {"STX1", 0x10010004, 4}, // SSI Transmit Data Register 1 
    {"SRX0", 0x10010008, 4}, // SSI Receive Data Register 0 
    {"SRX1", 0x1001000C, 4}, // SSI Receive Data Register 1 
    {"SCR", 0x10010010, 4}, // SSI Control Register 
    {"SISR", 0x10010014, 4}, // SSI Interrupt Status Register 
    {"SIER", 0x10010018, 4}, // SSI Interrupt Enable Register 
    {"STCR", 0x1001001C, 4}, // SSI Transmit Configuration Register 
    {"SRCR", 0x10010020, 4}, // SSI Receive Configuration Register 
    {"STCCR", 0x10010024, 4}, // SSI Transmit Clock Control Register 
    {"SRCCR", 0x10010028, 4}, // SSI Receive Clock Control Register 
    {"SFCSR", 0x1001002C, 4}, // SSI FIFO Control/Status Register 
    {"STR", 0x10010030, 4}, // SSI Test Register 
    {"SOR", 0x10010034, 4}, // SSI Option Register 
    {"SACNT", 0x10010038, 4}, // SSI AC97 Control Register 
    {"SACADD", 0x1001003C, 4}, // SSI AC97 Command Address Register 
    {"SACDAT", 0x10010040, 4}, // SSI AC97 Command Data Register 
    {"SATAG", 0x10010044, 4}, // SSI AC97 Tag Register 
    {"STMSK", 0x10010048, 4}, // SSI Transmit Time Slot Mask Register 
    {"SRMSK", 0x1001004C, 4}, // SSI Receive Time Slot Mask Register 
    {"STX0", 0x10011000, 4}, // SSI Transmit Data Register 0 
    {"STX1", 0x10011004, 4}, // SSI Transmit Data Register 1 
    {"SRX0", 0x10011008, 4}, // SSI Receive Data Register 0 
    {"SRX1", 0x1001100C, 4}, // SSI Receive Data Register 1 
    {"SCR", 0x10011010, 4}, // SSI Control Register 
    {"SISR", 0x10011014, 4}, // SSI Interrupt Status Register 
    {"SIER", 0x10011018, 4}, // SSI Interrupt Enable Register 
    {"STCR", 0x1001101C, 4}, // SSI Transmit Configuration Register 
    {"SRCR", 0x10011020, 4}, // SSI Receive Configuration Register 
    {"STCCR", 0x10011024, 4}, // SSI Transmit Clock Control Register 
    {"SRCCR", 0x10011028, 4}, // SSI Receive Clock Control Register 
    {"SFCSR", 0x1001102C, 4}, // SSI FIFO Control/Status Register 
    {"STR", 0x10011030, 4}, // SSI Test Register 
    {"SOR", 0x10011034, 4}, // SSI Option Register 
    {"SACNT", 0x10011038, 4}, // SSI AC97 Control Register 
    {"SACADD", 0x1001103C, 4}, // SSI AC97 Command Address Register 
    {"SACDAT", 0x10011040, 4}, // SSI AC97 Command Data Register 
    {"SATAG", 0x10011044, 4}, // SSI AC97 Tag Register 
    {"STMSK", 0x10011048, 4}, // SSI Transmit Time Slot Mask Register 
    {"SRMSK", 0x1001104C, 4}, // SSI Receive Time Slot Mask Register 
    {"IADR", 0x10012000, 4}, // I2C Address Register 
    {"IFDR", 0x10012004, 4}, // I2C Frequency Divider Register 
    {"I2CR", 0x10012008, 4}, // I2C Control Register 
    {"I2SR", 0x1001200C, 4}, // I2C Status Register 
    {"I2DR", 0x10012010, 4}, // I2C Data I/O Register 
    {"STR_STP_CLK", 0x10013000, 4}, // MMC/SD1 Clock Control Register 
    {"STATUS", 0x10013004, 4}, // (Read Only) MMC/SD1 Status Register 
    {"CLK_RATE", 0x10013008, 4}, // MMC/SD1 Clock Rate Register 
    {"CMD_DAT_CONT", 0x1001300C, 4}, // MMC/SD1 Command and Data Control Register 
    {"RESPONSE_TO", 0x10013010, 4}, // MMC/SD1 Response Time Out Register 
    {"READ_TO", 0x10013014, 4}, // MMC/SD1 Read Time Out Register 
    {"BLK_LEN", 0x10013018, 4}, // MMC/SD1 Block Length Register 
    {"NOB", 0x1001301C, 4}, // MMC/SD1 Number of Block Register 
    {"REV_NO", 0x10013020, 4}, // MMC/SD1 Revision Number Register 
    {"INT_CNTL", 0x10013024, 4}, // MMC/SD1 Interrupt Control Register 
    {"CMD", 0x10013028, 4}, // MMC/SD1 Command Number Register 
    {"ARGH", 0x1001302C, 4}, // MMC/SD1 Higher Argument Register 
    {"ARGL", 0x10013030, 4}, // MMC/SD1 Lower Argument Register 
    {"RES_FIFO", 0x10013034, 4}, // (Read Only) MMC/SD1 Response FIFO Register 
    {"BUFFER_ACCESS", 0x10013038, 4}, // MMC/SD1 Buffer Access Register 
    {"STR_STP_CLK", 0x10014000, 4}, // MMC/SD2 Clock Control Register 
    {"STATUS", 0x10014004, 4}, // (Read Only) MMC/SD2 Status Register 
    {"CLK_RATE", 0x10014008, 4}, // MMC/SD2 Clock Rate Register 
    {"CMD_DAT_CONT", 0x1001400C, 4}, // MMC/SD2 Command and Data Control Register 
    {"RESPONSE_TO", 0x10014010, 4}, // MMC/SD2 Response Time Out Register 
    {"READ_TO", 0x10014014, 4}, // MMC/SD2 Read Time Out Register 
    {"BLK_LEN", 0x10014018, 4}, // MMC/SD2 Block Length Register 
    {"NOB", 0x1001401C, 4}, // MMC/SD2 Number of Block Register 
    {"REV_NO", 0x10014020, 4}, // MMC/SD2 Revision Number Register 
    {"INT_CNTL", 0x10014024, 4}, // MMC/SD2 Interrupt Control Register 
    {"CMD", 0x10014028, 4}, // MMC/SD2 Command Number Register 
    {"ARGH", 0x1001402C, 4}, // MMC/SD2 Higher Argument Register 
    {"ARGL", 0x10014030, 4}, // MMC/SD2 Lower Argument Register 
    {"RES_FIFO", 0x10014034, 4}, // (Read Only) MMC/SD2 Response FIFO Register 
    {"BUFFER_ACCESS", 0x10014038, 4}, // MMC/SD2 Buffer Access Register 
    {"PTA_DDIR", 0x10015000, 4}, // Data Direction Register, Port A 
    {"PTA_OCR1", 0x10015004, 4}, // Output Configuration Register 1 (OCR1), Port A 
    {"PTA_OCR2", 0x10015008, 4}, // Output Configuration Register 2 (OCR2), Port A 
    {"PTA_ICONFA1", 0x1001500C, 4}, // Input Configuration Register A1 (ICONFA1), Port A 
    {"PTA_ICONFA2", 0x10015010, 4}, // Input Configuration Register A1 (ICONFA2), Port A 
    {"PTA_ICONFB1", 0x10015014, 4}, // Input Configuration Register B1 (ICONFB1), Port A 
    {"PTA_ICONFB2", 0x10015018, 4}, // Input Configuration Register B2 (ICONFB2), Port A 
    {"PTA_DR", 0x1001501c, 4}, // Data Register, Port A 
    {"PTA_GIUS", 0x10015020, 4}, // GPIO In Use Register, Port A 
    {"PTA_SSR", 0x10015024, 4}, // Sample Status Register, Port A 
    {"PTA_ICR1", 0x10015028, 4}, // Interrupt Configuration Register 1, Port A 
    {"PTA_ICR2", 0x1001502C, 4}, // Interrupt Configuration Register 2, Port A 
    {"PTA_IMR", 0x10015030, 4}, // Interrupt Mask Register, Port A 
    {"PTA_ISR", 0x10015034, 4}, // Interrupt Status Register, Port A 
    {"PTA_GPR", 0x10015038, 4}, // General Purpose Register, Port A 
    {"PTA_SWR", 0x1001503c, 4}, // Software Reset Register, Port A 
    {"PTA_PUEN", 0x10015040, 4}, // Pull_up Enable Register, Port A 
    {"PTB_DDIR", 0x10015100, 4}, // Data Direction Register, Port B 
    {"PTB_OCR1", 0x10015104, 4}, // Output Configuration Register 1 (OCR1), Port B 
    {"PTB_OCR2", 0x10015108, 4}, // Output Configuration Register 2 (OCR2), Port B 
    {"PTB_ICONFA1", 0x1001510c, 4}, // Input Configuration Register A1 (ICONFA1), Port B 
    {"PTB_ICONFA2", 0x10015110, 4}, // Input Configuration Register A1 (ICONFA2), Port B 
    {"PTB_ICONFB1", 0x10015114, 4}, // Input Configuration Register B1 (ICONFB1), Port B 
    {"PTB_ICONFB2", 0x10015118, 4}, // Input Configuration Register B2 (ICONFB2), Port B 
    {"PTB_DR", 0x1001511c, 4}, // Data Register, Port B 
    {"PTB_GIUS", 0x10015120, 4}, // GPIO In Use Register, Port B 
    {"PTB_SSR", 0x10015124, 4}, // Sample Status Register, Port B 
    {"PTB_ICR1", 0x10015128, 4}, // Interrupt Configuration Register 1, Port B 
    {"PTB_ICR2", 0x1001512C, 4}, // Interrupt Configuration Register 2, Port B 
    {"PTB_IMR", 0x10015130, 4}, // Interrupt Mask Register, Port B 
    {"PTB_ISR", 0x10015134, 4}, // Interrupt Status Register, Port B 
    {"PTB_GPR", 0x10015138, 4}, // General Purpose Register, Port B 
    {"PTB_SWR", 0x1001513c, 4}, // Software Reset Register, Port B 
    {"PTB_PUEN", 0x10015140, 4}, // Pull_up Enable Register, Port B 
    {"PTC_DDIR", 0x10015200, 4}, // Data Direction Register, Port C 
    {"PTC_OCR1", 0x10015204, 4}, // Output Configuration Register 1 (OCR1), Port C 
    {"PTC_OCR2", 0x10015208, 4}, // Output Configuration Register 2 (OCR2), Port C 
    {"PTC_ICONFA1", 0x1001520c, 4}, // Input Configuration Register A1 (ICONFA1), Port C 
    {"PTC_ICONFA2", 0x10015210, 4}, // Input Configuration Register A1 (ICONFA2), Port C 
    {"PTC_ICONFB1", 0x10015214, 4}, // Input Configuration Register B1 (ICONFB1), Port C 
    {"PTC_ICONFB2", 0x10015218, 4}, // Input Configuration Register B2 (ICONFB2), Port C 
    {"PTC_DR", 0x1001521C, 4}, // Data Register, Port C 
    {"PTC_GIUS", 0x10015220, 4}, // GPIO In Use Register, Port C 
    {"PTC_SSR", 0x10015224, 4}, // Sample Status Register, Port C 
    {"PTC_ICR1", 0x10015228, 4}, // Interrupt Configuration Register 1, Port C 
    {"PTC_ICR2", 0x1001522C, 4}, // Interrupt Configuration Register 2, Port C 
    {"PTC_IMR", 0x10015230, 4}, // Interrupt Mask Register, Port C 
    {"PTC_ISR", 0x10015234, 4}, // Interrupt Status Register, Port C 
    {"PTC_GPR", 0x10015238, 4}, // General Purpose Register, Port C 
    {"PTC_SWR", 0x1001523c, 4}, // Software Reset Register, Port C 
    {"PTC_PUEN", 0x10015240, 4}, // Pull_up Enable Register, Port C 
    {"PTD_DDIR", 0x10015300, 4}, // Data Direction Register, Port D 
    {"PTD_OCR1", 0x10015304, 4}, // Output Configuration Register 1 (OCR1), Port D 
    {"PTD_OCR2", 0x10015308, 4}, // Output Configuration Register 2 (OCR2), Port D 
    {"PTD_ICONFA1", 0x1001530c, 4}, // Input Configuration Register A1 (ICONFA1), Port D 
    {"PTD_ICONFA2", 0x10015310, 4}, // Input Configuration Register A1 (ICONFA2), Port D 
    {"PTD_ICONFB1", 0x10015314, 4}, // Input Configuration Register B1 (ICONFB1), Port D 
    {"PTD_ICONFB2", 0x10015318, 4}, // Input Configuration Register B2 (ICONFB2), Port D 
    {"PTD_DR", 0x1001531c, 4}, // Data Register, Port D 
    {"PTD_GIUS", 0x10015320, 4}, // GPIO In Use Register, Port D 
    {"PTD_SSR", 0x10015324, 4}, // Sample Status Register, Port D 
    {"PTD_ICR1", 0x10015328, 4}, // Interrupt Configuration Register 1, Port D 
    {"PTD_ICR2", 0x1001532C, 4}, // Interrupt Configuration Register 2, Port D 
    {"PTD_IMR", 0x10015330, 4}, // Interrupt Mask Register, Port D 
    {"PTD_ISR", 0x10015334, 4}, // Interrupt Status Register, Port D 
    {"PTD_GPR", 0x10015338, 4}, // General Purpose Register, Port D 
    {"PTD_SWR", 0x1001533c, 4}, // Software Reset Register, Port D 
    {"PTD_PUEN", 0x10015340, 4}, // Pull_up Enable Register, Port D 
    {"PTE_DDIR", 0x10015400, 4}, // Data Direction Register, Port E 
    {"PTE_OCR1", 0x10015404, 4}, // Output Configuration Register 1 (OCR1), Port E 
    {"PTE_OCR2", 0x10015408, 4}, // Output Configuration Register 2 (OCR2), Port E 
    {"PTE_ICONFA1", 0x1001540c, 4}, // Input Configuration Register A1 (ICONFA1), Port E 
    {"PTE_ICONFA2", 0x10015410, 4}, // Input Configuration Register A1 (ICONFA2), Port E 
    {"PTE_ICONFB1", 0x10015414, 4}, // Input Configuration Register B1 (ICONFB1), Port E 
    {"PTE_ICONFB2", 0x10015418, 4}, // Input Configuration Register B2 (ICONFB2), Port E 
    {"PTE_DR", 0x1001541c, 4}, // Data Register, Port E 
    {"PTE_GIUS", 0x10015420, 4}, // GPIO In Use Register, Port E 
    {"PTE_SSR", 0x10015424, 4}, // Sample Status Register, Port E 
    {"PTE_ICR1", 0x10015428, 4}, // Interrupt Configuration Register 1, Port E 
    {"PTE_ICR2", 0x1001542C, 4}, // Interrupt Configuration Register 2, Port E 
    {"PTE_IMR", 0x10015430, 4}, // Interrupt Mask Register, Port E 
    {"PTE_ISR", 0x10015434, 4}, // Interrupt Status Register, Port E 
    {"PTE_GPR", 0x10015438, 4}, // General Purpose Register, Port E 
    {"PTE_SWR", 0x1001543c, 4}, // Software Reset Register, Port E 
    {"PTE_PUEN", 0x10015440, 4}, // Pull_up Enable Register, Port E 
    {"PTF_DDIR", 0x10015500, 4}, // Data Direction Register, Port F 
    {"PTF_OCR1", 0x10015504, 4}, // Output Configuration Register 1 (OCR1), Port F 
    {"PTF_OCR2", 0x10015508, 4}, // Output Configuration Register 2 (OCR2), Port F 
    {"PTF_ICONFA1", 0x1001550C, 4}, // Input Configuration Register A1 (ICONFA1), Port F 
    {"PTF_ICONFA2", 0x10015510, 4}, // Input Configuration Register A1 (ICONFA2), Port F 
    {"PTF_ICONFB1", 0x10015514, 4}, // Input Configuration Register B1 (ICONFB1), Port F 
    {"PTF_ICONFB2", 0x10015518, 4}, // Input Configuration Register B2 (ICONFB2), Port F 
    {"PTF_DR", 0x1001551c, 4}, // Data Register, Port F 
    {"PTF_GIUS", 0x10015520, 4}, // GPIO In Use Register, Port F 
    {"PTF_SSR", 0x10015524, 4}, // Sample Status Register, Port F 
    {"PTF_ICR1", 0x10015528, 4}, // Interrupt Configuration Register 1, Port F 
    {"PTF_ICR2", 0x1001552C, 4}, // Interrupt Configuration Register 2, Port F 
    {"PTF_IMR", 0x10015530, 4}, // Interrupt Mask Register, Port F 
    {"PTF_ISR", 0x10015534, 4}, // Interrupt Status Register, Port F 
    {"PTF_GPR", 0x10015538, 4}, // General Purpose Register, Port F 
    {"PTF_SWR", 0x1001553c, 4}, // Software Reset Register, Port F 
    {"PTF_PUEN", 0x10015540, 4}, // Pull_up Enable Register, Port F 
    {"PMASK", 0x10015600, 4}, // GPIO Port Interrupt Mask 
    {"HPCR1", 0x10016000, 4}, // Host Port Configuration Register1 
    {"HPCR2", 0x10016004, 4}, // Host Port Configuration Register2 
    {"HPCR3", 0x10016008, 4}, // Host Port Configuration Register3 
    {"PPCR1", 0x10016010, 4}, // Peripheral Port Configuration Register 1 
    {"PPCR2", 0x10016014, 4}, // Peripheral Port Configuration Register 2 
    {"PPCR3", 0x1001601C, 4}, // Peripheral Port Configuration Register 3 
    {"RXDATA3", 0x10017000, 4}, // Receive Data Register 3 
    {"TXDATA3", 0x10017004, 4}, // Transmit Data Register 3 
    {"CONTROL_REG3", 0x10017008, 4}, // CSPI Control Register 3 
    {"INT_REG3", 0x1001700C, 4}, // Interrupt Control/Status Register 3 
    {"TEST_REG3", 0x10017010, 4}, // CSPI Test Register 3 
    {"PERIOD3", 0x10017014, 4}, // CSPI Sample Period Control Register 3 
    {"CSPI_DMA3", 0x10017018, 4}, // CSPI DMA Register 3 
    {"CSPI_RESET3", 0x1001701C, 4}, // CSPI Soft Reset Register 3 
    {"PSR0", 0x10020000, 4}, // Peripheral Size Register0 
    {"PSR1", 0x10020004, 4}, // Peripheral Size Register1 
    {"PAR", 0x10020008, 4}, // Peripheral Access Register 
    {"LSSAR", 0x10021000, 4}, // LCD Screen Start Address Register 
    {"LSR", 0x10021004, 4}, // LCD Size Register 
    {"LVPWR", 0x10021008, 4}, // LCD Virtual Page Width Register 
    {"LCPR", 0x1002100C, 4}, // LCD Cursor Position Register 
    {"LCWHBR", 0x10021010, 4}, // LCD Cursor Width Height and Blink Register 
    {"LCCMR", 0x10021014, 4}, // LCD Color Cursor Mapping Register 
    {"LPCR", 0x10021018, 4}, // LCD Panel Configuration Register 
    {"LHCR", 0x1002101C, 4}, // LCD Horizontal Configuration Register 
    {"LVCR", 0x10021020, 4}, // LCD Vertical Configuration Register 
    {"LPOR", 0x10021024, 4}, // LCD Panning Offset Register 
    {"LSCR", 0x10021028, 4}, // LCD Sharp Configuration Register 
    {"LPCCR", 0x1002102C, 4}, // LCD PWM Contrast Control Register 
    {"LDCR", 0x10021030, 4}, // LCD DMA Control Register 
    {"LRMCR", 0x10021034, 4}, // LCD Refresh Mode Control Register 
    {"LICR", 0x10021038, 4}, // LCD Interrupt Configuration Register 
    {"LIER", 0x1002103C, 4}, // LCD Interrupt Enable Register 
    {"LISR", 0x10021040, 4}, // LCD Interrupt Status Register 
    {"LGWSAR", 0x10021050, 4}, // LCD Graphic Window Start Address Register 
    {"LGWSR", 0x10021054, 4}, // LCD Graphic Window Size Register 
    {"LGWVPWR", 0x10021058, 4}, // LCD Graphic Window Virtual Page Width Register 
    {"LGWPOR", 0x1002105C, 4}, // LCD Graphic Window Panning Offset Register 
    {"LGWPR", 0x10021060, 4}, // LCD Graphic Window Position Registration Register 
    {"LGWCR", 0x10021064, 4}, // LCD Graphic Window Control Register 
    {"LGWDCR", 0x10021068, 4}, // LCD Graphic Window DMA Control Register 
    {"DATA_BASE_ADDR", 0x10022000, 4}, // SLCD Data Base Address Register 
    {"DATA_BUFF_SIZE", 0x10022004, 4}, // SLCD Data Buffer Size Register 
    {"CMD_BASE_ADDR", 0x10022008, 4}, // SLCD Command Buffer Base Address Register 
    {"CMD_BUFF_SIZE", 0x1002200C, 4}, // SLCD Command Buffer Size Register 
    {"CMD_STR_SIZE", 0x10022010, 4}, // SLCD Command String Size Register 
    {"FIFO_CONFIG", 0x10022014, 4}, // SLCD FIFO Configuration Register 
    {"LCD_CONFIG", 0x10022018, 4}, // SLCD Configuration Register 
    {"LCD_XFER_CONFIG", 0x1002201C, 4}, // SLCD Transfer Configuration Register 
    {"DMA_CTRL_STAT", 0x10022020, 4}, // SLCD DMA Control/Status Register 
    {"LCD_CLK_CONFIG", 0x10022024, 4}, // SLCD Clock Configuration Register 
    {"LCD_WRITE_DATA", 0x10022028, 4}, // SLCD Write Data Register 
    {"USB_HDW_MODE", 0x10024000, 4}, // USBOTG Hardware Mode Register 
    {"USB_INT_STATUS", 0x10024004, 4}, // USBOTG Module Interrupt Status Register 
    {"USB_INT_EN", 0x10024008, 4}, // USBOTG Module Interrupt Status Enable Register 
    {"USB_CLK_CTRL", 0x1002400C, 4}, // USBOTG Clock Control Register 
    {"USB_RST_CTRL", 0x10024010, 4}, // USBOTG Reset Control Register 
    {"USB_FRAME_INTV", 0x10024014, 4}, // USBOTG Frame Interval Register 
    {"USB_FRAME_REMAIN", 0x10024018, 4}, // USBOTG Frame Remaining Register 
    {"USB_HNP_CSR", 0x1002401C, 4}, // USBOTG HNP Control Status Register 
    {"USB_HNP_ISR", 0x1002402C, 4}, // USBOTG HNP Interrupt Status Register 
    {"USB_HNP_IEN", 0x10024030, 4}, // USBOTG HNP Interrupt Enable Register 
    {"USB_FUNC_CMD_STAT", 0x10024040, 4}, // USBOTG Function Command Status Register 
    {"USB_DEV_ADD", 0x10024044, 4}, // USBOTG Device Address Register 
    {"USB_SYS_INT_STAT", 0x10024048, 4}, // USBOTG System Interrupt Status Register 
    {"USB_SYS_INT_EN", 0x1002404C, 4}, // USBOTG System Interrupt Enable Register 
    {"USB_XBUFF_INT_STAT", 0x10024050, 4}, // USBOTG X Buffer Interrupt Status Register 
    {"USB_YBUFF_INT_STAT", 0x10024054, 4}, // USBOTG Y Buffer Interrupt Status Register 
    {"USB_XYINT_INT_EN", 0x10024058, 4}, // USBOTG XY Interrupt Enable Register 
    {"USB_XFILL_STAT", 0x1002405C, 4}, // USBOTG X Filled Status Register 
    {"USB_YFILL_STAT", 0x10024060, 4}, // USBOTG Y Filled Status Register 
    {"USB_ENDPT_EN", 0x10024064, 4}, // USBOTG Endpoint Enable Register 
    {"USB_ENDPT_RDY", 0x10024068, 4}, // USBOTG Endpoint Ready Register 
    {"USB_IMM_INT", 0x1002406C, 4}, // USBOTG Immediate Interrupt Register 
    {"USB_ENDPT_DONE_STAT", 0x10024070, 4}, // USBOTG Endpoint Done Status Register 
    {"USB_ENDPT_DONE_EN", 0x10024074, 4}, // USBOTG Endpoint Done Enable Register 
    {"USB_ENDPT_TOGGBITS", 0x10024078, 4}, // USBOTG EndpointToggle Bits Register 
    {"USB_FRAME_NO", 0x1002407C, 4}, // USBOTG Frame Number Register 
    {"USB_HOST_CTRL", 0x10024080, 4}, // USBOTG Host Control Register 
    {"USB_SYS_ISR", 0x10024088, 4}, // USBOTG System Interrupt Status Register 
    {"USB_SYS_IEN", 0x1002408C, 4}, // USBOTG System Interrupt Enable Register 
    {"USB_XBUF_ISR", 0x10024098, 4}, // USBOTG X Buffer Interrupt Status Register 
    {"USB_YBUF_ISR", 0x1002409C, 4}, // USBOTG Y Buffer Interrupt Status Register 
    {"USB_XYINT_EN", 0x100240A0, 4}, // USBOTG XY Interrupt Enables Register 
    {"USB_XFILL_STAT", 0x100240A8, 4}, // USBOTG X Filled Status Register 
    {"USB_YFILL_STAT", 0x100240AC, 4}, // USBOTG Y Filled Status Register 
    {"USB_ETD_EN", 0x100240C0, 4}, // USBOTG ETD Enable Register 
    {"USB_IM_INT", 0x100240CC, 4}, // USBOTG Immediate Interrupt Register 
    {"USB_ETD_DONE", 0x100240D0, 4}, // USBOTG ETD Done Status Register 
    {"USB_ETD_DONE_EN", 0x100240D4, 4}, // USBOTG ETD Done Enable Register 
    {"USB_FR_NUM", 0x100240E0, 4}, // USBOTG Frame Number Register 
    {"USB_LSTR", 0x100240E4, 4}, // USBOTG Low Speed Threshold Register 
    {"USB_RHD_A", 0x100240E8, 4}, // USBOTG Root Hub DescriptorA Register 
    {"USB_RHD_B", 0x100240EC, 4}, // USBOTG Root Hub DescriptorB Register 
    {"USB_RH_STAT", 0x100240F0, 4}, // USBOTG Root Hub Status Register 
    {"USB_PORT_STAT1", 0x100240F4, 4}, // USBOTG Port Status 1 Register 
    {"USB_PORT_STAT2", 0x100240F8, 4}, // USBOTG Port Status 2 Register 
    {"USB_PORT_STAT3", 0x100240FC, 4}, // USBOTG Port Status 3 Register 
    {"USB_CTRL", 0x10024600, 4}, // USB Control Register 
    {"USB_DMA_REV", 0x10024800, 4}, // DMA Revision Register 
    {"USB_DMA_INT_STAT", 0x10024804, 4}, // DMA Interrupt Status Register 
    {"USB_DMA_INT_EN", 0x10024808, 4}, // DMA Interrupt Enable Register 
    {"USB_ETDDMA_ER_STAT", 0x1002480C, 4}, // ETD DMA Error Status Register 
    {"USB_EPDMA_ER_STAT", 0x10024810, 4}, // EP DMA Error Status Register 
    {"USB_ETD_DMA_EN", 0x10024820, 4}, // ETD DMA Enable Register 
    {"USB_EP_DMA_EN", 0x10024824, 4}, // EP DMA Enable Register 
    {"USB_ETDMA_XTRG_REQ", 0x10024828, 4}, // ETD DMA Enable XTrigger Request Register 
    {"USB_EPMA_XTRG_REQ", 0x1002482C, 4}, // EP DMA Enable XTrigger Request Register 
    {"USB_ETDMA_XYTRG_REQ", 0x10024830, 4}, // ETD DMA Enable XYTrigger Request Register 
    {"USB_EPMA_XYTRG_REQ", 0x10024834, 4}, // EP DMA Enable XYTrigger Request Register 
    {"USB_MISC_CNTL", 0x10024840, 4}, // Misc Control Register 
    {"USB_EP0_OUT_MEM_ADR", 0x10024980, 4}, // EP 0 OUT: EP 0 Sys Memory Start Address Register 
    {"USB_EP0_IN_MEM_ADR", 0x10024984, 4}, // EP 0 IN: EP 0 Sys Memory Start Address Register 
    {"USB_EP1_OUT_MEM_ADR", 0x10024988, 4}, // EP 1 OUT: EP 1 Sys Memory Start Address Register 
    {"USB_EP1_IN_MEM_ADR", 0x1002498C, 4}, // EP 1 IN: EP 1 Sys Memory Start Address Register 
    {"USB_EP2_OUT_MEM_ADR", 0x10024990, 4}, // EP 2 OUT: EP 2 Sys Memory Start Address Register 
    {"USB_EP2_IN_MEM_ADR", 0x10024994, 4}, // EP 2 IN: EP 2 Sys Memory Start Address Register 
    {"USB_EP3_OUT_MEM_ADR", 0x10024998, 4}, // EP 3 OUT: EP 3 Sys Memory Start Address Register 
    {"USB_EP3_IN_MEM_ADR", 0x1002499C, 4}, // EP 3 IN: EP 3 Sys Memory Start Address Register 
    {"USB_EP4_OUT_MEM_ADR", 0x100249A0, 4}, // EP 4OUT: EP 4 Sys Memory Start Address Register 
    {"USB_EP4_IN_MEM_ADR", 0x100249A4, 4}, // EP 4 IN: EP 4 Sys Memory Start Address Register 
    {"USB_EP5_OUT_MEM_ADR", 0x100249A8, 4}, // EP 5 OUT: EP 5 Sys Memory Start Address Register 
    {"USB_EP5_IN_MEM_ADR", 0x100249AC, 4}, // EP 5 IN: EP 5 Sys Memory Start Address Register 
    {"USB_EP6_OUT_MEM_ADR", 0x100249B0, 4}, // EP 6 OUT: EP 6 Sys Memory Start Address Register 
    {"USB_EP6_IN_MEM_ADR", 0x100249B4, 4}, // EP 6 IN: EP 6 Sys Memory Start Address Register 
    {"USB_EP7_OUT_MEM_ADR", 0x100249B8, 4}, // EP 7 OUT: EP 7 Sys Memory Start Address Register 
    {"USB_EP7_IN_MEM_ADR", 0x100249BC, 4}, // EP 7 IN: EP 7 Sys Memory Start Address Register 
    {"USB_EP8_OUT_MEM_ADR", 0x100249C0, 4}, // EP 8 OUT: EP 8 Sys Memory Start Address Register 
    {"USB_EP8_IN_MEM_ADR", 0x100249C4, 4}, // EP 8 IN: EP 8 Sys Memory Start Address Register 
    {"USB_EP9_OUT_MEM_ADR", 0x100249C8, 4}, // EP 9 OUT: EP 9 Sys Memory Start Address Register 
    {"USB_EP9_IN_MEM_ADR", 0x100249CC, 4}, // EP 9 IN: EP 9 Sys Memory Start Address Register 
    {"USB_EP10_OUT_MEM_ADR", 0x100249D0, 4}, // EP 10 OUT: EP 10 Sys Memory Start Address Register 
    {"USB_EP10_IN_MEM_ADR", 0x100249D4, 4}, // EP 10 IN: EP 10 Sys Memory Start Address Register 
    {"USB_EP11_OUT_MEM_ADR", 0x100249D8, 4}, // EP 11 OUT: EP 11 Sys Memory Start Address Register 
    {"USB_EP11_IN_MEM_ADR", 0x100249DC, 4}, // EP 11 IN: EP 11 Sys Memory Start Address Register 
    {"USB_EP12_OUT_MEM_ADR", 0x100249E0, 4}, // EP 12OUT: EP 12 Sys Memory Start Address Register 
    {"USB_EP12_IN_MEM_ADR", 0x100249E4, 4}, // EP 12 IN: EP 12 Sys Memory Start Address Register 
    {"USB_EP13_OUT_MEM_ADR", 0x100249E8, 4}, // EP 13 OUT: EP 13 Sys Memory Start Address Register 
    {"USB_EP13_IN_MEM_ADR", 0x100249EC, 4}, // EP 13 IN: EP 13 Sys Memory Start Address Register 
    {"USB_EP14_OUT_MEM_ADR", 0x100249F0, 4}, // EP 14 OUT: EP 14 Sys Memory Start Address Register 
    {"USB_EP14_IN_MEM_ADR", 0x100249F4, 4}, // EP 14 IN: EP 14 Sys Memory Start Address Register 
    {"USB_EP15_OUT_MEM_ADR", 0x100249F8, 4}, // EP 15 OUT: EP 15 Sys Memory Start Address Register 
    {"USB_EP15_IN_MEM_ADR", 0x100249FC, 4}, // EP 15 IN: EP 15 Sys Memory Start Address Register 
    {"USB_EP0_OUT_BUF_INDX", 0x10024A80, 4}, // EP 0 OUT: EP 0 Current buffer index register 
    {"USB_EP0_IN_BUF_INDX", 0x10024A84, 4}, // EP 0 IN: EP 0 Current buffer index register 
    {"USB_EP1_OUT_BUF_INDX", 0x10024A88, 4}, // EP 1 OUT: EP 1 Current buffer index register 
    {"USB_EP1_IN_BUF_INDX", 0x10024A8C, 4}, // EP 1 IN: EP 1 Current buffer index register 
    {"USB_EP2_OUT_BUF_INDX", 0x10024A90, 4}, // EP 2 OUT: EP 2 Current buffer index register 
    {"USB_EP2_IN_BUF_INDX", 0x10024A94, 4}, // EP 2 IN: EP 2 Current buffer index register 
    {"USB_EP3_OUT_BUF_INDX", 0x10024A98, 4}, // EP 3 OUT: EP 3 Current buffer index register 
    {"USB_EP3_IN_BUF_INDX", 0x10024A9C, 4}, // EP 3 IN: EP 3 Current buffer index register 
    {"USB_EP4_OUT_BUF_INDX", 0x10024AA0, 4}, // EP 4OUT: EP 4 Current buffer index register 
    {"USB_EP4_IN_BUF_INDX", 0x10024AA4, 4}, // EP 4 IN: EP 4 Current buffer index register 
    {"USB_EP5_OUT_BUF_INDX", 0x10024AA8, 4}, // EP 5 OUT: EP 5 Current buffer index register 
    {"USB_EP5_IN_BUF_INDX", 0x10024AAC, 4}, // EP 5 IN: EP 5 Current buffer index register 
    {"USB_EP6_OUT_BUF_INDX", 0x10024AB0, 4}, // EP 6 OUT: EP 6 Current buffer index register 
    {"USB_EP6_IN_BUF_INDX", 0x10024AB4, 4}, // EP 6 IN: EP 6 Current buffer index register 
    {"USB_EP7_OUT_BUF_INDX", 0x10024AB8, 4}, // EP 7 OUT: EP 7 Current buffer index register 
    {"USB_EP7_IN_BUF_INDX", 0x10024ABC, 4}, // EP 7 IN: EP 7 Current buffer index register 
    {"USB_EP8_OUT_BUF_INDX", 0x10024AC0, 4}, // EP 8 OUT: EP 8 Current buffer index register 
    {"USB_EP8_IN_BUF_INDX", 0x10024AC4, 4}, // EP 8 IN: EP 8 Current buffer index register 
    {"USB_EP9_OUT_BUF_INDX", 0x10024AC8, 4}, // EP 9 OUT: EP 9 Current buffer index register 
    {"USB_EP9_IN_BUF_INDX", 0x10024ACC, 4}, // EP 9 IN: EP 9 Current buffer index register 
    {"USB_EP10_OUT_BUF_INDX", 0x10024AD0, 4}, // EP 10 OUT: EP 10 Current buffer index register 
    {"USB_EP10_IN_BUF_INDX", 0x10024AD4, 4}, // EP 10 IN: EP 10 Current buffer index register 
    {"USB_EP11_OUT_BUF_INDX", 0x10024AD8, 4}, // EP 11 OUT: EP 11 Current buffer index register 
    {"USB_EP11_IN_BUF_INDX", 0x10024ADC, 4}, // EP 11 IN: EP 11 Current buffer index register 
    {"USB_EP12_OUT_BUF_INDX", 0x10024AE0, 4}, // EP 12OUT: EP 12 Current buffer index register 
    {"USB_EP12_IN_BUF_INDX", 0x10024AE4, 4}, // EP 12 IN: EP 12 Current buffer index register 
    {"USB_EP13_OUT_BUF_INDX", 0x10024AE8, 4}, // EP 13 OUT: EP 13 Current buffer index register 
    {"USB_EP13_IN_BUF_INDX", 0x10024AEC, 4}, // EP 13 IN: EP 13 Current buffer index register 
    {"USB_EP14_OUT_BUF_INDX", 0x10024AF0, 4}, // EP 14 OUT: EP 14 Current buffer index register 
    {"USB_EP14_IN_BUF_INDX", 0x10024AF4, 4}, // EP 14 IN: EP 14 Current buffer index register 
    {"USB_EP15_OUT_BUF_INDX", 0x10024AF8, 4}, // EP 15 OUT: EP 15 Current buffer index register 
    {"USB_EP15_IN_BUF_INDX", 0x10024AFC, 4}, // EP 15 IN: EP 15 Current buffer index register 
    {"PP_CNTL", 0x10026000, 4}, // PP Control Register 
    {"PP_INTRCNTL", 0x10026004, 4}, // PP Interrupt Control Register 
    {"PP_INTRSTATUS", 0x10026008, 4}, // PP interrupt Status Register 
    {"PP_SOURCE_Y_PTR", 0x1002600C, 4}, // PP Source “Y” FramE Data Pointer Register 
    {"PP_SOURCE_CB_PTR", 0x10026010, 4}, // PP Source “CB” Frame Data Pointer Register 
    {"PP_SOURCE_CR_PTR", 0x10026014, 4}, // PP Source “CR” Frame Data Pointer Register 
    {"PP_DEST_RGB_PTR", 0x10026018, 4}, // PP Destination “RGB” Frame Start Address Register 
    {"PP_QUANTIZER_PTR", 0x1002601C, 4}, // PP Quantizer Start Address Register 
    {"PP_PROCESS_FRAME_PARA", 0x10026020, 4}, // PP Process Frame Parameter, Width And Height Register 
    {"PP_SOURCE_FRAME_WIDTH", 0x10026024, 4}, // PP Source Frame Width Register 
    {"PP_DEST_DISPLAY_WIDTH", 0x10026028, 4}, // PP Destination Display Width Register 
    {"PP_DEST_IMAGE_SIZE", 0x1002602C, 4}, // PP Destination Image Size Register 
    {"PP_DEST_FRAME_FMT_CNTL", 0x10026030, 4}, // PP Destination Frame Format Control Register 
    {"PP", 0x10026034, 4}, // Resize Table index Reg PP Resize Table Index Register 
    {"PP_CSC_COEFF_012", 0x10026038, 4}, // PP CSC Coefficient 0, 1, and 2 Register 
    {"PP_CSC_COEFF_34", 0x1002603C, 4}, // PP CSC Coefficient 3 and 4 Register 
    {"PrP_CNTL", 0x10026400, 4}, // PrP Control Register 
    {"PrP_INTRCNTL", 0x10026404, 4}, // PrP Interrupt Control Register 
    {"PrP_INTRSTATUS", 0x10026408, 4}, // PrP interrupt Status Register 
    {"PrP_SOURCE_Y_PTR", 0x1002640C, 4}, // PrP Source “Y” Frame Start Address Register 
    {"PrP_SOURCE_CB_PTR", 0x10026410, 4}, // PrP Source “CB” Frame Start Address Register 
    {"PrP_SOURCE_CR_PTR", 0x10026414, 4}, // PrP Source “CR” Frame Start Address Register 
    {"PrP_DEST_RGB1_PTR", 0x10026418, 4}, // PrP Destination “RGB” Frame-1 Start Address Register 
    {"PrP_DEST_RGB2_PTR", 0x1002641C, 4}, // PrP Destination “RGB” Frame-2 Start Address Register 
    {"PrP_DEST_Y_PTR", 0x10026420, 4}, // PrP Destination “Y” Frame Start Address Register 
    {"PrP_DEST_CB_PTR", 0x10026424, 4}, // PrP Destination “CB” Frame Start Address Register 
    {"PrP_DEST_CR_PTR", 0x10026428, 4}, // PrP Destination “CR” Frame Start Address Register 
    {"PrP_SOURCE_FRAME_SIZE", 0x1002642C, 4}, // PrP Source Frame Size Register 
    {"PrP_CH1_LINE_STRIDE", 0x10026430, 4}, // PrP Channel-1 Line stride Register 
    {"PrP_SRC_PIXEL_FORMAT_CNTL", 0x10026434, 4}, // PrP Source Pixel Format Control Register 
    {"PrP_CH1_PIXEL_FORMAT_CNTL", 0x10026438, 4}, // PrP CH1 Pixel Format Control Register 
    {"PrP_CH1_OUT_IMAGE_SIZE", 0x1002643C, 4}, // PrP CH1 Output Image Size Register 
    {"PrP_CH2_OUT_IMAGE_SIZE", 0x10026440, 4}, // PrP CH2 Output Image Size Register 
    {"PrP_SOURCE_LINE_STRIDE", 0x10026444, 4}, // PrP Source Line Stride Register 
    {"PrP_CSC_COEFF_012", 0x10026448, 4}, // PrP CSC Coefficients 0, 1, and 2 Register 
    {"PrP_CSC_COEFF_345", 0x1002644C, 4}, // PrP CSC Coefficients 3, 4, and 5 Register 
    {"PrP_CSC_COEFF_678", 0x10026450, 4}, // PrP CSC Coefficients 6, 7, and 8 Register 
    {"PrP_CH1_HRESIZE_COEFF1", 0x10026454, 4}, // PrP CH1 Horizontal Resize Coefficients Register 
    {"PrP_CH1_HRESIZE_COEFF2", 0x10026458, 4}, // PrP CH1 Horizontal Resize Coefficients Register 
    {"PrP_CH1_HRESIZE_VALID", 0x1002645C, 4}, // PrP CH1 Horizontal Resize Valid Register 
    {"PrP_CH1_VRESIZE_COEFF1", 0x10026460, 4}, // PrP CH1 Vertical Resize Coefficients Register 
    {"PrP_CH1_VRESIZE_COEFF2", 0x10026464, 4}, // PrP CH1 Vertical Resize Coefficients Register 
    {"PrP_CH1_VRESIZE_VALID", 0x10026468, 4}, // PrP CH1 Vertical Resize Valid Register 
    {"PrP_CH2_HRESIZE_COEFF1", 0x1002646C, 4}, // PrP CH2 Horizontal Resize Coefficients Register 
    {"PrP_CH2_HRESIZE_COEFF2", 0x10026470, 4}, // PrP CH2 Horizontal Resize Coefficients Register 
    {"PrP_CH2_HRESIZE_VALID", 0x10026474, 4}, // PrP CH2 Horizontal Resize Valid Register 
    {"PrP_CH2_VRESIZE_COEFF1", 0x10026478, 4}, // PrP CH2 Vertical Resize Coefficients Register 
    {"PrP_CH2_VRESIZE_COEFF2", 0x1002647C, 4}, // PrP CH2 Vertical Resize Coefficients Register 
    {"PrP_CH2_VRESIZE_VALID", 0x10026480, 4}, // PrP CH2 Vertical Resize Valid Register 
    {"CSCR", 0x10027000, 4}, // Clock Source Control Register 
    {"MPCTL0", 0x10027004, 4}, // MPLL Control Register 0 
    {"MPCTL1", 0x10027008, 4}, // MPLL Control Register 1 
    {"SPCTL0", 0x1002700C, 4}, // SPLL Control Register 0 
    {"SPCTL1", 0x10027010, 4}, // SPLL Control Register 1 
    {"OSC26MCTL", 0x10027014, 4}, // Oscillator 26M Register 
    {"PCDR0", 0x10027018, 4}, // Peripheral Clock Divider Register 0 
    {"PCDR1", 0x1002701C, 4}, // Peripheral Clock Divider Register 1 
    {"PCCR0", 0x10027020, 4}, // Peripheral Clock Control Register 0 
    {"PCCR1", 0x10027024, 4}, // Peripheral Clock Control Register 1 
    {"CCSR", 0x10027028, 4}, // Clock Control Status Register 
    {"PMCTL", 0x1002702C, 4}, // PMOS Control Register 
    {"PMCOUNT", 0x10027030, 4}, // PMOS Counter Register 
    {"WKGDCTL", 0x10027034, 4}, // Wakeup Guard Mode Control Register 
    {"SIDR", 0x10027804, 4}, // Silicon ID Register 
    {"FMCR", 0x10027814, 4}, // Function Multiplexing Control Register 
    {"GPCR", 0x10027818, 4}, // Global Peripheral Control Register 
    {"WBCR", 0x1002781C, 4}, // Well Bias Control Register 
    {"DSCR1", 0x10027820, 4}, // Driving Strength Control Register 1 
    {"DSCR2", 0x10027824, 4}, // Driving Strength Control Register 2 
    {"DSCR3", 0x10027828, 4}, // Driving Strength Control Register 3 
    {"DSCR4", 0x1002782C, 4}, // Driving Strength Control Register 4 
    {"DSCR5", 0x10027830, 4}, // Driving Strength Control Register 5 
    {"DSCR6", 0x10027834, 4}, // Driving Strength Control Register 6 
    {"DSCR7", 0x10027838, 4}, // Driving Strength Control Register 7 
    {"DSCR8", 0x1002783C, 4}, // Driving Strength Control Register 8 
    {"DSCR9", 0x10027840, 4}, // Driving Strength Control Register 9 
    {"DSCR10", 0x10027844, 4}, // Driving Strength Control Register 10 
    {"DSCR11", 0x10027848, 4}, // Driving Strength Control Register 11 
    {"DSCR12", 0x1002784C, 4}, // Driving Strength Control Register 12 
    {"PCSR", 0x10027850, 4}, // Priority Control and Select Register 
    {"FIRITCR", 0x10028000, 4}, // FIRI Transmit Control Register 
    {"FIRITCTR", 0x10028004, 4}, // FIRI Transmit Count Register 
    {"FIRIRCR", 0x10028008, 4}, // FIRI Receive Control Register 
    {"FIRITSR", 0x1002800C, 4}, // FIRI Transmit Status Register 
    {"FIRIRSR", 0x10028010, 4}, // FIRI Receive Status Register 
    {"FIRIXMITFIFO", 0x10028014, 4}, // Transmitter FIFO 
    {"FIRIRCVRFIFO", 0x10028018, 4}, // Receiver FIFO 
    {"FIRICR", 0x1002801C, 4}, // FIRI Control Register 
    {"MPR0", 0x1003F000, 4}, // Master Priority Register for Slave Port 0 
    {"MPR1", 0x1003F100, 4}, // Master Priority Register for Slave Port 1 
    {"MPR2", 0x1003F200, 4}, // Master Priority Register for Slave Port 2 
    {"MPR3", 0x1003F300, 4}, // Master Priority Register for Slave Port 3 
    {"AMPR0", 0x1003F004, 4}, // Alternate Master Priority Register for Slave Port 0 
    {"AMPR1", 0x1003F104, 4}, // Alternate Master Priority Register for Slave Port 1 
    {"AMPR2", 0x1003F204, 4}, // Alternate Master Priority Register for Slave Port 2 
    {"AMPR3", 0x1003F304, 4}, // Alternate Master Priority Register for Slave Port 3 
    {"SGPCR0", 0x1003F010, 4}, // General Purpose Control Register for Slave Port 0 
    {"SGPCR1", 0x1003F110, 4}, // General Purpose Control Register for Slave Port 1 
    {"SGPCR2", 0x1003F210, 4}, // General Purpose Control Register for Slave Port 2 
    {"SGPCR3", 0x1003F310, 4}, // General Purpose Control Register for Slave Port 3 
    {"ASGPCR0", 0x1003F014, 4}, // Alternate SGPCR for Slave Port 0 
    {"ASGPCR1", 0x1003F114, 4}, // Alternate SGPCR for Slave Port 1 
    {"ASGPCR2", 0x1003F214, 4}, // Alternate SGPCR for Slave Port 2 
    {"ASGPCR3", 0x1003F314, 4}, // Alternate SGPCR for Slave Port 3 
    {"MGPCR0", 0x1003F800, 4}, // General Purpose Control Register for Master Port 0 
    {"MGPCR1", 0x1003F900, 4}, // General Purpose Control Register for Master Port 1 
    {"MGPCR2", 0x1003FA00, 4}, // General Purpose Control Register for Master Port 2 
    {"MGPCR3", 0x1003FB00, 4}, // General Purpose Control Register for Master Port 3 
    {"MGPCR4", 0x1003FC00, 4}, // General Purpose Control Register for Master Port 4 
    {"MGPCR5", 0x1003FD00, 4}, // General Purpose Control Register for Master Port 5 
    {"INTCNTL", 0x10040000, 4}, // Interrupt Control Register 
    {"NIMASK", 0x10040004, 4}, // Normal Interrupt Mask Register 
    {"INTENNUM", 0x10040008, 4}, // Interrupt Enable Number Register 
    {"INTDISNUM", 0x1004000C, 4}, // Interrupt Disable Number Register 
    {"INTENABLEH", 0x10040010, 4}, // Interrupt Enable Register High 
    {"INTENABLEL", 0x10040014, 4}, // Interrupt Enable Register Low 
    {"INTTYPEH", 0x10040018, 4}, // Interrupt Type Register High 
    {"INTTYPEL", 0x1004001C, 4}, // Interrupt Type Register Low 
    {"NIPRIORITY7", 0x10040020, 4}, // Normal Interrupt Priority Level Register 7 
    {"NIPRIORITY6", 0x10040024, 4}, // Normal Interrupt Priority Level Register 6 
    {"NIPRIORITY5", 0x10040028, 4}, // Normal Interrupt Priority Level Register 5 
    {"NIPRIORITY4", 0x1004002C, 4}, // Normal Interrupt Priority Level Register 4 
    {"NIPRIORITY3", 0x10040030, 4}, // Normal Interrupt Priority Level Register 3 
    {"NIPRIORITY2", 0x10040034, 4}, // Normal Interrupt Priority Level Register 2 
    {"NIPRIORITY1", 0x10040038, 4}, // Normal Interrupt Priority Level Register 1 
    {"NIPRIORITY0", 0x1004003C, 4}, // Normal Interrupt Priority Level Register 0 
    {"NIVECSR", 0x10040040, 4}, // Normal Interrupt Vector and Status Register 
    {"FIVECSR", 0x10040044, 4}, // Fast Interrupt Vector and Status Register 
    {"INTSRCH", 0x10040048, 4}, // Interrupt Source Register High 
    {"INTSRCL", 0x1004004C, 4}, // Interrupt Source Register Low 
    {"INTFRCH", 0x10040050, 4}, // Interrupt Force Register High 
    {"INTFRCL", 0x10040054, 4}, // Interrupt Force Register Low 
    {"NIPNDH", 0x10040058, 4}, // Normal Interrupt Pending Register High 
    {"NIPNDL", 0x1004005C, 4}, // Normal Interrupt Pending Register Low 
    {"FIPNDH", 0x10040060, 4}, // Fast Interrupt Pending Register High 
    {"FIPNDL", 0x10040064, 4}, // Fast Interrupt Pending Register Low 
    {"CSICR1", 0x80000000, 4}, // CSI Control Register 1 
    {"CSICR2", 0x80000004, 4}, // CSI Control Register 2 
    {"CSISR", 0x80000008, 4}, // CSI Status Register 
    {"CSISTATR", 0x8000000C, 4}, // CSI Statistic FIFO Register 
    {"CSIRXR", 0x80000010, 4}, // CSI RxFIFO Register 
    {"CSIRXCNT", 0x80000014, 4}, // CSI RX Count Register 
    {"CSIDEBUG", 0x80000018, 4}, // CSI Debug Register 
    {"CSICR3", 0x8000001C, 4}, // CSI Control Register 3 
    {"BMICTLR1", 0xA0000000, 4}, // BMI Control Register 1 
    {"BMICTLR2", 0xA0000004, 4}, // BMI Control Register 2 
    {"BMISTR", 0xA0000008, 4}, // BMI Status Register 
    {"BMIRXD", 0xA000000C, 4}, // BMI RxFIFO 
    {"BMITXD", 0xA0000010, 4}, // BMI TxFIFO 
    {"SDCTL0", 0xDF000000, 4}, // SDRAM 0 Control Register 
    {"SDCTL1", 0xDF000004, 4}, // SDRAM 1 Control Register 
    {"MISC", 0xDF000014, 4}, // SDRAM Miscellaneous Register 
	/*
    {"SDRST", 0xDF000018, 4}, // SDRAM Reset Register 
    {"CS0U", 0xDF001000, 4}, // Chip Select 0 Upper Control Register 
    {"CS0L", 0xDF001004, 4}, // Chip Select 0 Lower Control Register 
    {"CS1U", 0xDF001008, 4}, // Chip Select 1 Upper Control Register 
    {"CS1L", 0xDF00100C, 4}, // Chip Select 1 Lower Control Register 
    {"CS2U", 0xDF001010, 4}, // Chip Select 2 Upper Control Register 
    {"CS2L", 0xDF001014, 4}, // Chip Select 2 Lower Control Register 
    {"CS3U", 0xDF001018, 4}, // Chip Select 3 Upper Control Register 
    {"CS3L", 0xDF00101C, 4}, // Chip Select 3 Lower Control Register 
    {"CS4U", 0xDF001020, 4}, // Chip Select 4 Upper Control Register 
    {"CS4L", 0xDF001024, 4}, // Chip Select 4 Lower Control Register 
    {"CS5U", 0xDF001028, 4}, // Chip Select 5 Upper Control Register 
    {"CS5L", 0xDF00102C, 4}, // Chip Select 5 Lower Control Register 
    {"EIM", 0xDF001030, 4}, // EIM Configuration Register 
	*/
    {"PIPR", 0xDF002000, 4}, // PCMCIA input pins register 
    {"PSCR", 0xDF002004, 4}, // PCMCIA Status Changed Register 
    {"PER", 0xDF002008, 4}, // PCMCIA Enable Register 
    {"PBR0", 0xDF00200C, 4}, // PCMCIA Base Register 0 
    {"PBR1", 0xDF002010, 4}, // PCMCIA Base Register 1 
    {"PBR2", 0xDF002014, 4}, // PCMCIA Base Register 2 
    {"PBR3", 0xDF002018, 4}, // PCMCIA Base Register 3 
    {"PBR4", 0xDF00201C, 4}, // PCMCIA Base Register 4 
    {"POR0", 0xDF002028, 4}, // PCMCIA Option Register 0 
    {"POR1", 0xDF00202C, 4}, // PCMCIA Option Register 1 
    {"POR2", 0xDF002030, 4}, // PCMCIA Option Register 2 
    {"POR3", 0xDF002034, 4}, // PCMCIA Option Register 3 
    {"POR4", 0xDF002038, 4}, // PCMCIA Option Register 4 
    {"POFR0", 0xDF002044, 4}, // PCMCIA Offset Register 0 
    {"POFR1", 0xDF002048, 4}, // PCMCIA Offset Register 1 
    {"POFR2", 0xDF00204C, 4}, // PCMCIA Offset Register 2 
    {"POFR3", 0xDF002050, 4}, // PCMCIA Offset Register 3 
    {"POFR4", 0xDF002054, 4}, // PCMCIA Offset Register 4 
    {"PGCR", 0xDF002060, 4}, // PCMCIA General Control Register 
    {"PGSR", 0xDF002064, 4}, // PCMCIA General Status Register 
    {"NFC_BUFSIZE", 0xDF003E00, 4}, // Internal SRAM Size 
    {"BLOCK_ADD_LOCK", 0xDF003E02, 4}, // NAND Flash Block Address for Lock Check 
    {"RAM_BUFFER_ADDRESS", 0xDF003E04, 4}, // Buffer Number for Page Data Transfer To/From Flash Memory 
    {"NAND_FLASH_ADD", 0xDF003E06, 4}, // NAND Flash Address 
    {"NAND_FLASH_CMD", 0xDF003E08, 4}, // NAND Flash Command 
    {"NFC_CONFIGURATION", 0xDF003E0A, 4}, // NFC Internal Buffer Lock Control 
    {"ECC_STATUS_RESULT", 0xDF003E0C, 4}, // Controller Status/Result of Flash Operation 
    {"ECC_RSLT_MAIN_AREA", 0xDF003E0E, 4}, // ECC Error Position of Main Area Data Error 
    {"ECC_RSLT_SPARE_AREA", 0xDF003E10, 4}, // ECC Error Position of Spare Area Data Error 
    {"NF_WR_PROT", 0xDF003E12, 4}, // Nand Flash Write Protection 
    {"UNLOCK_START_BLK_ADD", 0xDF003E14, 4}, // Start Address for Write Protection Unlock
