
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00001000 <_vector_table>:
    1000:	80 32 00 20 d5 39 00 00 ad 99 00 00 a9 39 00 00     .2. .9.......9..
    1010:	a9 39 00 00 a9 39 00 00 a9 39 00 00 00 00 00 00     .9...9...9......
	...
    102c:	11 36 00 00 a9 39 00 00 00 00 00 00 bd 35 00 00     .6...9.......5..
    103c:	a9 39 00 00                                         .9..

00001040 <_irq_vector_table>:
    1040:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    1050:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    1060:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    1070:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    1080:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    1090:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    10a0:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    10b0:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    10c0:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    10d0:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    10e0:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..
    10f0:	c1 36 00 00 c1 36 00 00 c1 36 00 00 c1 36 00 00     .6...6...6...6..

Disassembly of section text:

00001100 <__aeabi_uldivmod>:
    1100:	b953      	cbnz	r3, 1118 <__aeabi_uldivmod+0x18>
    1102:	b94a      	cbnz	r2, 1118 <__aeabi_uldivmod+0x18>
    1104:	2900      	cmp	r1, #0
    1106:	bf08      	it	eq
    1108:	2800      	cmpeq	r0, #0
    110a:	bf1c      	itt	ne
    110c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
    1110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    1114:	f000 b80c 	b.w	1130 <__aeabi_idiv0>
    1118:	f1ad 0c08 	sub.w	ip, sp, #8
    111c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    1120:	f000 f808 	bl	1134 <__udivmoddi4>
    1124:	f8dd e004 	ldr.w	lr, [sp, #4]
    1128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    112c:	b004      	add	sp, #16
    112e:	4770      	bx	lr

00001130 <__aeabi_idiv0>:
    1130:	4770      	bx	lr
    1132:	bf00      	nop

00001134 <__udivmoddi4>:
    1134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1138:	4686      	mov	lr, r0
    113a:	468c      	mov	ip, r1
    113c:	4608      	mov	r0, r1
    113e:	9e08      	ldr	r6, [sp, #32]
    1140:	4615      	mov	r5, r2
    1142:	4674      	mov	r4, lr
    1144:	4619      	mov	r1, r3
    1146:	2b00      	cmp	r3, #0
    1148:	f040 80c2 	bne.w	12d0 <__udivmoddi4+0x19c>
    114c:	4285      	cmp	r5, r0
    114e:	fab2 f282 	clz	r2, r2
    1152:	d945      	bls.n	11e0 <__udivmoddi4+0xac>
    1154:	b14a      	cbz	r2, 116a <__udivmoddi4+0x36>
    1156:	f1c2 0320 	rsb	r3, r2, #32
    115a:	fa00 fc02 	lsl.w	ip, r0, r2
    115e:	fa2e f303 	lsr.w	r3, lr, r3
    1162:	4095      	lsls	r5, r2
    1164:	ea43 0c0c 	orr.w	ip, r3, ip
    1168:	4094      	lsls	r4, r2
    116a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    116e:	b2a8      	uxth	r0, r5
    1170:	fbbc f8fe 	udiv	r8, ip, lr
    1174:	0c23      	lsrs	r3, r4, #16
    1176:	fb0e cc18 	mls	ip, lr, r8, ip
    117a:	fb08 f900 	mul.w	r9, r8, r0
    117e:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
    1182:	4599      	cmp	r9, r3
    1184:	d928      	bls.n	11d8 <__udivmoddi4+0xa4>
    1186:	18eb      	adds	r3, r5, r3
    1188:	f108 37ff 	add.w	r7, r8, #4294967295	; 0xffffffff
    118c:	d204      	bcs.n	1198 <__udivmoddi4+0x64>
    118e:	4599      	cmp	r9, r3
    1190:	d902      	bls.n	1198 <__udivmoddi4+0x64>
    1192:	f1a8 0702 	sub.w	r7, r8, #2
    1196:	442b      	add	r3, r5
    1198:	eba3 0309 	sub.w	r3, r3, r9
    119c:	b2a4      	uxth	r4, r4
    119e:	fbb3 fcfe 	udiv	ip, r3, lr
    11a2:	fb0e 331c 	mls	r3, lr, ip, r3
    11a6:	fb0c f000 	mul.w	r0, ip, r0
    11aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    11ae:	42a0      	cmp	r0, r4
    11b0:	d914      	bls.n	11dc <__udivmoddi4+0xa8>
    11b2:	192c      	adds	r4, r5, r4
    11b4:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
    11b8:	d204      	bcs.n	11c4 <__udivmoddi4+0x90>
    11ba:	42a0      	cmp	r0, r4
    11bc:	d902      	bls.n	11c4 <__udivmoddi4+0x90>
    11be:	f1ac 0302 	sub.w	r3, ip, #2
    11c2:	442c      	add	r4, r5
    11c4:	1a24      	subs	r4, r4, r0
    11c6:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
    11ca:	b11e      	cbz	r6, 11d4 <__udivmoddi4+0xa0>
    11cc:	40d4      	lsrs	r4, r2
    11ce:	2300      	movs	r3, #0
    11d0:	6034      	str	r4, [r6, #0]
    11d2:	6073      	str	r3, [r6, #4]
    11d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    11d8:	4647      	mov	r7, r8
    11da:	e7dd      	b.n	1198 <__udivmoddi4+0x64>
    11dc:	4663      	mov	r3, ip
    11de:	e7f1      	b.n	11c4 <__udivmoddi4+0x90>
    11e0:	bb92      	cbnz	r2, 1248 <__udivmoddi4+0x114>
    11e2:	1b43      	subs	r3, r0, r5
    11e4:	2101      	movs	r1, #1
    11e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    11ea:	b2af      	uxth	r7, r5
    11ec:	fbb3 fcfe 	udiv	ip, r3, lr
    11f0:	0c20      	lsrs	r0, r4, #16
    11f2:	fb0e 331c 	mls	r3, lr, ip, r3
    11f6:	fb0c f807 	mul.w	r8, ip, r7
    11fa:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    11fe:	4598      	cmp	r8, r3
    1200:	d962      	bls.n	12c8 <__udivmoddi4+0x194>
    1202:	18eb      	adds	r3, r5, r3
    1204:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
    1208:	d204      	bcs.n	1214 <__udivmoddi4+0xe0>
    120a:	4598      	cmp	r8, r3
    120c:	d902      	bls.n	1214 <__udivmoddi4+0xe0>
    120e:	f1ac 0002 	sub.w	r0, ip, #2
    1212:	442b      	add	r3, r5
    1214:	eba3 0308 	sub.w	r3, r3, r8
    1218:	b2a4      	uxth	r4, r4
    121a:	fbb3 fcfe 	udiv	ip, r3, lr
    121e:	fb0e 331c 	mls	r3, lr, ip, r3
    1222:	fb0c f707 	mul.w	r7, ip, r7
    1226:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    122a:	42a7      	cmp	r7, r4
    122c:	d94e      	bls.n	12cc <__udivmoddi4+0x198>
    122e:	192c      	adds	r4, r5, r4
    1230:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
    1234:	d204      	bcs.n	1240 <__udivmoddi4+0x10c>
    1236:	42a7      	cmp	r7, r4
    1238:	d902      	bls.n	1240 <__udivmoddi4+0x10c>
    123a:	f1ac 0302 	sub.w	r3, ip, #2
    123e:	442c      	add	r4, r5
    1240:	1be4      	subs	r4, r4, r7
    1242:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    1246:	e7c0      	b.n	11ca <__udivmoddi4+0x96>
    1248:	f1c2 0320 	rsb	r3, r2, #32
    124c:	fa20 f103 	lsr.w	r1, r0, r3
    1250:	4095      	lsls	r5, r2
    1252:	4090      	lsls	r0, r2
    1254:	fa2e f303 	lsr.w	r3, lr, r3
    1258:	4303      	orrs	r3, r0
    125a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    125e:	b2af      	uxth	r7, r5
    1260:	fbb1 fcfe 	udiv	ip, r1, lr
    1264:	fb0e 101c 	mls	r0, lr, ip, r1
    1268:	0c19      	lsrs	r1, r3, #16
    126a:	fb0c f807 	mul.w	r8, ip, r7
    126e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    1272:	4588      	cmp	r8, r1
    1274:	fa04 f402 	lsl.w	r4, r4, r2
    1278:	d922      	bls.n	12c0 <__udivmoddi4+0x18c>
    127a:	1869      	adds	r1, r5, r1
    127c:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
    1280:	d204      	bcs.n	128c <__udivmoddi4+0x158>
    1282:	4588      	cmp	r8, r1
    1284:	d902      	bls.n	128c <__udivmoddi4+0x158>
    1286:	f1ac 0002 	sub.w	r0, ip, #2
    128a:	4429      	add	r1, r5
    128c:	eba1 0108 	sub.w	r1, r1, r8
    1290:	b29b      	uxth	r3, r3
    1292:	fbb1 fcfe 	udiv	ip, r1, lr
    1296:	fb0e 111c 	mls	r1, lr, ip, r1
    129a:	fb0c f707 	mul.w	r7, ip, r7
    129e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    12a2:	429f      	cmp	r7, r3
    12a4:	d90e      	bls.n	12c4 <__udivmoddi4+0x190>
    12a6:	18eb      	adds	r3, r5, r3
    12a8:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
    12ac:	d204      	bcs.n	12b8 <__udivmoddi4+0x184>
    12ae:	429f      	cmp	r7, r3
    12b0:	d902      	bls.n	12b8 <__udivmoddi4+0x184>
    12b2:	f1ac 0102 	sub.w	r1, ip, #2
    12b6:	442b      	add	r3, r5
    12b8:	1bdb      	subs	r3, r3, r7
    12ba:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    12be:	e792      	b.n	11e6 <__udivmoddi4+0xb2>
    12c0:	4660      	mov	r0, ip
    12c2:	e7e3      	b.n	128c <__udivmoddi4+0x158>
    12c4:	4661      	mov	r1, ip
    12c6:	e7f7      	b.n	12b8 <__udivmoddi4+0x184>
    12c8:	4660      	mov	r0, ip
    12ca:	e7a3      	b.n	1214 <__udivmoddi4+0xe0>
    12cc:	4663      	mov	r3, ip
    12ce:	e7b7      	b.n	1240 <__udivmoddi4+0x10c>
    12d0:	4283      	cmp	r3, r0
    12d2:	d906      	bls.n	12e2 <__udivmoddi4+0x1ae>
    12d4:	b916      	cbnz	r6, 12dc <__udivmoddi4+0x1a8>
    12d6:	2100      	movs	r1, #0
    12d8:	4608      	mov	r0, r1
    12da:	e77b      	b.n	11d4 <__udivmoddi4+0xa0>
    12dc:	e9c6 e000 	strd	lr, r0, [r6]
    12e0:	e7f9      	b.n	12d6 <__udivmoddi4+0x1a2>
    12e2:	fab3 f783 	clz	r7, r3
    12e6:	b98f      	cbnz	r7, 130c <__udivmoddi4+0x1d8>
    12e8:	4283      	cmp	r3, r0
    12ea:	d301      	bcc.n	12f0 <__udivmoddi4+0x1bc>
    12ec:	4572      	cmp	r2, lr
    12ee:	d808      	bhi.n	1302 <__udivmoddi4+0x1ce>
    12f0:	ebbe 0402 	subs.w	r4, lr, r2
    12f4:	eb60 0303 	sbc.w	r3, r0, r3
    12f8:	2001      	movs	r0, #1
    12fa:	469c      	mov	ip, r3
    12fc:	b91e      	cbnz	r6, 1306 <__udivmoddi4+0x1d2>
    12fe:	2100      	movs	r1, #0
    1300:	e768      	b.n	11d4 <__udivmoddi4+0xa0>
    1302:	4638      	mov	r0, r7
    1304:	e7fa      	b.n	12fc <__udivmoddi4+0x1c8>
    1306:	e9c6 4c00 	strd	r4, ip, [r6]
    130a:	e7f8      	b.n	12fe <__udivmoddi4+0x1ca>
    130c:	f1c7 0c20 	rsb	ip, r7, #32
    1310:	40bb      	lsls	r3, r7
    1312:	fa22 f40c 	lsr.w	r4, r2, ip
    1316:	431c      	orrs	r4, r3
    1318:	fa2e f10c 	lsr.w	r1, lr, ip
    131c:	fa20 f30c 	lsr.w	r3, r0, ip
    1320:	40b8      	lsls	r0, r7
    1322:	4301      	orrs	r1, r0
    1324:	ea4f 4914 	mov.w	r9, r4, lsr #16
    1328:	fa0e f507 	lsl.w	r5, lr, r7
    132c:	fbb3 f8f9 	udiv	r8, r3, r9
    1330:	fa1f fe84 	uxth.w	lr, r4
    1334:	fb09 3018 	mls	r0, r9, r8, r3
    1338:	0c0b      	lsrs	r3, r1, #16
    133a:	fb08 fa0e 	mul.w	sl, r8, lr
    133e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    1342:	459a      	cmp	sl, r3
    1344:	fa02 f207 	lsl.w	r2, r2, r7
    1348:	d940      	bls.n	13cc <__udivmoddi4+0x298>
    134a:	18e3      	adds	r3, r4, r3
    134c:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
    1350:	d204      	bcs.n	135c <__udivmoddi4+0x228>
    1352:	459a      	cmp	sl, r3
    1354:	d902      	bls.n	135c <__udivmoddi4+0x228>
    1356:	f1a8 0002 	sub.w	r0, r8, #2
    135a:	4423      	add	r3, r4
    135c:	eba3 030a 	sub.w	r3, r3, sl
    1360:	b289      	uxth	r1, r1
    1362:	fbb3 f8f9 	udiv	r8, r3, r9
    1366:	fb09 3318 	mls	r3, r9, r8, r3
    136a:	fb08 fe0e 	mul.w	lr, r8, lr
    136e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    1372:	458e      	cmp	lr, r1
    1374:	d92c      	bls.n	13d0 <__udivmoddi4+0x29c>
    1376:	1861      	adds	r1, r4, r1
    1378:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
    137c:	d204      	bcs.n	1388 <__udivmoddi4+0x254>
    137e:	458e      	cmp	lr, r1
    1380:	d902      	bls.n	1388 <__udivmoddi4+0x254>
    1382:	f1a8 0302 	sub.w	r3, r8, #2
    1386:	4421      	add	r1, r4
    1388:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    138c:	fba0 9802 	umull	r9, r8, r0, r2
    1390:	eba1 010e 	sub.w	r1, r1, lr
    1394:	4541      	cmp	r1, r8
    1396:	46ce      	mov	lr, r9
    1398:	4643      	mov	r3, r8
    139a:	d302      	bcc.n	13a2 <__udivmoddi4+0x26e>
    139c:	d106      	bne.n	13ac <__udivmoddi4+0x278>
    139e:	454d      	cmp	r5, r9
    13a0:	d204      	bcs.n	13ac <__udivmoddi4+0x278>
    13a2:	ebb9 0e02 	subs.w	lr, r9, r2
    13a6:	eb68 0304 	sbc.w	r3, r8, r4
    13aa:	3801      	subs	r0, #1
    13ac:	2e00      	cmp	r6, #0
    13ae:	d0a6      	beq.n	12fe <__udivmoddi4+0x1ca>
    13b0:	ebb5 020e 	subs.w	r2, r5, lr
    13b4:	eb61 0103 	sbc.w	r1, r1, r3
    13b8:	fa01 fc0c 	lsl.w	ip, r1, ip
    13bc:	fa22 f307 	lsr.w	r3, r2, r7
    13c0:	ea4c 0303 	orr.w	r3, ip, r3
    13c4:	40f9      	lsrs	r1, r7
    13c6:	e9c6 3100 	strd	r3, r1, [r6]
    13ca:	e798      	b.n	12fe <__udivmoddi4+0x1ca>
    13cc:	4640      	mov	r0, r8
    13ce:	e7c5      	b.n	135c <__udivmoddi4+0x228>
    13d0:	4643      	mov	r3, r8
    13d2:	e7d9      	b.n	1388 <__udivmoddi4+0x254>

000013d4 <print_as5600_value>:
	return 0;
}
#endif /* IS_ENABLED(CONFIG_USB_DEVICE_STACK_NEXT) */

void print_as5600_value(const struct device *dev)
{
    13d4:	b513      	push	{r0, r1, r4, lr}
    13d6:	4604      	mov	r4, r0
						  enum sensor_channel type)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->sample_fetch(dev, type);
    13d8:	6883      	ldr	r3, [r0, #8]
    13da:	2122      	movs	r1, #34	; 0x22
    13dc:	68db      	ldr	r3, [r3, #12]
    13de:	4798      	blx	r3
	int ret;
    struct sensor_value rot_raw;
    
	
    ret = sensor_sample_fetch_chan(dev,SENSOR_CHAN_ROTATION);
	if (ret != 0){
    13e0:	4601      	mov	r1, r0
    13e2:	b110      	cbz	r0, 13ea <print_as5600_value+0x16>
			printk("gay,%d\n", ret);
    13e4:	4807      	ldr	r0, [pc, #28]	; (1404 <print_as5600_value+0x30>)
    13e6:	f007 fd49 	bl	8e7c <printk>
					    struct sensor_value *val)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->channel_get(dev, chan, val);
    13ea:	68a3      	ldr	r3, [r4, #8]
    13ec:	466a      	mov	r2, sp
    13ee:	691b      	ldr	r3, [r3, #16]
    13f0:	2122      	movs	r1, #34	; 0x22
    13f2:	4620      	mov	r0, r4
    13f4:	4798      	blx	r3
		}
    sensor_channel_get(dev,SENSOR_CHAN_ROTATION, &rot_raw);
	
    printk("angle: %d %d\n ", rot_raw.val1, rot_raw.val2);
    13f6:	e9dd 1200 	ldrd	r1, r2, [sp]
    13fa:	4803      	ldr	r0, [pc, #12]	; (1408 <print_as5600_value+0x34>)
    13fc:	f007 fd3e 	bl	8e7c <printk>
	// printk("%d",rot_raw.val1)
}
    1400:	b002      	add	sp, #8
    1402:	bd10      	pop	{r4, pc}
    1404:	0000ae48 	.word	0x0000ae48
    1408:	0000ae50 	.word	0x0000ae50

0000140c <main>:



int main(void)
{
    140c:	b573      	push	{r0, r1, r4, r5, r6, lr}
const struct device *const as = DEVICE_DT_GET(DT_INST(0,ams_as5600));

//AS5600_INIT(0);

	const struct device *const dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	uint32_t dtr = 0;
    140e:	2400      	movs	r4, #0
#if defined(CONFIG_USB_DEVICE_STACK_NEXT)
	if (enable_usb_device_next()) {
		return 0;
	}
#else
	if (usb_enable(NULL)) {
    1410:	4620      	mov	r0, r4
	uint32_t dtr = 0;
    1412:	9401      	str	r4, [sp, #4]
	if (usb_enable(NULL)) {
    1414:	f001 fa20 	bl	2858 <usb_enable>
    1418:	b958      	cbnz	r0, 1432 <main+0x26>

static inline int z_impl_uart_line_ctrl_get(const struct device *dev,
					    uint32_t ctrl, uint32_t *val)
{
#ifdef CONFIG_UART_LINE_CTRL
	const struct uart_driver_api *api =
    141a:	4c18      	ldr	r4, [pc, #96]	; (147c <main+0x70>)
		return 0;
	}
#endif

	/* Poll if the DTR flag was set */
	while (!dtr) {
    141c:	9b01      	ldr	r3, [sp, #4]
    141e:	b15b      	cbz	r3, 1438 <main+0x2c>
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    1420:	4c17      	ldr	r4, [pc, #92]	; (1480 <main+0x74>)
    1422:	4620      	mov	r0, r4
    1424:	f008 fe8c 	bl	a140 <z_device_is_ready>
		uart_line_ctrl_get(dev, UART_LINE_CTRL_DTR, &dtr);
		/* Give CPU resources to low priority threads. */
		k_sleep(K_MSEC(100));
	}

	if (as == NULL || !device_is_ready(as)) {
    1428:	b998      	cbnz	r0, 1452 <main+0x46>
		printk("\nono bad stuff sad no device tree\n");
    142a:	4816      	ldr	r0, [pc, #88]	; (1484 <main+0x78>)
    142c:	f007 fd26 	bl	8e7c <printk>
		return;
    1430:	e000      	b.n	1434 <main+0x28>
		return 0;
    1432:	4620      	mov	r0, r4
		


	
	}
}
    1434:	b002      	add	sp, #8
    1436:	bd70      	pop	{r4, r5, r6, pc}
		(const struct uart_driver_api *)dev->api;

	if (api->line_ctrl_get == NULL) {
    1438:	68a3      	ldr	r3, [r4, #8]
    143a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    143c:	b11b      	cbz	r3, 1446 <main+0x3a>
		return -ENOSYS;
	}
	return api->line_ctrl_get(dev, ctrl, val);
    143e:	aa01      	add	r2, sp, #4
    1440:	2104      	movs	r1, #4
    1442:	4620      	mov	r0, r4
    1444:	4798      	blx	r3
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
    1446:	2100      	movs	r1, #0
    1448:	f640 40cd 	movw	r0, #3277	; 0xccd
    144c:	f007 f8cc 	bl	85e8 <z_impl_k_sleep>
    1450:	e7e4      	b.n	141c <main+0x10>
	printk("device is %p, name is %s\n", as, as->name);
    1452:	6822      	ldr	r2, [r4, #0]
    1454:	480c      	ldr	r0, [pc, #48]	; (1488 <main+0x7c>)
		printk("Hello World! %s\n", CONFIG_ARCH);
    1456:	4e0d      	ldr	r6, [pc, #52]	; (148c <main+0x80>)
    1458:	4d0d      	ldr	r5, [pc, #52]	; (1490 <main+0x84>)
	printk("device is %p, name is %s\n", as, as->name);
    145a:	4621      	mov	r1, r4
    145c:	f007 fd0e 	bl	8e7c <printk>
		printk("Hello World! %s\n", CONFIG_ARCH);
    1460:	4631      	mov	r1, r6
    1462:	4628      	mov	r0, r5
    1464:	f007 fd0a 	bl	8e7c <printk>
    1468:	2100      	movs	r1, #0
    146a:	f640 40cd 	movw	r0, #3277	; 0xccd
    146e:	f007 f8bb 	bl	85e8 <z_impl_k_sleep>
		print_as5600_value(as);
    1472:	4620      	mov	r0, r4
    1474:	f7ff ffae 	bl	13d4 <print_as5600_value>
	while (1) {
    1478:	e7f2      	b.n	1460 <main+0x54>
    147a:	bf00      	nop
    147c:	0000a8a0 	.word	0x0000a8a0
    1480:	0000a8d0 	.word	0x0000a8d0
    1484:	0000ae5f 	.word	0x0000ae5f
    1488:	0000ae82 	.word	0x0000ae82
    148c:	0000ae9c 	.word	0x0000ae9c
    1490:	0000aea0 	.word	0x0000aea0

00001494 <char_out>:
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
    1494:	4b01      	ldr	r3, [pc, #4]	; (149c <char_out+0x8>)
    1496:	681b      	ldr	r3, [r3, #0]
    1498:	4718      	bx	r3
    149a:	bf00      	nop
    149c:	200000b0 	.word	0x200000b0

000014a0 <__printk_hook_install>:
	_char_out = fn;
    14a0:	4b01      	ldr	r3, [pc, #4]	; (14a8 <__printk_hook_install+0x8>)
    14a2:	6018      	str	r0, [r3, #0]
}
    14a4:	4770      	bx	lr
    14a6:	bf00      	nop
    14a8:	200000b0 	.word	0x200000b0

000014ac <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
    14ac:	b507      	push	{r0, r1, r2, lr}
    14ae:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    14b0:	2100      	movs	r1, #0
    14b2:	4602      	mov	r2, r0
    14b4:	9100      	str	r1, [sp, #0]
    14b6:	4803      	ldr	r0, [pc, #12]	; (14c4 <vprintk+0x18>)
    14b8:	f000 f914 	bl	16e4 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
    14bc:	b003      	add	sp, #12
    14be:	f85d fb04 	ldr.w	pc, [sp], #4
    14c2:	bf00      	nop
    14c4:	00001495 	.word	0x00001495

000014c8 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    14c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    14cc:	8b05      	ldrh	r5, [r0, #24]
{
    14ce:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    14d0:	0728      	lsls	r0, r5, #28
{
    14d2:	4690      	mov	r8, r2
	if (processing) {
    14d4:	d411      	bmi.n	14fa <process_event+0x32>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
    14d6:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    14d8:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    14dc:	f040 80cd 	bne.w	167a <process_event+0x1b2>
			evt = process_recheck(mgr);
    14e0:	4620      	mov	r0, r4
    14e2:	f007 fec2 	bl	926a <process_recheck>
		}

		if (evt == EVT_NOP) {
    14e6:	b178      	cbz	r0, 1508 <process_event+0x40>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
    14e8:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    14ea:	8b21      	ldrh	r1, [r4, #24]
    14ec:	2804      	cmp	r0, #4
    14ee:	d811      	bhi.n	1514 <process_event+0x4c>
    14f0:	e8df f000 	tbb	[pc, r0]
    14f4:	856d10c3 	.word	0x856d10c3
    14f8:	95          	.byte	0x95
    14f9:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
    14fa:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    14fc:	bf0c      	ite	eq
    14fe:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1502:	f045 0520 	orrne.w	r5, r5, #32
    1506:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1508:	f388 8811 	msr	BASEPRI, r8
    150c:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    1510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1514:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1518:	45aa      	cmp	sl, r5
    151a:	f000 80a6 	beq.w	166a <process_event+0x1a2>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
    151e:	2700      	movs	r7, #0
    1520:	46b9      	mov	r9, r7
    1522:	463e      	mov	r6, r7
    1524:	68a3      	ldr	r3, [r4, #8]
    1526:	2b00      	cmp	r3, #0
    1528:	f000 80bd 	beq.w	16a6 <process_event+0x1de>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    152c:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    1530:	8321      	strh	r1, [r4, #24]
    1532:	f388 8811 	msr	BASEPRI, r8
    1536:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    153a:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    153c:	2900      	cmp	r1, #0
    153e:	f000 80bb 	beq.w	16b8 <process_event+0x1f0>
	return node->next;
    1542:	680d      	ldr	r5, [r1, #0]
    1544:	2900      	cmp	r1, #0
    1546:	f000 80b7 	beq.w	16b8 <process_event+0x1f0>
		mon->callback(mgr, mon, state, res);
    154a:	f8d1 8004 	ldr.w	r8, [r1, #4]
    154e:	4633      	mov	r3, r6
    1550:	4652      	mov	r2, sl
    1552:	4620      	mov	r0, r4
    1554:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1556:	2d00      	cmp	r5, #0
    1558:	d076      	beq.n	1648 <process_event+0x180>
    155a:	682b      	ldr	r3, [r5, #0]
    155c:	4629      	mov	r1, r5
    155e:	461d      	mov	r5, r3
    1560:	e7f0      	b.n	1544 <process_event+0x7c>
    1562:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    1566:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1568:	2a01      	cmp	r2, #1
    156a:	d81b      	bhi.n	15a4 <process_event+0xdc>
	list->head = NULL;
    156c:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    156e:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    1572:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    1574:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1576:	b289      	uxth	r1, r1
	list->tail = NULL;
    1578:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    157c:	d109      	bne.n	1592 <process_event+0xca>
    157e:	463b      	mov	r3, r7
    1580:	e003      	b.n	158a <process_event+0xc2>
				mgr->refs += 1U;
    1582:	8b62      	ldrh	r2, [r4, #26]
    1584:	3201      	adds	r2, #1
    1586:	8362      	strh	r2, [r4, #26]
	return node->next;
    1588:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    158a:	2b00      	cmp	r3, #0
    158c:	d1f9      	bne.n	1582 <process_event+0xba>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    158e:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1592:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    1594:	4620      	mov	r0, r4
    1596:	f007 fe68 	bl	926a <process_recheck>
    159a:	2800      	cmp	r0, #0
    159c:	d07b      	beq.n	1696 <process_event+0x1ce>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    159e:	f041 0120 	orr.w	r1, r1, #32
    15a2:	e077      	b.n	1694 <process_event+0x1cc>
	} else if (state == ONOFF_STATE_TO_OFF) {
    15a4:	2b04      	cmp	r3, #4
    15a6:	d10a      	bne.n	15be <process_event+0xf6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    15a8:	f021 0107 	bic.w	r1, r1, #7
    15ac:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    15ae:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    15b0:	4620      	mov	r0, r4
    15b2:	f007 fe5a 	bl	926a <process_recheck>
    15b6:	b110      	cbz	r0, 15be <process_event+0xf6>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    15b8:	f041 0120 	orr.w	r1, r1, #32
    15bc:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    15be:	8b21      	ldrh	r1, [r4, #24]
    15c0:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    15c4:	45aa      	cmp	sl, r5
    15c6:	d050      	beq.n	166a <process_event+0x1a2>
    15c8:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
    15ca:	46b9      	mov	r9, r7
    15cc:	e7aa      	b.n	1524 <process_event+0x5c>
			transit = mgr->transitions->start;
    15ce:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    15d0:	f021 0107 	bic.w	r1, r1, #7
    15d4:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
    15d8:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
    15da:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
    15de:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    15e0:	d12d      	bne.n	163e <process_event+0x176>
		    || (transit != NULL)) {
    15e2:	f1b9 0f00 	cmp.w	r9, #0
    15e6:	d040      	beq.n	166a <process_event+0x1a2>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    15e8:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    15ec:	8321      	strh	r1, [r4, #24]
    15ee:	f388 8811 	msr	BASEPRI, r8
    15f2:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
    15f6:	493a      	ldr	r1, [pc, #232]	; (16e0 <process_event+0x218>)
    15f8:	4620      	mov	r0, r4
    15fa:	47c8      	blx	r9
    15fc:	e029      	b.n	1652 <process_event+0x18a>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    15fe:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
    1602:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1604:	f041 0104 	orr.w	r1, r1, #4
    1608:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    160a:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
    160c:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1610:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    1612:	d0e6      	beq.n	15e2 <process_event+0x11a>
    1614:	2700      	movs	r7, #0
		res = 0;
    1616:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1618:	f04f 0a04 	mov.w	sl, #4
    161c:	e782      	b.n	1524 <process_event+0x5c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    161e:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
    1622:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1624:	f041 0105 	orr.w	r1, r1, #5
    1628:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    162a:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
    162c:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1630:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    1632:	d0d6      	beq.n	15e2 <process_event+0x11a>
    1634:	2700      	movs	r7, #0
		res = 0;
    1636:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1638:	f04f 0a05 	mov.w	sl, #5
    163c:	e772      	b.n	1524 <process_event+0x5c>
				   && !sys_slist_is_empty(&mgr->monitors);
    163e:	2700      	movs	r7, #0
		res = 0;
    1640:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1642:	f04f 0a06 	mov.w	sl, #6
    1646:	e76d      	b.n	1524 <process_event+0x5c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1648:	462b      	mov	r3, r5
    164a:	e787      	b.n	155c <process_event+0x94>
			if (transit != NULL) {
    164c:	f1b9 0f00 	cmp.w	r9, #0
    1650:	d1d1      	bne.n	15f6 <process_event+0x12e>
	__asm__ volatile(
    1652:	f04f 0320 	mov.w	r3, #32
    1656:	f3ef 8811 	mrs	r8, BASEPRI
    165a:	f383 8812 	msr	BASEPRI_MAX, r3
    165e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    1662:	8b23      	ldrh	r3, [r4, #24]
    1664:	f023 0308 	bic.w	r3, r3, #8
    1668:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    166a:	8b25      	ldrh	r5, [r4, #24]
    166c:	06ea      	lsls	r2, r5, #27
    166e:	d52e      	bpl.n	16ce <process_event+0x206>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1670:	f025 0310 	bic.w	r3, r5, #16
    1674:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    1676:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
    167a:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    167c:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    167e:	2e00      	cmp	r6, #0
    1680:	f6bf af6f 	bge.w	1562 <process_event+0x9a>
	list->head = NULL;
    1684:	2300      	movs	r3, #0
		*clients = mgr->clients;
    1686:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
    1688:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    168c:	f021 0107 	bic.w	r1, r1, #7
    1690:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1694:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1696:	8b21      	ldrh	r1, [r4, #24]
    1698:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    169c:	45aa      	cmp	sl, r5
    169e:	f04f 0900 	mov.w	r9, #0
    16a2:	f47f af3f 	bne.w	1524 <process_event+0x5c>
		    || !sys_slist_is_empty(&clients)
    16a6:	2f00      	cmp	r7, #0
    16a8:	d09b      	beq.n	15e2 <process_event+0x11a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    16aa:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    16ae:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
    16b0:	f388 8811 	msr	BASEPRI, r8
    16b4:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
    16b8:	2f00      	cmp	r7, #0
    16ba:	d0c7      	beq.n	164c <process_event+0x184>
	return node->next;
    16bc:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
    16be:	4639      	mov	r1, r7
    16c0:	4633      	mov	r3, r6
    16c2:	4652      	mov	r2, sl
    16c4:	4620      	mov	r0, r4
    16c6:	f007 fdfc 	bl	92c2 <notify_one>
	list->head = node;
    16ca:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
    16cc:	e7f4      	b.n	16b8 <process_event+0x1f0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    16ce:	06ab      	lsls	r3, r5, #26
    16d0:	f57f af1a 	bpl.w	1508 <process_event+0x40>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    16d4:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    16d8:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    16da:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    16de:	e6ff      	b.n	14e0 <process_event+0x18>
    16e0:	000092ef 	.word	0x000092ef

000016e4 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
    16e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    16e8:	4681      	mov	r9, r0
    16ea:	b095      	sub	sp, #84	; 0x54
    16ec:	468b      	mov	fp, r1
    16ee:	4617      	mov	r7, r2
    16f0:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    16f2:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    16f4:	7838      	ldrb	r0, [r7, #0]
    16f6:	b908      	cbnz	r0, 16fc <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
    16f8:	4628      	mov	r0, r5
    16fa:	e358      	b.n	1dae <CONFIG_USB_DEVICE_VID+0x499>
			OUTC(*fp++);
    16fc:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
    16fe:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    1700:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
    1702:	d006      	beq.n	1712 <z_cbvprintf_impl+0x2e>
			OUTC('%');
    1704:	4659      	mov	r1, fp
    1706:	47c8      	blx	r9
    1708:	2800      	cmp	r0, #0
    170a:	f2c0 8350 	blt.w	1dae <CONFIG_USB_DEVICE_VID+0x499>
    170e:	3501      	adds	r5, #1
		if (bps == NULL) {
    1710:	e1fb      	b.n	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
		} state = {
    1712:	2218      	movs	r2, #24
    1714:	2100      	movs	r1, #0
    1716:	a80e      	add	r0, sp, #56	; 0x38
    1718:	f008 f96a 	bl	99f0 <memset>
	if (*sp == '%') {
    171c:	787b      	ldrb	r3, [r7, #1]
    171e:	2b25      	cmp	r3, #37	; 0x25
    1720:	d07d      	beq.n	181e <z_cbvprintf_impl+0x13a>
    1722:	2300      	movs	r3, #0
    1724:	1c78      	adds	r0, r7, #1
    1726:	4698      	mov	r8, r3
    1728:	469e      	mov	lr, r3
    172a:	469c      	mov	ip, r3
    172c:	461e      	mov	r6, r3
    172e:	4601      	mov	r1, r0
		switch (*sp) {
    1730:	f810 2b01 	ldrb.w	r2, [r0], #1
    1734:	2a2b      	cmp	r2, #43	; 0x2b
    1736:	f000 80a1 	beq.w	187c <z_cbvprintf_impl+0x198>
    173a:	f200 8098 	bhi.w	186e <z_cbvprintf_impl+0x18a>
    173e:	2a20      	cmp	r2, #32
    1740:	f000 809f 	beq.w	1882 <z_cbvprintf_impl+0x19e>
    1744:	2a23      	cmp	r2, #35	; 0x23
    1746:	f000 809f 	beq.w	1888 <z_cbvprintf_impl+0x1a4>
    174a:	b12b      	cbz	r3, 1758 <z_cbvprintf_impl+0x74>
    174c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1754:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    1758:	f1b8 0f00 	cmp.w	r8, #0
    175c:	d005      	beq.n	176a <z_cbvprintf_impl+0x86>
    175e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1762:	f043 0320 	orr.w	r3, r3, #32
    1766:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    176a:	f1be 0f00 	cmp.w	lr, #0
    176e:	d005      	beq.n	177c <z_cbvprintf_impl+0x98>
    1770:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1774:	f043 0310 	orr.w	r3, r3, #16
    1778:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    177c:	f1bc 0f00 	cmp.w	ip, #0
    1780:	d005      	beq.n	178e <z_cbvprintf_impl+0xaa>
    1782:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1786:	f043 0308 	orr.w	r3, r3, #8
    178a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    178e:	b12e      	cbz	r6, 179c <z_cbvprintf_impl+0xb8>
    1790:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1794:	f043 0304 	orr.w	r3, r3, #4
    1798:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
    179c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    17a0:	f003 0044 	and.w	r0, r3, #68	; 0x44
    17a4:	2844      	cmp	r0, #68	; 0x44
    17a6:	d103      	bne.n	17b0 <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
    17a8:	f36f 1386 	bfc	r3, #6, #1
    17ac:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
    17b0:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
    17b4:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
    17b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    17ba:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
    17be:	d17f      	bne.n	18c0 <z_cbvprintf_impl+0x1dc>
		conv->width_star = true;
    17c0:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    17c4:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
    17c8:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
    17ca:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
    17ce:	781a      	ldrb	r2, [r3, #0]
    17d0:	2a2e      	cmp	r2, #46	; 0x2e
    17d2:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    17d6:	bf0c      	ite	eq
    17d8:	2101      	moveq	r1, #1
    17da:	2100      	movne	r1, #0
    17dc:	f361 0241 	bfi	r2, r1, #1, #1
    17e0:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
    17e4:	d178      	bne.n	18d8 <z_cbvprintf_impl+0x1f4>
	if (*sp == '*') {
    17e6:	785a      	ldrb	r2, [r3, #1]
    17e8:	2a2a      	cmp	r2, #42	; 0x2a
    17ea:	d06e      	beq.n	18ca <z_cbvprintf_impl+0x1e6>
	++sp;
    17ec:	3301      	adds	r3, #1
	size_t val = 0;
    17ee:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    17f0:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    17f4:	4619      	mov	r1, r3
    17f6:	f811 0b01 	ldrb.w	r0, [r1], #1
    17fa:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    17fe:	2e09      	cmp	r6, #9
    1800:	f240 8095 	bls.w	192e <CONFIG_USB_DEVICE_VID+0x19>
	conv->unsupported |= ((conv->prec_value < 0)
    1804:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
    1808:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
    180a:	f3c1 0040 	ubfx	r0, r1, #1, #1
    180e:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
    1812:	460a      	mov	r2, r1
    1814:	f360 0241 	bfi	r2, r0, #1, #1
    1818:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
    181c:	e05c      	b.n	18d8 <z_cbvprintf_impl+0x1f4>
		conv->specifier = *sp++;
    181e:	1cba      	adds	r2, r7, #2
    1820:	9203      	str	r2, [sp, #12]
    1822:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
    1826:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
    182a:	07da      	lsls	r2, r3, #31
    182c:	f140 812e 	bpl.w	1a8c <CONFIG_USB_DEVICE_VID+0x177>
			width = va_arg(ap, int);
    1830:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
    1834:	f1b8 0f00 	cmp.w	r8, #0
    1838:	da07      	bge.n	184a <z_cbvprintf_impl+0x166>
				conv->flag_dash = true;
    183a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    183e:	f042 0204 	orr.w	r2, r2, #4
    1842:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				width = -width;
    1846:	f1c8 0800 	rsb	r8, r8, #0
		if (conv->prec_star) {
    184a:	075e      	lsls	r6, r3, #29
    184c:	f140 8127 	bpl.w	1a9e <CONFIG_USB_DEVICE_VID+0x189>
			int arg = va_arg(ap, int);
    1850:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
    1854:	f1ba 0f00 	cmp.w	sl, #0
    1858:	f280 8126 	bge.w	1aa8 <CONFIG_USB_DEVICE_VID+0x193>
				conv->prec_present = false;
    185c:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
    1860:	f36f 0341 	bfc	r3, #1, #1
    1864:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
    1868:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    186c:	e11c      	b.n	1aa8 <CONFIG_USB_DEVICE_VID+0x193>
		switch (*sp) {
    186e:	2a2d      	cmp	r2, #45	; 0x2d
    1870:	d00d      	beq.n	188e <z_cbvprintf_impl+0x1aa>
    1872:	2a30      	cmp	r2, #48	; 0x30
    1874:	f47f af69 	bne.w	174a <z_cbvprintf_impl+0x66>
    1878:	2301      	movs	r3, #1
	} while (loop);
    187a:	e758      	b.n	172e <z_cbvprintf_impl+0x4a>
		switch (*sp) {
    187c:	f04f 0c01 	mov.w	ip, #1
    1880:	e755      	b.n	172e <z_cbvprintf_impl+0x4a>
    1882:	f04f 0e01 	mov.w	lr, #1
    1886:	e752      	b.n	172e <z_cbvprintf_impl+0x4a>
    1888:	f04f 0801 	mov.w	r8, #1
    188c:	e74f      	b.n	172e <z_cbvprintf_impl+0x4a>
    188e:	2601      	movs	r6, #1
    1890:	e74d      	b.n	172e <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
    1892:	fb0e 6202 	mla	r2, lr, r2, r6
    1896:	3a30      	subs	r2, #48	; 0x30
    1898:	4603      	mov	r3, r0
    189a:	4618      	mov	r0, r3
    189c:	f810 6b01 	ldrb.w	r6, [r0], #1
    18a0:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    18a4:	f1bc 0f09 	cmp.w	ip, #9
    18a8:	d9f3      	bls.n	1892 <z_cbvprintf_impl+0x1ae>
	if (sp != wp) {
    18aa:	4299      	cmp	r1, r3
    18ac:	d08f      	beq.n	17ce <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    18ae:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
    18b2:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
    18b4:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    18b6:	f362 0141 	bfi	r1, r2, #1, #1
    18ba:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
    18be:	e786      	b.n	17ce <z_cbvprintf_impl+0xea>
    18c0:	460b      	mov	r3, r1
	size_t val = 0;
    18c2:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    18c4:	f04f 0e0a 	mov.w	lr, #10
    18c8:	e7e7      	b.n	189a <z_cbvprintf_impl+0x1b6>
		conv->prec_star = true;
    18ca:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    18ce:	f042 0204 	orr.w	r2, r2, #4
    18d2:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		return ++sp;
    18d6:	3302      	adds	r3, #2
	switch (*sp) {
    18d8:	781a      	ldrb	r2, [r3, #0]
    18da:	2a6c      	cmp	r2, #108	; 0x6c
    18dc:	d047      	beq.n	196e <CONFIG_USB_DEVICE_VID+0x59>
    18de:	d82b      	bhi.n	1938 <CONFIG_USB_DEVICE_VID+0x23>
    18e0:	2a68      	cmp	r2, #104	; 0x68
    18e2:	d031      	beq.n	1948 <CONFIG_USB_DEVICE_VID+0x33>
    18e4:	2a6a      	cmp	r2, #106	; 0x6a
    18e6:	d04b      	beq.n	1980 <CONFIG_USB_DEVICE_VID+0x6b>
    18e8:	2a4c      	cmp	r2, #76	; 0x4c
    18ea:	d051      	beq.n	1990 <CONFIG_USB_DEVICE_VID+0x7b>
	conv->specifier = *sp++;
    18ec:	461a      	mov	r2, r3
    18ee:	f812 3b01 	ldrb.w	r3, [r2], #1
    18f2:	9203      	str	r2, [sp, #12]
	switch (conv->specifier) {
    18f4:	2b78      	cmp	r3, #120	; 0x78
		if (conv->length_mod == LENGTH_UPPER_L) {
    18f6:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	conv->specifier = *sp++;
    18fa:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
	switch (conv->specifier) {
    18fe:	f200 80be 	bhi.w	1a7e <CONFIG_USB_DEVICE_VID+0x169>
    1902:	2b6d      	cmp	r3, #109	; 0x6d
    1904:	d851      	bhi.n	19aa <CONFIG_USB_DEVICE_VID+0x95>
    1906:	2b69      	cmp	r3, #105	; 0x69
    1908:	f200 80b9 	bhi.w	1a7e <CONFIG_USB_DEVICE_VID+0x169>
    190c:	2b57      	cmp	r3, #87	; 0x57
    190e:	d867      	bhi.n	19e0 <CONFIG_USB_DEVICE_VID+0xcb>
    1910:	2b41      	cmp	r3, #65	; 0x41
    1912:	d003      	beq.n	191c <CONFIG_USB_DEVICE_VID+0x7>
    1914:	3b45      	subs	r3, #69	; 0x45
    1916:	2b02      	cmp	r3, #2
    1918:	f200 80b1 	bhi.w	1a7e <CONFIG_USB_DEVICE_VID+0x169>
		conv->specifier_cat = SPECIFIER_FP;
    191c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1920:	2204      	movs	r2, #4
    1922:	f362 0302 	bfi	r3, r2, #0, #3
    1926:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
    192a:	2301      	movs	r3, #1
			break;
    192c:	e073      	b.n	1a16 <CONFIG_USB_DEVICE_VID+0x101>
		val = 10U * val + *sp++ - '0';
    192e:	fb0c 0202 	mla	r2, ip, r2, r0
    1932:	3a30      	subs	r2, #48	; 0x30
    1934:	460b      	mov	r3, r1
    1936:	e75d      	b.n	17f4 <z_cbvprintf_impl+0x110>
	switch (*sp) {
    1938:	2a74      	cmp	r2, #116	; 0x74
    193a:	d025      	beq.n	1988 <CONFIG_USB_DEVICE_VID+0x73>
    193c:	2a7a      	cmp	r2, #122	; 0x7a
    193e:	d1d5      	bne.n	18ec <z_cbvprintf_impl+0x208>
		conv->length_mod = LENGTH_Z;
    1940:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1944:	2106      	movs	r1, #6
    1946:	e00c      	b.n	1962 <CONFIG_USB_DEVICE_VID+0x4d>
		if (*++sp == 'h') {
    1948:	785a      	ldrb	r2, [r3, #1]
    194a:	2a68      	cmp	r2, #104	; 0x68
    194c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1950:	d106      	bne.n	1960 <CONFIG_USB_DEVICE_VID+0x4b>
			conv->length_mod = LENGTH_HH;
    1952:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1954:	f361 02c6 	bfi	r2, r1, #3, #4
    1958:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
    195c:	3302      	adds	r3, #2
    195e:	e7c5      	b.n	18ec <z_cbvprintf_impl+0x208>
			conv->length_mod = LENGTH_H;
    1960:	2102      	movs	r1, #2
    1962:	f361 02c6 	bfi	r2, r1, #3, #4
    1966:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
    196a:	3301      	adds	r3, #1
    196c:	e7be      	b.n	18ec <z_cbvprintf_impl+0x208>
		if (*++sp == 'l') {
    196e:	785a      	ldrb	r2, [r3, #1]
    1970:	2a6c      	cmp	r2, #108	; 0x6c
    1972:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1976:	d101      	bne.n	197c <CONFIG_USB_DEVICE_VID+0x67>
			conv->length_mod = LENGTH_LL;
    1978:	2104      	movs	r1, #4
    197a:	e7eb      	b.n	1954 <CONFIG_USB_DEVICE_VID+0x3f>
			conv->length_mod = LENGTH_L;
    197c:	2103      	movs	r1, #3
    197e:	e7f0      	b.n	1962 <CONFIG_USB_DEVICE_VID+0x4d>
		conv->length_mod = LENGTH_J;
    1980:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1984:	2105      	movs	r1, #5
    1986:	e7ec      	b.n	1962 <CONFIG_USB_DEVICE_VID+0x4d>
		conv->length_mod = LENGTH_T;
    1988:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    198c:	2107      	movs	r1, #7
    198e:	e7e8      	b.n	1962 <CONFIG_USB_DEVICE_VID+0x4d>
		conv->unsupported = true;
    1990:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
    1994:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    1998:	f022 0202 	bic.w	r2, r2, #2
    199c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    19a0:	f042 0202 	orr.w	r2, r2, #2
    19a4:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
    19a8:	e7df      	b.n	196a <CONFIG_USB_DEVICE_VID+0x55>
	switch (conv->specifier) {
    19aa:	3b6e      	subs	r3, #110	; 0x6e
    19ac:	b2d9      	uxtb	r1, r3
    19ae:	2301      	movs	r3, #1
    19b0:	408b      	lsls	r3, r1
    19b2:	f240 4182 	movw	r1, #1154	; 0x482
    19b6:	420b      	tst	r3, r1
    19b8:	d137      	bne.n	1a2a <CONFIG_USB_DEVICE_VID+0x115>
    19ba:	f013 0f24 	tst.w	r3, #36	; 0x24
    19be:	d151      	bne.n	1a64 <CONFIG_USB_DEVICE_VID+0x14f>
    19c0:	07d8      	lsls	r0, r3, #31
    19c2:	d55c      	bpl.n	1a7e <CONFIG_USB_DEVICE_VID+0x169>
		conv->specifier_cat = SPECIFIER_PTR;
    19c4:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    19c8:	2103      	movs	r1, #3
    19ca:	f361 0302 	bfi	r3, r1, #0, #3
    19ce:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    19d2:	f002 0378 	and.w	r3, r2, #120	; 0x78
    19d6:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
    19da:	424b      	negs	r3, r1
    19dc:	414b      	adcs	r3, r1
    19de:	e01a      	b.n	1a16 <CONFIG_USB_DEVICE_VID+0x101>
	switch (conv->specifier) {
    19e0:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
    19e4:	b2c9      	uxtb	r1, r1
    19e6:	2001      	movs	r0, #1
    19e8:	fa00 f101 	lsl.w	r1, r0, r1
    19ec:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    19f0:	d194      	bne.n	191c <CONFIG_USB_DEVICE_VID+0x7>
    19f2:	f640 0601 	movw	r6, #2049	; 0x801
    19f6:	4231      	tst	r1, r6
    19f8:	d11d      	bne.n	1a36 <CONFIG_USB_DEVICE_VID+0x121>
    19fa:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    19fe:	d03e      	beq.n	1a7e <CONFIG_USB_DEVICE_VID+0x169>
		conv->specifier_cat = SPECIFIER_SINT;
    1a00:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1a04:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1a08:	f002 0278 	and.w	r2, r2, #120	; 0x78
    1a0c:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
    1a0e:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    1a12:	d034      	beq.n	1a7e <CONFIG_USB_DEVICE_VID+0x169>
	bool unsupported = false;
    1a14:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
    1a16:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    1a1a:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1a1e:	430b      	orrs	r3, r1
    1a20:	f363 0241 	bfi	r2, r3, #1, #1
    1a24:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
    1a28:	e6fd      	b.n	1826 <z_cbvprintf_impl+0x142>
		conv->specifier_cat = SPECIFIER_UINT;
    1a2a:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1a2e:	2102      	movs	r1, #2
    1a30:	f361 0302 	bfi	r3, r1, #0, #3
    1a34:	e7e8      	b.n	1a08 <CONFIG_USB_DEVICE_VID+0xf3>
    1a36:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
    1a3a:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
    1a3c:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    1a40:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1a44:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1a46:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
    1a4a:	bf02      	ittt	eq
    1a4c:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
    1a50:	f041 0101 	orreq.w	r1, r1, #1
    1a54:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
    1a58:	2b63      	cmp	r3, #99	; 0x63
    1a5a:	d1db      	bne.n	1a14 <CONFIG_USB_DEVICE_VID+0xff>
			unsupported = (conv->length_mod != LENGTH_NONE);
    1a5c:	1e13      	subs	r3, r2, #0
    1a5e:	bf18      	it	ne
    1a60:	2301      	movne	r3, #1
    1a62:	e7d8      	b.n	1a16 <CONFIG_USB_DEVICE_VID+0x101>
		conv->specifier_cat = SPECIFIER_PTR;
    1a64:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1a68:	2103      	movs	r1, #3
    1a6a:	f361 0302 	bfi	r3, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
    1a6e:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1a72:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
    1a76:	bf14      	ite	ne
    1a78:	2301      	movne	r3, #1
    1a7a:	2300      	moveq	r3, #0
    1a7c:	e7cb      	b.n	1a16 <CONFIG_USB_DEVICE_VID+0x101>
		conv->invalid = true;
    1a7e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1a82:	f043 0301 	orr.w	r3, r3, #1
    1a86:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
    1a8a:	e7c3      	b.n	1a14 <CONFIG_USB_DEVICE_VID+0xff>
		} else if (conv->width_present) {
    1a8c:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
    1a90:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1a92:	bfb4      	ite	lt
    1a94:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
		int width = -1;
    1a98:	f04f 38ff 	movge.w	r8, #4294967295	; 0xffffffff
    1a9c:	e6d5      	b.n	184a <z_cbvprintf_impl+0x166>
		} else if (conv->prec_present) {
    1a9e:	0798      	lsls	r0, r3, #30
    1aa0:	f57f aee2 	bpl.w	1868 <z_cbvprintf_impl+0x184>
			precision = conv->prec_value;
    1aa4:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
			= (enum length_mod_enum)conv->length_mod;
    1aa8:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		conv->pad0_value = 0;
    1aac:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1aae:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
    1ab2:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		enum specifier_cat_enum specifier_cat
    1ab6:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    1aba:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    1abc:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1ac0:	d133      	bne.n	1b2a <CONFIG_USB_DEVICE_VID+0x215>
			switch (length_mod) {
    1ac2:	1ecb      	subs	r3, r1, #3
    1ac4:	2b04      	cmp	r3, #4
    1ac6:	d804      	bhi.n	1ad2 <CONFIG_USB_DEVICE_VID+0x1bd>
    1ac8:	e8df f003 	tbb	[pc, r3]
    1acc:	21464621 	.word	0x21464621
    1ad0:	21          	.byte	0x21
    1ad1:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    1ad2:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    1ad4:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    1ad6:	ea4f 72e3 	mov.w	r2, r3, asr #31
    1ada:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    1ade:	d11c      	bne.n	1b1a <CONFIG_USB_DEVICE_VID+0x205>
				value->sint = (signed char)value->sint;
    1ae0:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
    1ae4:	17da      	asrs	r2, r3, #31
    1ae6:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
    1aea:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    1aec:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1af0:	f013 0603 	ands.w	r6, r3, #3
    1af4:	d050      	beq.n	1b98 <CONFIG_USB_DEVICE_VID+0x283>
			OUTS(sp, fp);
    1af6:	9b03      	ldr	r3, [sp, #12]
    1af8:	463a      	mov	r2, r7
    1afa:	4659      	mov	r1, fp
    1afc:	4648      	mov	r0, r9
    1afe:	f007 fd14 	bl	952a <outs>
    1b02:	2800      	cmp	r0, #0
    1b04:	f2c0 8153 	blt.w	1dae <CONFIG_USB_DEVICE_VID+0x499>
    1b08:	4405      	add	r5, r0
			continue;
    1b0a:	9f03      	ldr	r7, [sp, #12]
    1b0c:	e5f2      	b.n	16f4 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1b0e:	f854 3b04 	ldr.w	r3, [r4], #4
    1b12:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    1b14:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
    1b18:	e7e8      	b.n	1aec <CONFIG_USB_DEVICE_VID+0x1d7>
			} else if (length_mod == LENGTH_H) {
    1b1a:	2902      	cmp	r1, #2
    1b1c:	d1e5      	bne.n	1aea <CONFIG_USB_DEVICE_VID+0x1d5>
				value->sint = (short)value->sint;
    1b1e:	b21a      	sxth	r2, r3
    1b20:	f343 33c0 	sbfx	r3, r3, #15, #1
    1b24:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    1b28:	e7df      	b.n	1aea <CONFIG_USB_DEVICE_VID+0x1d5>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1b2a:	2b02      	cmp	r3, #2
    1b2c:	d124      	bne.n	1b78 <CONFIG_USB_DEVICE_VID+0x263>
			switch (length_mod) {
    1b2e:	1ecb      	subs	r3, r1, #3
    1b30:	2b04      	cmp	r3, #4
    1b32:	d804      	bhi.n	1b3e <CONFIG_USB_DEVICE_VID+0x229>
    1b34:	e8df f003 	tbb	[pc, r3]
    1b38:	18101018 	.word	0x18101018
    1b3c:	18          	.byte	0x18
    1b3d:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    1b3e:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
    1b40:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    1b44:	f04f 0200 	mov.w	r2, #0
    1b48:	d014      	beq.n	1b74 <CONFIG_USB_DEVICE_VID+0x25f>
			} else if (length_mod == LENGTH_H) {
    1b4a:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    1b4c:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
    1b50:	d1cc      	bne.n	1aec <CONFIG_USB_DEVICE_VID+0x1d7>
				value->uint = (unsigned short)value->uint;
    1b52:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    1b54:	930e      	str	r3, [sp, #56]	; 0x38
    1b56:	e7c9      	b.n	1aec <CONFIG_USB_DEVICE_VID+0x1d7>
					(uint_value_type)va_arg(ap,
    1b58:	3407      	adds	r4, #7
    1b5a:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    1b5e:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    1b62:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    1b66:	e7c1      	b.n	1aec <CONFIG_USB_DEVICE_VID+0x1d7>
					(uint_value_type)va_arg(ap, size_t);
    1b68:	f854 3b04 	ldr.w	r3, [r4], #4
    1b6c:	930e      	str	r3, [sp, #56]	; 0x38
    1b6e:	2300      	movs	r3, #0
    1b70:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
    1b72:	e7bb      	b.n	1aec <CONFIG_USB_DEVICE_VID+0x1d7>
				value->uint = (unsigned char)value->uint;
    1b74:	b2db      	uxtb	r3, r3
    1b76:	e7cd      	b.n	1b14 <CONFIG_USB_DEVICE_VID+0x1ff>
		} else if (specifier_cat == SPECIFIER_FP) {
    1b78:	2b04      	cmp	r3, #4
    1b7a:	d108      	bne.n	1b8e <CONFIG_USB_DEVICE_VID+0x279>
					(sint_value_type)va_arg(ap, long long);
    1b7c:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    1b7e:	f024 0407 	bic.w	r4, r4, #7
    1b82:	e9d4 2300 	ldrd	r2, r3, [r4]
    1b86:	3408      	adds	r4, #8
    1b88:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    1b8c:	e7ae      	b.n	1aec <CONFIG_USB_DEVICE_VID+0x1d7>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1b8e:	2b03      	cmp	r3, #3
    1b90:	d1ac      	bne.n	1aec <CONFIG_USB_DEVICE_VID+0x1d7>
			value->ptr = va_arg(ap, void *);
    1b92:	f854 3b04 	ldr.w	r3, [r4], #4
    1b96:	e7dd      	b.n	1b54 <CONFIG_USB_DEVICE_VID+0x23f>
		switch (conv->specifier) {
    1b98:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    1b9c:	2878      	cmp	r0, #120	; 0x78
    1b9e:	d8b4      	bhi.n	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
    1ba0:	2862      	cmp	r0, #98	; 0x62
    1ba2:	d81c      	bhi.n	1bde <CONFIG_USB_DEVICE_VID+0x2c9>
    1ba4:	2825      	cmp	r0, #37	; 0x25
    1ba6:	f43f adad 	beq.w	1704 <z_cbvprintf_impl+0x20>
    1baa:	2858      	cmp	r0, #88	; 0x58
    1bac:	d1ad      	bne.n	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
			bps = encode_uint(value->uint, conv, buf, bpe);
    1bae:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1bb2:	9300      	str	r3, [sp, #0]
    1bb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
    1bb8:	ab08      	add	r3, sp, #32
    1bba:	aa10      	add	r2, sp, #64	; 0x40
    1bbc:	f007 fc6f 	bl	949e <encode_uint>
			if (precision >= 0) {
    1bc0:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
    1bc4:	4607      	mov	r7, r0
			if (precision >= 0) {
    1bc6:	f280 809a 	bge.w	1cfe <CONFIG_USB_DEVICE_VID+0x3e9>
		if (bps == NULL) {
    1bca:	2f00      	cmp	r7, #0
    1bcc:	d09d      	beq.n	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
		size_t nj_len = (bpe - bps);
    1bce:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1bd2:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
    1bd4:	2e00      	cmp	r6, #0
    1bd6:	f000 80c1 	beq.w	1d5c <CONFIG_USB_DEVICE_VID+0x447>
			nj_len += 1U;
    1bda:	3001      	adds	r0, #1
    1bdc:	e0be      	b.n	1d5c <CONFIG_USB_DEVICE_VID+0x447>
		switch (conv->specifier) {
    1bde:	3863      	subs	r0, #99	; 0x63
    1be0:	2815      	cmp	r0, #21
    1be2:	d892      	bhi.n	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
    1be4:	a201      	add	r2, pc, #4	; (adr r2, 1bec <CONFIG_USB_DEVICE_VID+0x2d7>)
    1be6:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    1bea:	bf00      	nop
    1bec:	00001cc1 	.word	0x00001cc1
    1bf0:	00001cd3 	.word	0x00001cd3
    1bf4:	00001b0b 	.word	0x00001b0b
    1bf8:	00001b0b 	.word	0x00001b0b
    1bfc:	00001b0b 	.word	0x00001b0b
    1c00:	00001b0b 	.word	0x00001b0b
    1c04:	00001cd3 	.word	0x00001cd3
    1c08:	00001b0b 	.word	0x00001b0b
    1c0c:	00001b0b 	.word	0x00001b0b
    1c10:	00001b0b 	.word	0x00001b0b
    1c14:	00001b0b 	.word	0x00001b0b
    1c18:	00001d61 	.word	0x00001d61
    1c1c:	00001cf9 	.word	0x00001cf9
    1c20:	00001d1f 	.word	0x00001d1f
    1c24:	00001b0b 	.word	0x00001b0b
    1c28:	00001b0b 	.word	0x00001b0b
    1c2c:	00001c45 	.word	0x00001c45
    1c30:	00001b0b 	.word	0x00001b0b
    1c34:	00001cf9 	.word	0x00001cf9
    1c38:	00001b0b 	.word	0x00001b0b
    1c3c:	00001b0b 	.word	0x00001b0b
    1c40:	00001cf9 	.word	0x00001cf9
			if (precision >= 0) {
    1c44:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
    1c48:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
    1c4a:	db35      	blt.n	1cb8 <CONFIG_USB_DEVICE_VID+0x3a3>
				len = strnlen(bps, precision);
    1c4c:	4651      	mov	r1, sl
    1c4e:	4638      	mov	r0, r7
    1c50:	f007 feba 	bl	99c8 <strnlen>
			bpe = bps + len;
    1c54:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
    1c58:	2f00      	cmp	r7, #0
    1c5a:	f43f af56 	beq.w	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
		char sign = 0;
    1c5e:	2600      	movs	r6, #0
		if (conv->altform_0c) {
    1c60:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1c64:	f013 0210 	ands.w	r2, r3, #16
    1c68:	9205      	str	r2, [sp, #20]
    1c6a:	f000 8093 	beq.w	1d94 <CONFIG_USB_DEVICE_VID+0x47f>
			nj_len += 2U;
    1c6e:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    1c70:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
    1c72:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
    1c74:	bf48      	it	mi
    1c76:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
    1c78:	9204      	str	r2, [sp, #16]
    1c7a:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
    1c7c:	bf48      	it	mi
    1c7e:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
    1c80:	f1b8 0f00 	cmp.w	r8, #0
    1c84:	f340 80a0 	ble.w	1dc8 <CONFIG_USB_DEVICE_VID+0x4b3>
			if (!conv->flag_dash) {
    1c88:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
    1c8c:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
    1c90:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1c94:	0750      	lsls	r0, r2, #29
    1c96:	9306      	str	r3, [sp, #24]
    1c98:	f100 8096 	bmi.w	1dc8 <CONFIG_USB_DEVICE_VID+0x4b3>
				if (conv->flag_zero) {
    1c9c:	0651      	lsls	r1, r2, #25
    1c9e:	f140 8089 	bpl.w	1db4 <CONFIG_USB_DEVICE_VID+0x49f>
					if (sign != 0) {
    1ca2:	b13e      	cbz	r6, 1cb4 <CONFIG_USB_DEVICE_VID+0x39f>
						OUTC(sign);
    1ca4:	4659      	mov	r1, fp
    1ca6:	4630      	mov	r0, r6
    1ca8:	47c8      	blx	r9
    1caa:	2800      	cmp	r0, #0
    1cac:	db7f      	blt.n	1dae <CONFIG_USB_DEVICE_VID+0x499>
    1cae:	9b06      	ldr	r3, [sp, #24]
    1cb0:	3501      	adds	r5, #1
    1cb2:	461e      	mov	r6, r3
					pad = '0';
    1cb4:	2230      	movs	r2, #48	; 0x30
    1cb6:	e07e      	b.n	1db6 <CONFIG_USB_DEVICE_VID+0x4a1>
				len = strlen(bps);
    1cb8:	4638      	mov	r0, r7
    1cba:	f007 fe7e 	bl	99ba <strlen>
    1cbe:	e7c9      	b.n	1c54 <CONFIG_USB_DEVICE_VID+0x33f>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1cc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1cc2:	f88d 3020 	strb.w	r3, [sp, #32]
		char sign = 0;
    1cc6:	2600      	movs	r6, #0
			bps = buf;
    1cc8:	af08      	add	r7, sp, #32
			bpe = buf + 1;
    1cca:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
		size_t nj_len = (bpe - bps);
    1cce:	2001      	movs	r0, #1
    1cd0:	e7c6      	b.n	1c60 <CONFIG_USB_DEVICE_VID+0x34b>
			if (conv->flag_plus) {
    1cd2:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
    1cd4:	bf5c      	itt	pl
    1cd6:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    1cda:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
    1cdc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
				sign = '+';
    1ce0:	bf48      	it	mi
    1ce2:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
    1ce4:	2b00      	cmp	r3, #0
    1ce6:	f6bf af62 	bge.w	1bae <CONFIG_USB_DEVICE_VID+0x299>
				value->uint = (uint_value_type)-sint;
    1cea:	4252      	negs	r2, r2
    1cec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1cf0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
				sign = '-';
    1cf4:	262d      	movs	r6, #45	; 0x2d
    1cf6:	e75a      	b.n	1bae <CONFIG_USB_DEVICE_VID+0x299>
		switch (conv->specifier) {
    1cf8:	2600      	movs	r6, #0
    1cfa:	e758      	b.n	1bae <CONFIG_USB_DEVICE_VID+0x299>
		char sign = 0;
    1cfc:	2600      	movs	r6, #0
				conv->flag_zero = false;
    1cfe:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
    1d02:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1d06:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
    1d08:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1d0c:	459a      	cmp	sl, r3
				conv->flag_zero = false;
    1d0e:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
    1d12:	f67f af5a 	bls.w	1bca <CONFIG_USB_DEVICE_VID+0x2b5>
					conv->pad0_value = precision - (int)len;
    1d16:	ebaa 0303 	sub.w	r3, sl, r3
    1d1a:	9311      	str	r3, [sp, #68]	; 0x44
    1d1c:	e755      	b.n	1bca <CONFIG_USB_DEVICE_VID+0x2b5>
			if (value->ptr != NULL) {
    1d1e:	980e      	ldr	r0, [sp, #56]	; 0x38
    1d20:	b390      	cbz	r0, 1d88 <CONFIG_USB_DEVICE_VID+0x473>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1d22:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1d26:	9300      	str	r3, [sp, #0]
    1d28:	aa10      	add	r2, sp, #64	; 0x40
    1d2a:	ab08      	add	r3, sp, #32
    1d2c:	2100      	movs	r1, #0
    1d2e:	f007 fbb6 	bl	949e <encode_uint>
				conv->altform_0c = true;
    1d32:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
    1d36:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1d3a:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1d3e:	f043 0310 	orr.w	r3, r3, #16
			if (precision >= 0) {
    1d42:	f1ba 0f00 	cmp.w	sl, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1d46:	4607      	mov	r7, r0
				conv->altform_0c = true;
    1d48:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
    1d4c:	dad6      	bge.n	1cfc <CONFIG_USB_DEVICE_VID+0x3e7>
		if (bps == NULL) {
    1d4e:	2800      	cmp	r0, #0
    1d50:	f43f aedb 	beq.w	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
		size_t nj_len = (bpe - bps);
    1d54:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1d58:	1a18      	subs	r0, r3, r0
		char sign = 0;
    1d5a:	2600      	movs	r6, #0
    1d5c:	469a      	mov	sl, r3
    1d5e:	e77f      	b.n	1c60 <CONFIG_USB_DEVICE_VID+0x34b>
				store_count(conv, value->ptr, count);
    1d60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
    1d62:	2907      	cmp	r1, #7
    1d64:	f63f aed1 	bhi.w	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
    1d68:	e8df f001 	tbb	[pc, r1]
    1d6c:	0c06040c 	.word	0x0c06040c
    1d70:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    1d74:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
    1d76:	e6c8      	b.n	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
		*(short *)dp = (short)count;
    1d78:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
    1d7a:	e6c6      	b.n	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
		*(intmax_t *)dp = (intmax_t)count;
    1d7c:	17ea      	asrs	r2, r5, #31
    1d7e:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
    1d82:	e6c2      	b.n	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1d84:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
    1d86:	e6c0      	b.n	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
    1d88:	4f2e      	ldr	r7, [pc, #184]	; (1e44 <CONFIG_USB_DEVICE_VID+0x52f>)
		char sign = 0;
    1d8a:	4606      	mov	r6, r0
			bpe = bps + 5;
    1d8c:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
    1d90:	2005      	movs	r0, #5
    1d92:	e765      	b.n	1c60 <CONFIG_USB_DEVICE_VID+0x34b>
		} else if (conv->altform_0) {
    1d94:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    1d96:	bf48      	it	mi
    1d98:	3001      	addmi	r0, #1
    1d9a:	e769      	b.n	1c70 <CONFIG_USB_DEVICE_VID+0x35b>
    1d9c:	9307      	str	r3, [sp, #28]
					OUTC(pad);
    1d9e:	4610      	mov	r0, r2
    1da0:	9206      	str	r2, [sp, #24]
    1da2:	4659      	mov	r1, fp
    1da4:	47c8      	blx	r9
    1da6:	2800      	cmp	r0, #0
    1da8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1dac:	da04      	bge.n	1db8 <CONFIG_USB_DEVICE_VID+0x4a3>
#undef OUTS
#undef OUTC
}
    1dae:	b015      	add	sp, #84	; 0x54
    1db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1db4:	2220      	movs	r2, #32
					pad = '0';
    1db6:	4643      	mov	r3, r8
				while (width-- > 0) {
    1db8:	4619      	mov	r1, r3
    1dba:	2900      	cmp	r1, #0
    1dbc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    1dc0:	dcec      	bgt.n	1d9c <CONFIG_USB_DEVICE_VID+0x487>
    1dc2:	4445      	add	r5, r8
    1dc4:	1a6d      	subs	r5, r5, r1
    1dc6:	4698      	mov	r8, r3
		if (sign != 0) {
    1dc8:	b12e      	cbz	r6, 1dd6 <CONFIG_USB_DEVICE_VID+0x4c1>
			OUTC(sign);
    1dca:	4659      	mov	r1, fp
    1dcc:	4630      	mov	r0, r6
    1dce:	47c8      	blx	r9
    1dd0:	2800      	cmp	r0, #0
    1dd2:	dbec      	blt.n	1dae <CONFIG_USB_DEVICE_VID+0x499>
    1dd4:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1dd6:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1dda:	06da      	lsls	r2, r3, #27
    1ddc:	d401      	bmi.n	1de2 <CONFIG_USB_DEVICE_VID+0x4cd>
    1dde:	071b      	lsls	r3, r3, #28
    1de0:	d505      	bpl.n	1dee <CONFIG_USB_DEVICE_VID+0x4d9>
				OUTC('0');
    1de2:	4659      	mov	r1, fp
    1de4:	2030      	movs	r0, #48	; 0x30
    1de6:	47c8      	blx	r9
    1de8:	2800      	cmp	r0, #0
    1dea:	dbe0      	blt.n	1dae <CONFIG_USB_DEVICE_VID+0x499>
    1dec:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1dee:	9b05      	ldr	r3, [sp, #20]
    1df0:	b133      	cbz	r3, 1e00 <CONFIG_USB_DEVICE_VID+0x4eb>
				OUTC(conv->specifier);
    1df2:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    1df6:	4659      	mov	r1, fp
    1df8:	47c8      	blx	r9
    1dfa:	2800      	cmp	r0, #0
    1dfc:	dbd7      	blt.n	1dae <CONFIG_USB_DEVICE_VID+0x499>
    1dfe:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1e00:	9e04      	ldr	r6, [sp, #16]
    1e02:	442e      	add	r6, r5
    1e04:	e005      	b.n	1e12 <CONFIG_USB_DEVICE_VID+0x4fd>
				OUTC('0');
    1e06:	4659      	mov	r1, fp
    1e08:	2030      	movs	r0, #48	; 0x30
    1e0a:	47c8      	blx	r9
    1e0c:	2800      	cmp	r0, #0
    1e0e:	dbce      	blt.n	1dae <CONFIG_USB_DEVICE_VID+0x499>
    1e10:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1e12:	1b73      	subs	r3, r6, r5
    1e14:	2b00      	cmp	r3, #0
    1e16:	dcf6      	bgt.n	1e06 <CONFIG_USB_DEVICE_VID+0x4f1>
			OUTS(bps, bpe);
    1e18:	4653      	mov	r3, sl
    1e1a:	463a      	mov	r2, r7
    1e1c:	4659      	mov	r1, fp
    1e1e:	4648      	mov	r0, r9
    1e20:	f007 fb83 	bl	952a <outs>
    1e24:	2800      	cmp	r0, #0
    1e26:	dbc2      	blt.n	1dae <CONFIG_USB_DEVICE_VID+0x499>
    1e28:	4405      	add	r5, r0
		while (width > 0) {
    1e2a:	44a8      	add	r8, r5
    1e2c:	eba8 0305 	sub.w	r3, r8, r5
    1e30:	2b00      	cmp	r3, #0
    1e32:	f77f ae6a 	ble.w	1b0a <CONFIG_USB_DEVICE_VID+0x1f5>
			OUTC(' ');
    1e36:	4659      	mov	r1, fp
    1e38:	2020      	movs	r0, #32
    1e3a:	47c8      	blx	r9
    1e3c:	2800      	cmp	r0, #0
    1e3e:	dbb6      	blt.n	1dae <CONFIG_USB_DEVICE_VID+0x499>
    1e40:	3501      	adds	r5, #1
			--width;
    1e42:	e7f3      	b.n	1e2c <CONFIG_USB_DEVICE_VID+0x517>
    1e44:	0000aec2 	.word	0x0000aec2

00001e48 <sys_reboot>:
#include <zephyr/sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    1e48:	b508      	push	{r3, lr}
    1e4a:	4604      	mov	r4, r0
	__asm__ volatile(
    1e4c:	f04f 0220 	mov.w	r2, #32
    1e50:	f3ef 8311 	mrs	r3, BASEPRI
    1e54:	f382 8812 	msr	BASEPRI_MAX, r2
    1e58:	f3bf 8f6f 	isb	sy
	sys_cache_instr_disable();
#endif /* CONFIG_ICACHE */
#endif /* CONFIG_ARCH_CACHE */

	if (IS_ENABLED(CONFIG_SYSTEM_TIMER_HAS_DISABLE_SUPPORT)) {
		sys_clock_disable();
    1e5c:	f003 fbae 	bl	55bc <sys_clock_disable>
	}

	sys_arch_reboot(type);
    1e60:	4620      	mov	r0, r4
    1e62:	f001 ff21 	bl	3ca8 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    1e66:	4803      	ldr	r0, [pc, #12]	; (1e74 <sys_reboot+0x2c>)
    1e68:	f007 f808 	bl	8e7c <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1e6c:	f001 fb0a 	bl	3484 <arch_cpu_idle>
    1e70:	e7fc      	b.n	1e6c <sys_reboot+0x24>
    1e72:	bf00      	nop
    1e74:	0000aec8 	.word	0x0000aec8

00001e78 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    1e78:	f003 bbd2 	b.w	5620 <SystemInit>

00001e7c <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    1e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1e80:	4605      	mov	r5, r0
    1e82:	f04f 0320 	mov.w	r3, #32
    1e86:	f3ef 8611 	mrs	r6, BASEPRI
    1e8a:	f383 8812 	msr	BASEPRI_MAX, r3
    1e8e:	f3bf 8f6f 	isb	sy
	return list->head;
    1e92:	4b0e      	ldr	r3, [pc, #56]	; (1ecc <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1e94:	4f0e      	ldr	r7, [pc, #56]	; (1ed0 <pm_state_notify+0x54>)
    1e96:	681c      	ldr	r4, [r3, #0]
    1e98:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1ed4 <pm_state_notify+0x58>
    1e9c:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1ea0:	b92c      	cbnz	r4, 1eae <pm_state_notify+0x32>
	__asm__ volatile(
    1ea2:	f386 8811 	msr	BASEPRI, r6
    1ea6:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    1eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
    1eae:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    1eb2:	2d00      	cmp	r5, #0
    1eb4:	bf18      	it	ne
    1eb6:	4613      	movne	r3, r2
		if (callback) {
    1eb8:	b12b      	cbz	r3, 1ec6 <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1eba:	f898 2010 	ldrb.w	r2, [r8, #16]
    1ebe:	fb09 f202 	mul.w	r2, r9, r2
    1ec2:	5cb8      	ldrb	r0, [r7, r2]
    1ec4:	4798      	blx	r3
	return node->next;
    1ec6:	6824      	ldr	r4, [r4, #0]
    1ec8:	e7ea      	b.n	1ea0 <pm_state_notify+0x24>
    1eca:	bf00      	nop
    1ecc:	20000708 	.word	0x20000708
    1ed0:	200006fc 	.word	0x200006fc
    1ed4:	200019e0 	.word	0x200019e0

00001ed8 <pm_system_resume>:

void pm_system_resume(void)
{
    1ed8:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
    1eda:	4b19      	ldr	r3, [pc, #100]	; (1f40 <pm_system_resume+0x68>)
    1edc:	7c1c      	ldrb	r4, [r3, #16]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1ede:	f3bf 8f5b 	dmb	ish
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1ee2:	f004 031f 	and.w	r3, r4, #31
    1ee6:	2201      	movs	r2, #1
    1ee8:	409a      	lsls	r2, r3
    1eea:	4b16      	ldr	r3, [pc, #88]	; (1f44 <pm_system_resume+0x6c>)
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1eec:	0961      	lsrs	r1, r4, #5
    1eee:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1ef2:	43d0      	mvns	r0, r2
    1ef4:	e853 1f00 	ldrex	r1, [r3]
    1ef8:	ea01 0500 	and.w	r5, r1, r0
    1efc:	e843 5600 	strex	r6, r5, [r3]
    1f00:	2e00      	cmp	r6, #0
    1f02:	d1f7      	bne.n	1ef4 <pm_system_resume+0x1c>
    1f04:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    1f08:	420a      	tst	r2, r1
    1f0a:	d013      	beq.n	1f34 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
    1f0c:	4b0e      	ldr	r3, [pc, #56]	; (1f48 <pm_system_resume+0x70>)
    1f0e:	4d0f      	ldr	r5, [pc, #60]	; (1f4c <pm_system_resume+0x74>)
    1f10:	b18b      	cbz	r3, 1f36 <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
    1f12:	230c      	movs	r3, #12
    1f14:	4363      	muls	r3, r4
    1f16:	18ea      	adds	r2, r5, r3
    1f18:	5ce8      	ldrb	r0, [r5, r3]
    1f1a:	7851      	ldrb	r1, [r2, #1]
    1f1c:	f007 fd80 	bl	9a20 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    1f20:	2000      	movs	r0, #0
    1f22:	f7ff ffab 	bl	1e7c <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1f26:	230c      	movs	r3, #12
    1f28:	435c      	muls	r4, r3
    1f2a:	192a      	adds	r2, r5, r4
    1f2c:	2300      	movs	r3, #0
    1f2e:	512b      	str	r3, [r5, r4]
    1f30:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    1f34:	bd70      	pop	{r4, r5, r6, pc}
    1f36:	f383 8811 	msr	BASEPRI, r3
    1f3a:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1f3e:	e7ef      	b.n	1f20 <pm_system_resume+0x48>
    1f40:	200019e0 	.word	0x200019e0
    1f44:	20000710 	.word	0x20000710
    1f48:	00009a21 	.word	0x00009a21
    1f4c:	200006fc 	.word	0x200006fc

00001f50 <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
    1f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
    1f54:	4b35      	ldr	r3, [pc, #212]	; (202c <pm_system_suspend+0xdc>)
{
    1f56:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
    1f58:	7c1d      	ldrb	r5, [r3, #16]
	__asm__ volatile(
    1f5a:	f04f 0320 	mov.w	r3, #32
    1f5e:	f3ef 8811 	mrs	r8, BASEPRI
    1f62:	f383 8812 	msr	BASEPRI_MAX, r3
    1f66:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    1f6a:	240c      	movs	r4, #12
    1f6c:	4b30      	ldr	r3, [pc, #192]	; (2030 <pm_system_suspend+0xe0>)
    1f6e:	4e31      	ldr	r6, [pc, #196]	; (2034 <pm_system_suspend+0xe4>)
    1f70:	436c      	muls	r4, r5
    1f72:	191a      	adds	r2, r3, r4
    1f74:	5d19      	ldrb	r1, [r3, r4]
    1f76:	2900      	cmp	r1, #0
    1f78:	d04c      	beq.n	2014 <pm_system_suspend+0xc4>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    1f7a:	ca07      	ldmia	r2, {r0, r1, r2}
    1f7c:	eb06 0c04 	add.w	ip, r6, r4
    1f80:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    1f84:	2200      	movs	r2, #0
    1f86:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
    1f88:	f388 8811 	msr	BASEPRI, r8
    1f8c:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    1f90:	230c      	movs	r3, #12
    1f92:	436b      	muls	r3, r5
    1f94:	18f2      	adds	r2, r6, r3
    1f96:	5cf0      	ldrb	r0, [r6, r3]
    1f98:	2800      	cmp	r0, #0
    1f9a:	d039      	beq.n	2010 <pm_system_suspend+0xc0>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    1f9c:	1c7b      	adds	r3, r7, #1
    1f9e:	d010      	beq.n	1fc2 <pm_system_suspend+0x72>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    1fa0:	f8d2 c008 	ldr.w	ip, [r2, #8]
    1fa4:	4c24      	ldr	r4, [pc, #144]	; (2038 <pm_system_suspend+0xe8>)
    1fa6:	4a25      	ldr	r2, [pc, #148]	; (203c <pm_system_suspend+0xec>)
    1fa8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    1fac:	2100      	movs	r1, #0
    1fae:	fbec 4100 	umlal	r4, r1, ip, r0
    1fb2:	2300      	movs	r3, #0
    1fb4:	4620      	mov	r0, r4
    1fb6:	f7ff f8a3 	bl	1100 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		sys_clock_set_timeout(ticks -
    1fba:	2101      	movs	r1, #1
    1fbc:	1a38      	subs	r0, r7, r0
    1fbe:	f003 fac1 	bl	5544 <sys_clock_set_timeout>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    1fc2:	f006 fa57 	bl	8474 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    1fc6:	2001      	movs	r0, #1
    1fc8:	f7ff ff58 	bl	1e7c <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1fcc:	f3bf 8f5b 	dmb	ish
    1fd0:	4b1b      	ldr	r3, [pc, #108]	; (2040 <pm_system_suspend+0xf0>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    1fd2:	096a      	lsrs	r2, r5, #5
    1fd4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    1fd8:	f005 011f 	and.w	r1, r5, #31
    1fdc:	2201      	movs	r2, #1
    1fde:	408a      	lsls	r2, r1
    1fe0:	e853 0f00 	ldrex	r0, [r3]
    1fe4:	4310      	orrs	r0, r2
    1fe6:	e843 0100 	strex	r1, r0, [r3]
    1fea:	2900      	cmp	r1, #0
    1fec:	d1f8      	bne.n	1fe0 <pm_system_suspend+0x90>
    1fee:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    1ff2:	4b14      	ldr	r3, [pc, #80]	; (2044 <pm_system_suspend+0xf4>)
    1ff4:	b13b      	cbz	r3, 2006 <pm_system_suspend+0xb6>
		pm_state_set(info->state, info->substate_id);
    1ff6:	230c      	movs	r3, #12
    1ff8:	fb03 f005 	mul.w	r0, r3, r5
    1ffc:	1833      	adds	r3, r6, r0
    1ffe:	5c30      	ldrb	r0, [r6, r0]
    2000:	7859      	ldrb	r1, [r3, #1]
    2002:	f007 fd01 	bl	9a08 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    2006:	f7ff ff67 	bl	1ed8 <pm_system_resume>
	k_sched_unlock();
    200a:	f006 fa47 	bl	849c <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
    200e:	2001      	movs	r0, #1
}
    2010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		info = pm_policy_next_state(id, ticks);
    2014:	4601      	mov	r1, r0
    2016:	4628      	mov	r0, r5
    2018:	f000 f816 	bl	2048 <pm_policy_next_state>
		if (info != NULL) {
    201c:	2800      	cmp	r0, #0
    201e:	d0b3      	beq.n	1f88 <pm_system_suspend+0x38>
			z_cpus_pm_state[id] = *info;
    2020:	c807      	ldmia	r0, {r0, r1, r2}
    2022:	4434      	add	r4, r6
    2024:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    2028:	e7ae      	b.n	1f88 <pm_system_suspend+0x38>
    202a:	bf00      	nop
    202c:	200019e0 	.word	0x200019e0
    2030:	200006f0 	.word	0x200006f0
    2034:	200006fc 	.word	0x200006fc
    2038:	000f423f 	.word	0x000f423f
    203c:	000f4240 	.word	0x000f4240
    2040:	20000710 	.word	0x20000710
    2044:	00009a09 	.word	0x00009a09

00002048 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    2048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    204c:	b085      	sub	sp, #20
    204e:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    2050:	a903      	add	r1, sp, #12
    2052:	f000 f843 	bl	20dc <pm_state_cpu_get_all>

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    2056:	4b1e      	ldr	r3, [pc, #120]	; (20d0 <pm_policy_next_state+0x88>)
    2058:	9d03      	ldr	r5, [sp, #12]
    205a:	f8d3 a000 	ldr.w	sl, [r3]
    205e:	f8df 8074 	ldr.w	r8, [pc, #116]	; 20d4 <pm_policy_next_state+0x8c>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    2062:	1e43      	subs	r3, r0, #1
    2064:	b21b      	sxth	r3, r3
    2066:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    206a:	4604      	mov	r4, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    206c:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    2070:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    2074:	f04f 0b00 	mov.w	fp, #0
    2078:	b924      	cbnz	r4, 2084 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    207a:	46a1      	mov	r9, r4
}
    207c:	4648      	mov	r0, r9
    207e:	b005      	add	sp, #20
    2080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2084:	6868      	ldr	r0, [r5, #4]
    2086:	4a14      	ldr	r2, [pc, #80]	; (20d8 <pm_policy_next_state+0x90>)
    2088:	46c4      	mov	ip, r8
    208a:	4659      	mov	r1, fp
    208c:	fbe0 c107 	umlal	ip, r1, r0, r7
    2090:	2300      	movs	r3, #0
    2092:	4660      	mov	r0, ip
    2094:	f7ff f834 	bl	1100 <__aeabi_uldivmod>
    2098:	9001      	str	r0, [sp, #4]
    209a:	68a8      	ldr	r0, [r5, #8]
    209c:	4a0e      	ldr	r2, [pc, #56]	; (20d8 <pm_policy_next_state+0x90>)
    209e:	46c4      	mov	ip, r8
    20a0:	4659      	mov	r1, fp
    20a2:	fbe0 c107 	umlal	ip, r1, r0, r7
    20a6:	2300      	movs	r3, #0
    20a8:	4660      	mov	r0, ip
    20aa:	f7ff f829 	bl	1100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    20ae:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
		const struct pm_state_info *state = &cpu_states[i];
    20b2:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    20b4:	d001      	beq.n	20ba <pm_policy_next_state+0x72>
    20b6:	4582      	cmp	sl, r0
    20b8:	d905      	bls.n	20c6 <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
    20ba:	1c73      	adds	r3, r6, #1
    20bc:	d0de      	beq.n	207c <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
    20be:	9b01      	ldr	r3, [sp, #4]
    20c0:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    20c2:	42b0      	cmp	r0, r6
    20c4:	d9da      	bls.n	207c <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    20c6:	3c01      	subs	r4, #1
    20c8:	b2a4      	uxth	r4, r4
    20ca:	3d0c      	subs	r5, #12
    20cc:	e7d4      	b.n	2078 <pm_policy_next_state+0x30>
    20ce:	bf00      	nop
    20d0:	200000b4 	.word	0x200000b4
    20d4:	000f423f 	.word	0x000f423f
    20d8:	000f4240 	.word	0x000f4240

000020dc <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    20dc:	b908      	cbnz	r0, 20e2 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    20de:	4b02      	ldr	r3, [pc, #8]	; (20e8 <pm_state_cpu_get_all+0xc>)
    20e0:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    20e2:	2000      	movs	r0, #0
    20e4:	4770      	bx	lr
    20e6:	bf00      	nop
    20e8:	0000ab68 	.word	0x0000ab68

000020ec <class_handler>:
 * usb_enable() is no longer needed.
 */

static int class_handler(struct usb_setup_packet *pSetup,
			 int32_t *len, uint8_t **data)
{
    20ec:	b4f0      	push	{r4, r5, r6, r7}
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    20ee:	4b0c      	ldr	r3, [pc, #48]	; (2120 <class_handler+0x34>)
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    20f0:	4e0c      	ldr	r6, [pc, #48]	; (2124 <class_handler+0x38>)
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    20f2:	6a5f      	ldr	r7, [r3, #36]	; 0x24
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    20f4:	4b0c      	ldr	r3, [pc, #48]	; (2128 <class_handler+0x3c>)
    20f6:	42b3      	cmp	r3, r6
    20f8:	d303      	bcc.n	2102 <class_handler+0x16>
			return iface->class_handler(pSetup, len, data);
		}
	}

	return -ENOTSUP;
}
    20fa:	f06f 0085 	mvn.w	r0, #133	; 0x85
    20fe:	bcf0      	pop	{r4, r5, r6, r7}
    2100:	4770      	bx	lr
		if_descr = cfg_data->interface_descriptor;
    2102:	685d      	ldr	r5, [r3, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    2104:	42bd      	cmp	r5, r7
    2106:	d309      	bcc.n	211c <class_handler+0x30>
		if (iface->class_handler &&
    2108:	691c      	ldr	r4, [r3, #16]
    210a:	b13c      	cbz	r4, 211c <class_handler+0x30>
		    if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    210c:	f895 c002 	ldrb.w	ip, [r5, #2]
    2110:	7905      	ldrb	r5, [r0, #4]
		if (iface->class_handler &&
    2112:	45ac      	cmp	ip, r5
    2114:	d102      	bne.n	211c <class_handler+0x30>
			return iface->class_handler(pSetup, len, data);
    2116:	4623      	mov	r3, r4
}
    2118:	bcf0      	pop	{r4, r5, r6, r7}
			return iface->class_handler(pSetup, len, data);
    211a:	4718      	bx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    211c:	3324      	adds	r3, #36	; 0x24
    211e:	e7ea      	b.n	20f6 <class_handler+0xa>
    2120:	20000714 	.word	0x20000714
    2124:	200003cc 	.word	0x200003cc
    2128:	200003a8 	.word	0x200003a8

0000212c <custom_handler>:

static int custom_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    212c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct usb_interface_cfg_data *iface;

	LOG_DBG("bRequest 0x%02x, wIndex 0x%04x",
		pSetup->bRequest, pSetup->wIndex);

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2130:	4c13      	ldr	r4, [pc, #76]	; (2180 <custom_handler+0x54>)
    2132:	f8df 8050 	ldr.w	r8, [pc, #80]	; 2184 <custom_handler+0x58>
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    2136:	f8df 9050 	ldr.w	r9, [pc, #80]	; 2188 <custom_handler+0x5c>
{
    213a:	4605      	mov	r5, r0
    213c:	460e      	mov	r6, r1
    213e:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2140:	4544      	cmp	r4, r8
    2142:	d303      	bcc.n	214c <custom_handler+0x20>
			}
		}
	}

	return -ENOTSUP;
}
    2144:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if_descr = cfg_data->interface_descriptor;
    214c:	6862      	ldr	r2, [r4, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    214e:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
    2152:	429a      	cmp	r2, r3
    2154:	d312      	bcc.n	217c <custom_handler+0x50>
		if (iface->custom_handler == NULL) {
    2156:	69a3      	ldr	r3, [r4, #24]
    2158:	b183      	cbz	r3, 217c <custom_handler+0x50>
		if (if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    215a:	7890      	ldrb	r0, [r2, #2]
    215c:	7929      	ldrb	r1, [r5, #4]
    215e:	4288      	cmp	r0, r1
    2160:	d105      	bne.n	216e <custom_handler+0x42>
			return iface->custom_handler(pSetup, len, data);
    2162:	463a      	mov	r2, r7
    2164:	4631      	mov	r1, r6
    2166:	4628      	mov	r0, r5
}
    2168:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			return iface->custom_handler(pSetup, len, data);
    216c:	4718      	bx	r3
			if (if_descr->bInterfaceClass == USB_BCC_AUDIO) {
    216e:	7952      	ldrb	r2, [r2, #5]
    2170:	2a01      	cmp	r2, #1
    2172:	d103      	bne.n	217c <custom_handler+0x50>
				(void)iface->custom_handler(pSetup, len, data);
    2174:	463a      	mov	r2, r7
    2176:	4631      	mov	r1, r6
    2178:	4628      	mov	r0, r5
    217a:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    217c:	3424      	adds	r4, #36	; 0x24
    217e:	e7df      	b.n	2140 <custom_handler+0x14>
    2180:	200003a8 	.word	0x200003a8
    2184:	200003cc 	.word	0x200003cc
    2188:	20000714 	.word	0x20000714

0000218c <vendor_handler>:

static int vendor_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    218c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if (!usb_handle_os_desc_feature(pSetup, len, data)) {
			return 0;
		}
	}

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2190:	4c0b      	ldr	r4, [pc, #44]	; (21c0 <vendor_handler+0x34>)
    2192:	f8df 8030 	ldr.w	r8, [pc, #48]	; 21c4 <vendor_handler+0x38>
{
    2196:	4605      	mov	r5, r0
    2198:	460e      	mov	r6, r1
    219a:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    219c:	4544      	cmp	r4, r8
    219e:	d302      	bcc.n	21a6 <vendor_handler+0x1a>
				return 0;
			}
		}
	}

	return -ENOTSUP;
    21a0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    21a4:	e009      	b.n	21ba <vendor_handler+0x2e>
		if (iface->vendor_handler) {
    21a6:	6963      	ldr	r3, [r4, #20]
    21a8:	b90b      	cbnz	r3, 21ae <vendor_handler+0x22>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    21aa:	3424      	adds	r4, #36	; 0x24
    21ac:	e7f6      	b.n	219c <vendor_handler+0x10>
			if (!iface->vendor_handler(pSetup, len, data)) {
    21ae:	463a      	mov	r2, r7
    21b0:	4631      	mov	r1, r6
    21b2:	4628      	mov	r0, r5
    21b4:	4798      	blx	r3
    21b6:	2800      	cmp	r0, #0
    21b8:	d1f7      	bne.n	21aa <vendor_handler+0x1e>
}
    21ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    21be:	bf00      	nop
    21c0:	200003a8 	.word	0x200003a8
    21c4:	200003cc 	.word	0x200003cc

000021c8 <disable_endpoint>:
{
    21c8:	b510      	push	{r4, lr}
    21ca:	4604      	mov	r4, r0
	ret = usb_dc_ep_disable(ep_addr);
    21cc:	f007 fc5d 	bl	9a8a <usb_dc_ep_disable>
	if (ret == -EALREADY) {
    21d0:	f110 0f78 	cmn.w	r0, #120	; 0x78
    21d4:	d000      	beq.n	21d8 <disable_endpoint+0x10>
	} else if (ret) {
    21d6:	b950      	cbnz	r0, 21ee <disable_endpoint+0x26>
	usb_dev.ep_bm &= ~ep_bm;
    21d8:	4a05      	ldr	r2, [pc, #20]	; (21f0 <disable_endpoint+0x28>)
	ep_bm = get_ep_bm_from_addr(ep_addr);
    21da:	4620      	mov	r0, r4
    21dc:	f007 fa65 	bl	96aa <get_ep_bm_from_addr>
	usb_dev.ep_bm &= ~ep_bm;
    21e0:	f8d2 30c4 	ldr.w	r3, [r2, #196]	; 0xc4
    21e4:	ea23 0300 	bic.w	r3, r3, r0
    21e8:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	return 0;
    21ec:	2000      	movs	r0, #0
}
    21ee:	bd10      	pop	{r4, pc}
    21f0:	20000714 	.word	0x20000714

000021f4 <usb_reset_alt_setting>:
	memset(usb_dev.alt_setting, 0, ARRAY_SIZE(usb_dev.alt_setting));
    21f4:	4802      	ldr	r0, [pc, #8]	; (2200 <usb_reset_alt_setting+0xc>)
    21f6:	2208      	movs	r2, #8
    21f8:	2100      	movs	r1, #0
    21fa:	f007 bbf9 	b.w	99f0 <memset>
    21fe:	bf00      	nop
    2200:	200007cf 	.word	0x200007cf

00002204 <is_ep_valid.part.0>:
static bool is_ep_valid(uint8_t ep)
    2204:	b570      	push	{r4, r5, r6, lr}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2206:	4b0b      	ldr	r3, [pc, #44]	; (2234 <is_ep_valid.part.0+0x30>)
    2208:	4c0b      	ldr	r4, [pc, #44]	; (2238 <is_ep_valid.part.0+0x34>)
    220a:	42a3      	cmp	r3, r4
    220c:	d301      	bcc.n	2212 <is_ep_valid.part.0+0xe>
	return false;
    220e:	2000      	movs	r0, #0
}
    2210:	bd70      	pop	{r4, r5, r6, pc}
		ep_data = cfg_data->endpoint;
    2212:	6a19      	ldr	r1, [r3, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    2214:	7f1e      	ldrb	r6, [r3, #28]
    2216:	2200      	movs	r2, #0
			if (ep_data[n].ep_addr == ep) {
    2218:	3904      	subs	r1, #4
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    221a:	b2d5      	uxtb	r5, r2
    221c:	42ae      	cmp	r6, r5
    221e:	d801      	bhi.n	2224 <is_ep_valid.part.0+0x20>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2220:	3324      	adds	r3, #36	; 0x24
    2222:	e7f2      	b.n	220a <is_ep_valid.part.0+0x6>
			if (ep_data[n].ep_addr == ep) {
    2224:	3201      	adds	r2, #1
    2226:	f811 5032 	ldrb.w	r5, [r1, r2, lsl #3]
    222a:	4285      	cmp	r5, r0
    222c:	d1f5      	bne.n	221a <is_ep_valid.part.0+0x16>
		return true;
    222e:	2001      	movs	r0, #1
    2230:	e7ee      	b.n	2210 <is_ep_valid.part.0+0xc>
    2232:	bf00      	nop
    2234:	200003a8 	.word	0x200003a8
    2238:	200003cc 	.word	0x200003cc

0000223c <usb_handle_request.constprop.0>:
static bool usb_handle_request(struct usb_setup_packet *setup,
    223c:	b508      	push	{r3, lr}
	handler = usb_dev.req_handlers[type];
    223e:	4809      	ldr	r0, [pc, #36]	; (2264 <usb_handle_request.constprop.0+0x28>)
	uint32_t type = setup->RequestType.type;
    2240:	7803      	ldrb	r3, [r0, #0]
    2242:	f3c3 1341 	ubfx	r3, r3, #5, #2
	handler = usb_dev.req_handlers[type];
    2246:	330a      	adds	r3, #10
    2248:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	if (handler == NULL) {
    224c:	b13b      	cbz	r3, 225e <usb_handle_request.constprop.0+0x22>
	if ((*handler)(setup, len, data) < 0) {
    224e:	f100 0208 	add.w	r2, r0, #8
    2252:	f100 0110 	add.w	r1, r0, #16
    2256:	4798      	blx	r3
    2258:	43c0      	mvns	r0, r0
    225a:	0fc0      	lsrs	r0, r0, #31
}
    225c:	bd08      	pop	{r3, pc}
		return false;
    225e:	4618      	mov	r0, r3
    2260:	e7fc      	b.n	225c <usb_handle_request.constprop.0+0x20>
    2262:	bf00      	nop
    2264:	20000714 	.word	0x20000714

00002268 <forward_status_cb>:
	if (status == USB_DC_DISCONNECTED) {
    2268:	2804      	cmp	r0, #4
{
    226a:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    226e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 2308 <forward_status_cb+0xa0>
    2272:	4604      	mov	r4, r0
    2274:	460f      	mov	r7, r1
	if (status == USB_DC_DISCONNECTED) {
    2276:	d016      	beq.n	22a6 <forward_status_cb+0x3e>
	if (status == USB_DC_DISCONNECTED || status == USB_DC_RESET) {
    2278:	2801      	cmp	r0, #1
    227a:	d12d      	bne.n	22d8 <forward_status_cb+0x70>
		if (usb_dev.configured) {
    227c:	f8df 808c 	ldr.w	r8, [pc, #140]	; 230c <forward_status_cb+0xa4>
    2280:	f898 30b9 	ldrb.w	r3, [r8, #185]	; 0xb9
    2284:	b343      	cbz	r3, 22d8 <forward_status_cb+0x70>
			usb_cancel_transfers();
    2286:	f000 fddf 	bl	2e48 <usb_cancel_transfers>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    228a:	4d21      	ldr	r5, [pc, #132]	; (2310 <forward_status_cb+0xa8>)
    228c:	454d      	cmp	r5, r9
    228e:	d220      	bcs.n	22d2 <forward_status_cb+0x6a>
		ep_data = cfg_data->endpoint;
    2290:	f8d5 b020 	ldr.w	fp, [r5, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    2294:	f04f 0a00 	mov.w	sl, #0
    2298:	7f2b      	ldrb	r3, [r5, #28]
    229a:	fa5f f68a 	uxtb.w	r6, sl
    229e:	42b3      	cmp	r3, r6
    22a0:	d804      	bhi.n	22ac <forward_status_cb+0x44>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22a2:	3524      	adds	r5, #36	; 0x24
    22a4:	e7f2      	b.n	228c <forward_status_cb+0x24>
		usb_reset_alt_setting();
    22a6:	f7ff ffa5 	bl	21f4 <usb_reset_alt_setting>
	if (status == USB_DC_DISCONNECTED || status == USB_DC_RESET) {
    22aa:	e7e7      	b.n	227c <forward_status_cb+0x14>
			ret = endpoint_callback(&ep_data[n]);
    22ac:	eb0b 06c6 	add.w	r6, fp, r6, lsl #3
			if (ret < 0) {
    22b0:	f10a 0a01 	add.w	sl, sl, #1
	ret = usb_dc_ep_disable(ep_data->ep_addr);
    22b4:	7930      	ldrb	r0, [r6, #4]
    22b6:	f007 fbe8 	bl	9a8a <usb_dc_ep_disable>
    22ba:	4602      	mov	r2, r0
	ep_bm = get_ep_bm_from_addr(ep_data->ep_addr);
    22bc:	7930      	ldrb	r0, [r6, #4]
    22be:	f007 f9f4 	bl	96aa <get_ep_bm_from_addr>
	usb_dev.ep_bm &= ~ep_bm;
    22c2:	f8d8 30c4 	ldr.w	r3, [r8, #196]	; 0xc4
			if (ret < 0) {
    22c6:	2a00      	cmp	r2, #0
	usb_dev.ep_bm &= ~ep_bm;
    22c8:	ea23 0300 	bic.w	r3, r3, r0
    22cc:	f8c8 30c4 	str.w	r3, [r8, #196]	; 0xc4
			if (ret < 0) {
    22d0:	dae2      	bge.n	2298 <forward_status_cb+0x30>
			usb_dev.configured = false;
    22d2:	2300      	movs	r3, #0
    22d4:	f888 30b9 	strb.w	r3, [r8, #185]	; 0xb9
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22d8:	4d0d      	ldr	r5, [pc, #52]	; (2310 <forward_status_cb+0xa8>)
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22da:	454d      	cmp	r5, r9
    22dc:	d308      	bcc.n	22f0 <forward_status_cb+0x88>
	if (usb_dev.user_status_callback) {
    22de:	4b0b      	ldr	r3, [pc, #44]	; (230c <forward_status_cb+0xa4>)
    22e0:	6a1b      	ldr	r3, [r3, #32]
    22e2:	b16b      	cbz	r3, 2300 <forward_status_cb+0x98>
		usb_dev.user_status_callback(status, param);
    22e4:	4639      	mov	r1, r7
    22e6:	4620      	mov	r0, r4
}
    22e8:	b001      	add	sp, #4
    22ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		usb_dev.user_status_callback(status, param);
    22ee:	4718      	bx	r3
		if (cfg_data->cb_usb_status) {
    22f0:	68eb      	ldr	r3, [r5, #12]
    22f2:	b11b      	cbz	r3, 22fc <forward_status_cb+0x94>
			cfg_data->cb_usb_status(cfg_data, status, param);
    22f4:	463a      	mov	r2, r7
    22f6:	4621      	mov	r1, r4
    22f8:	4628      	mov	r0, r5
    22fa:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22fc:	3524      	adds	r5, #36	; 0x24
    22fe:	e7ec      	b.n	22da <forward_status_cb+0x72>
}
    2300:	b001      	add	sp, #4
    2302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2306:	bf00      	nop
    2308:	200003cc 	.word	0x200003cc
    230c:	20000714 	.word	0x20000714
    2310:	200003a8 	.word	0x200003a8

00002314 <usb_halt_endpoint_req.isra.0>:
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    2314:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t ep = setup->wIndex;
    2316:	b2c4      	uxtb	r4, r0
	if (USB_EP_GET_IDX(ep) == 0) {
    2318:	0663      	lsls	r3, r4, #25
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    231a:	460d      	mov	r5, r1
	uint8_t ep = setup->wIndex;
    231c:	f88d 4007 	strb.w	r4, [sp, #7]
	if (USB_EP_GET_IDX(ep) == 0) {
    2320:	d007      	beq.n	2332 <usb_halt_endpoint_req.isra.0+0x1e>
    2322:	4620      	mov	r0, r4
    2324:	f7ff ff6e 	bl	2204 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    2328:	b178      	cbz	r0, 234a <usb_halt_endpoint_req.isra.0+0x36>
	return (usb_dev.configuration != 0);
    232a:	4b0d      	ldr	r3, [pc, #52]	; (2360 <usb_halt_endpoint_req.isra.0+0x4c>)
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    232c:	f893 00ba 	ldrb.w	r0, [r3, #186]	; 0xba
    2330:	b158      	cbz	r0, 234a <usb_halt_endpoint_req.isra.0+0x36>
		if (halt) {
    2332:	4e0b      	ldr	r6, [pc, #44]	; (2360 <usb_halt_endpoint_req.isra.0+0x4c>)
			usb_dc_ep_set_stall(ep);
    2334:	4620      	mov	r0, r4
		if (halt) {
    2336:	b155      	cbz	r5, 234e <usb_halt_endpoint_req.isra.0+0x3a>
			usb_dc_ep_set_stall(ep);
    2338:	f002 f8ae 	bl	4498 <usb_dc_ep_set_stall>
			if (usb_dev.status_callback) {
    233c:	69f3      	ldr	r3, [r6, #28]
    233e:	b11b      	cbz	r3, 2348 <usb_halt_endpoint_req.isra.0+0x34>
				usb_dev.status_callback(USB_DC_SET_HALT, &ep);
    2340:	f10d 0107 	add.w	r1, sp, #7
    2344:	2008      	movs	r0, #8
				usb_dev.status_callback(USB_DC_CLEAR_HALT, &ep);
    2346:	4798      	blx	r3
		return true;
    2348:	2001      	movs	r0, #1
}
    234a:	b002      	add	sp, #8
    234c:	bd70      	pop	{r4, r5, r6, pc}
			usb_dc_ep_clear_stall(ep);
    234e:	f002 f8cb 	bl	44e8 <usb_dc_ep_clear_stall>
			if (usb_dev.status_callback) {
    2352:	69f3      	ldr	r3, [r6, #28]
    2354:	2b00      	cmp	r3, #0
    2356:	d0f7      	beq.n	2348 <usb_halt_endpoint_req.isra.0+0x34>
				usb_dev.status_callback(USB_DC_CLEAR_HALT, &ep);
    2358:	f10d 0107 	add.w	r1, sp, #7
    235c:	2009      	movs	r0, #9
    235e:	e7f2      	b.n	2346 <usb_halt_endpoint_req.isra.0+0x32>
    2360:	20000714 	.word	0x20000714

00002364 <set_endpoint>:
{
    2364:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ep_cfg.ep_addr = ep_desc->bEndpointAddress;
    2366:	7886      	ldrb	r6, [r0, #2]
    2368:	f88d 6000 	strb.w	r6, [sp]
	ep_cfg.ep_mps = sys_le16_to_cpu(ep_desc->wMaxPacketSize);
    236c:	7903      	ldrb	r3, [r0, #4]
    236e:	7942      	ldrb	r2, [r0, #5]
	if (ep_bm & usb_dev.ep_bm) {
    2370:	4c1c      	ldr	r4, [pc, #112]	; (23e4 <set_endpoint+0x80>)
	ep_cfg.ep_mps = sys_le16_to_cpu(ep_desc->wMaxPacketSize);
    2372:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    2376:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
    237a:	78c3      	ldrb	r3, [r0, #3]
	ep_bm = get_ep_bm_from_addr(ep_desc->bEndpointAddress);
    237c:	4630      	mov	r0, r6
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
    237e:	f003 0303 	and.w	r3, r3, #3
    2382:	f88d 3004 	strb.w	r3, [sp, #4]
	ep_bm = get_ep_bm_from_addr(ep_desc->bEndpointAddress);
    2386:	f007 f990 	bl	96aa <get_ep_bm_from_addr>
	if (ep_bm & usb_dev.ep_bm) {
    238a:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    238e:	4218      	tst	r0, r3
	ep_bm = get_ep_bm_from_addr(ep_desc->bEndpointAddress);
    2390:	4605      	mov	r5, r0
	if (ep_bm & usb_dev.ep_bm) {
    2392:	d00b      	beq.n	23ac <set_endpoint+0x48>
	usb_cancel_transfer(ep_cfg.ep_addr);
    2394:	4630      	mov	r0, r6
    2396:	f000 fd39 	bl	2e0c <usb_cancel_transfer>
	return disable_endpoint(ep_cfg.ep_addr) ? false : true;
    239a:	4630      	mov	r0, r6
    239c:	f7ff ff14 	bl	21c8 <disable_endpoint>
		if (!k_is_in_isr()) {
    23a0:	f007 ff45 	bl	a22e <k_is_in_isr>
    23a4:	b910      	cbnz	r0, 23ac <set_endpoint+0x48>
		union { uintptr_t x; int32_t val; } parm0 = { .val = us };
		return (int32_t) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_USLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_usleep(us);
    23a6:	2096      	movs	r0, #150	; 0x96
    23a8:	f006 f938 	bl	861c <z_impl_k_usleep>
	ret = usb_dc_ep_configure(&ep_cfg);
    23ac:	4668      	mov	r0, sp
    23ae:	f002 f84f 	bl	4450 <usb_dc_ep_configure>
	if (ret == -EALREADY) {
    23b2:	f110 0f78 	cmn.w	r0, #120	; 0x78
    23b6:	d003      	beq.n	23c0 <set_endpoint+0x5c>
	} else if (ret) {
    23b8:	b110      	cbz	r0, 23c0 <set_endpoint+0x5c>
		return false;
    23ba:	2000      	movs	r0, #0
}
    23bc:	b002      	add	sp, #8
    23be:	bd70      	pop	{r4, r5, r6, pc}
	ret = usb_dc_ep_enable(ep_cfg.ep_addr);
    23c0:	f89d 0000 	ldrb.w	r0, [sp]
    23c4:	f002 f8cc 	bl	4560 <usb_dc_ep_enable>
	if (ret == -EALREADY) {
    23c8:	f110 0f78 	cmn.w	r0, #120	; 0x78
    23cc:	d001      	beq.n	23d2 <set_endpoint+0x6e>
	} else if (ret) {
    23ce:	2800      	cmp	r0, #0
    23d0:	d1f3      	bne.n	23ba <set_endpoint+0x56>
	usb_dev.ep_bm |= ep_bm;
    23d2:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
	usb_dev.configured = true;
    23d6:	2001      	movs	r0, #1
	usb_dev.ep_bm |= ep_bm;
    23d8:	432b      	orrs	r3, r5
	usb_dev.configured = true;
    23da:	f884 00b9 	strb.w	r0, [r4, #185]	; 0xb9
	usb_dev.ep_bm |= ep_bm;
    23de:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	return true;
    23e2:	e7eb      	b.n	23bc <set_endpoint+0x58>
    23e4:	20000714 	.word	0x20000714

000023e8 <usb_handle_standard_request>:
{
    23e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (usb_dev.custom_req_handler &&
    23ec:	4ea3      	ldr	r6, [pc, #652]	; (267c <usb_handle_standard_request+0x294>)
    23ee:	69b3      	ldr	r3, [r6, #24]
{
    23f0:	4604      	mov	r4, r0
    23f2:	460f      	mov	r7, r1
    23f4:	4615      	mov	r5, r2
	if (usb_dev.custom_req_handler &&
    23f6:	b9fb      	cbnz	r3, 2438 <usb_handle_standard_request+0x50>
	switch (setup->RequestType.recipient) {
    23f8:	7823      	ldrb	r3, [r4, #0]
    23fa:	f003 031f 	and.w	r3, r3, #31
    23fe:	2b01      	cmp	r3, #1
    2400:	f000 809d 	beq.w	253e <usb_handle_standard_request+0x156>
    2404:	2b02      	cmp	r3, #2
    2406:	f000 8104 	beq.w	2612 <usb_handle_standard_request+0x22a>
    240a:	bb33      	cbnz	r3, 245a <usb_handle_standard_request+0x72>
	if (usb_reqtype_is_to_host(setup)) {
    240c:	f994 0000 	ldrsb.w	r0, [r4]
	uint8_t *data = *data_buf;
    2410:	682a      	ldr	r2, [r5, #0]
		switch (setup->bRequest) {
    2412:	7861      	ldrb	r1, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    2414:	2800      	cmp	r0, #0
    2416:	da34      	bge.n	2482 <usb_handle_standard_request+0x9a>
		switch (setup->bRequest) {
    2418:	2906      	cmp	r1, #6
    241a:	d012      	beq.n	2442 <usb_handle_standard_request+0x5a>
    241c:	2908      	cmp	r1, #8
    241e:	d02b      	beq.n	2478 <usb_handle_standard_request+0x90>
    2420:	b9d9      	cbnz	r1, 245a <usb_handle_standard_request+0x72>
		data[0] |= USB_GET_STATUS_SELF_POWERED;
    2422:	2301      	movs	r3, #1
    2424:	7013      	strb	r3, [r2, #0]
	data[1] = 0U;
    2426:	7051      	strb	r1, [r2, #1]
		data[0] |= (usb_dev.remote_wakeup ?
    2428:	f896 30c3 	ldrb.w	r3, [r6, #195]	; 0xc3
    242c:	005b      	lsls	r3, r3, #1
    242e:	f043 0301 	orr.w	r3, r3, #1
    2432:	7013      	strb	r3, [r2, #0]
		*len = 2;
    2434:	2302      	movs	r3, #2
    2436:	e12a      	b.n	268e <usb_handle_standard_request+0x2a6>
	    !usb_dev.custom_req_handler(setup, len, data_buf)) {
    2438:	4798      	blx	r3
	if (usb_dev.custom_req_handler &&
    243a:	2800      	cmp	r0, #0
    243c:	d1dc      	bne.n	23f8 <usb_handle_standard_request+0x10>
		return 0;
    243e:	2000      	movs	r0, #0
    2440:	e00d      	b.n	245e <usb_handle_standard_request+0x76>
			return usb_get_descriptor(setup, len, data_buf);
    2442:	8862      	ldrh	r2, [r4, #2]
	type = USB_GET_DESCRIPTOR_TYPE(setup->wValue);
    2444:	0a10      	lsrs	r0, r2, #8
	if ((type == USB_DESC_INTERFACE) || (type == USB_DESC_ENDPOINT) ||
    2446:	1f01      	subs	r1, r0, #4
    2448:	2901      	cmp	r1, #1
	type = USB_GET_DESCRIPTOR_TYPE(setup->wValue);
    244a:	4684      	mov	ip, r0
	if ((type == USB_DESC_INTERFACE) || (type == USB_DESC_ENDPOINT) ||
    244c:	d905      	bls.n	245a <usb_handle_standard_request+0x72>
    244e:	2807      	cmp	r0, #7
    2450:	d803      	bhi.n	245a <usb_handle_standard_request+0x72>
	p = (uint8_t *)usb_dev.descriptors;
    2452:	6a71      	ldr	r1, [r6, #36]	; 0x24
	index = USB_GET_DESCRIPTOR_INDEX(setup->wValue);
    2454:	b2d2      	uxtb	r2, r2
	while (p[DESC_bLength] != 0U) {
    2456:	780c      	ldrb	r4, [r1, #0]
    2458:	b91c      	cbnz	r4, 2462 <usb_handle_standard_request+0x7a>
			rc = -EINVAL;
    245a:	f06f 0015 	mvn.w	r0, #21
}
    245e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (p[DESC_bDescriptorType] == type) {
    2462:	784e      	ldrb	r6, [r1, #1]
    2464:	4566      	cmp	r6, ip
    2466:	d103      	bne.n	2470 <usb_handle_standard_request+0x88>
			if (cur_index == index) {
    2468:	429a      	cmp	r2, r3
    246a:	f000 810b 	beq.w	2684 <usb_handle_standard_request+0x29c>
			cur_index++;
    246e:	3301      	adds	r3, #1
		p += p[DESC_bLength];
    2470:	4421      	add	r1, r4
    2472:	e7f0      	b.n	2456 <usb_handle_standard_request+0x6e>
			*len = p[DESC_bLength];
    2474:	780b      	ldrb	r3, [r1, #0]
    2476:	e10a      	b.n	268e <usb_handle_standard_request+0x2a6>
			data[0] = usb_dev.configuration;
    2478:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    247c:	7013      	strb	r3, [r2, #0]
				*len = 1;
    247e:	2301      	movs	r3, #1
    2480:	e105      	b.n	268e <usb_handle_standard_request+0x2a6>
		switch (setup->bRequest) {
    2482:	3901      	subs	r1, #1
    2484:	2908      	cmp	r1, #8
    2486:	d8e8      	bhi.n	245a <usb_handle_standard_request+0x72>
    2488:	a301      	add	r3, pc, #4	; (adr r3, 2490 <usb_handle_standard_request+0xa8>)
    248a:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
    248e:	bf00      	nop
    2490:	00002529 	.word	0x00002529
    2494:	0000245b 	.word	0x0000245b
    2498:	00002537 	.word	0x00002537
    249c:	0000245b 	.word	0x0000245b
    24a0:	000024b5 	.word	0x000024b5
    24a4:	0000245b 	.word	0x0000245b
    24a8:	0000245b 	.word	0x0000245b
    24ac:	0000245b 	.word	0x0000245b
    24b0:	000024c1 	.word	0x000024c1
			return !usb_dc_set_address(setup->wValue);
    24b4:	78a0      	ldrb	r0, [r4, #2]
    24b6:	f001 ffb9 	bl	442c <usb_dc_set_address>
		if (usb_handle_std_device_req(setup, len, data_buf) == false) {
    24ba:	2800      	cmp	r0, #0
    24bc:	d0bf      	beq.n	243e <usb_handle_standard_request+0x56>
    24be:	e7cc      	b.n	245a <usb_handle_standard_request+0x72>
	if (setup->wValue == 0U) {
    24c0:	8863      	ldrh	r3, [r4, #2]
	uint8_t *p = (uint8_t *)usb_dev.descriptors;
    24c2:	6a75      	ldr	r5, [r6, #36]	; 0x24
	if (setup->wValue == 0U) {
    24c4:	bb63      	cbnz	r3, 2520 <usb_handle_standard_request+0x138>
		usb_reset_alt_setting();
    24c6:	f7ff fe95 	bl	21f4 <usb_reset_alt_setting>
		usb_dev.configuration = setup->wValue;
    24ca:	8863      	ldrh	r3, [r4, #2]
    24cc:	f886 30ba 	strb.w	r3, [r6, #186]	; 0xba
		if (usb_dev.status_callback) {
    24d0:	69f3      	ldr	r3, [r6, #28]
    24d2:	2b00      	cmp	r3, #0
    24d4:	d0b3      	beq.n	243e <usb_handle_standard_request+0x56>
			usb_dev.status_callback(USB_DC_CONFIGURED,
    24d6:	496a      	ldr	r1, [pc, #424]	; (2680 <usb_handle_standard_request+0x298>)
    24d8:	2003      	movs	r0, #3
    24da:	4798      	blx	r3
    24dc:	e7af      	b.n	243e <usb_handle_standard_request+0x56>
		switch (p[DESC_bDescriptorType]) {
    24de:	786b      	ldrb	r3, [r5, #1]
    24e0:	2b04      	cmp	r3, #4
    24e2:	d010      	beq.n	2506 <usb_handle_standard_request+0x11e>
    24e4:	2b05      	cmp	r3, #5
    24e6:	d011      	beq.n	250c <usb_handle_standard_request+0x124>
    24e8:	2b02      	cmp	r3, #2
    24ea:	d104      	bne.n	24f6 <usb_handle_standard_request+0x10e>
			cur_config = p[CONF_DESC_bConfigurationValue];
    24ec:	796f      	ldrb	r7, [r5, #5]
			if (cur_config == setup->wValue) {
    24ee:	8863      	ldrh	r3, [r4, #2]
				found = true;
    24f0:	42bb      	cmp	r3, r7
    24f2:	bf08      	it	eq
    24f4:	2001      	moveq	r0, #1
		p += p[DESC_bLength];
    24f6:	782b      	ldrb	r3, [r5, #0]
    24f8:	441d      	add	r5, r3
	while (p[DESC_bLength] != 0U) {
    24fa:	782b      	ldrb	r3, [r5, #0]
    24fc:	2b00      	cmp	r3, #0
    24fe:	d1ee      	bne.n	24de <usb_handle_standard_request+0xf6>
	if (found) {
    2500:	2800      	cmp	r0, #0
    2502:	d0aa      	beq.n	245a <usb_handle_standard_request+0x72>
    2504:	e7df      	b.n	24c6 <usb_handle_standard_request+0xde>
			cur_alt_setting =
    2506:	f895 8003 	ldrb.w	r8, [r5, #3]
			break;
    250a:	e7f4      	b.n	24f6 <usb_handle_standard_request+0x10e>
			if ((cur_config != setup->wValue) ||
    250c:	8863      	ldrh	r3, [r4, #2]
    250e:	42bb      	cmp	r3, r7
    2510:	d1f1      	bne.n	24f6 <usb_handle_standard_request+0x10e>
    2512:	f1b8 0f00 	cmp.w	r8, #0
    2516:	d1ee      	bne.n	24f6 <usb_handle_standard_request+0x10e>
			found = set_endpoint((struct usb_ep_descriptor *)p);
    2518:	4628      	mov	r0, r5
    251a:	f7ff ff23 	bl	2364 <set_endpoint>
			break;
    251e:	e7ea      	b.n	24f6 <usb_handle_standard_request+0x10e>
	uint8_t cur_config = 0xFF;
    2520:	27ff      	movs	r7, #255	; 0xff
	bool found = false;
    2522:	2000      	movs	r0, #0
	uint8_t cur_alt_setting = 0xFF;
    2524:	46b8      	mov	r8, r7
    2526:	e7e8      	b.n	24fa <usb_handle_standard_request+0x112>
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
    2528:	8863      	ldrh	r3, [r4, #2]
    252a:	2b01      	cmp	r3, #1
    252c:	d195      	bne.n	245a <usb_handle_standard_request+0x72>
					usb_dev.remote_wakeup = false;
    252e:	2300      	movs	r3, #0
					usb_dev.remote_wakeup = true;
    2530:	f886 30c3 	strb.w	r3, [r6, #195]	; 0xc3
					return true;
    2534:	e783      	b.n	243e <usb_handle_standard_request+0x56>
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
    2536:	8863      	ldrh	r3, [r4, #2]
    2538:	2b01      	cmp	r3, #1
    253a:	d18e      	bne.n	245a <usb_handle_standard_request+0x72>
    253c:	e7f8      	b.n	2530 <usb_handle_standard_request+0x148>
	if (!is_device_configured() ||
    253e:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    2542:	f8d5 c000 	ldr.w	ip, [r5]
    2546:	2b00      	cmp	r3, #0
    2548:	d087      	beq.n	245a <usb_handle_standard_request+0x72>
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    254a:	6a75      	ldr	r5, [r6, #36]	; 0x24
	   (!is_interface_valid((uint8_t)setup->wIndex))) {
    254c:	88a3      	ldrh	r3, [r4, #4]
    254e:	f894 e004 	ldrb.w	lr, [r4, #4]
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    2552:	462a      	mov	r2, r5
	while (p[DESC_bLength] != 0U) {
    2554:	7810      	ldrb	r0, [r2, #0]
    2556:	2800      	cmp	r0, #0
    2558:	f43f af7f 	beq.w	245a <usb_handle_standard_request+0x72>
		if (p[DESC_bDescriptorType] == USB_DESC_CONFIGURATION) {
    255c:	7851      	ldrb	r1, [r2, #1]
    255e:	2902      	cmp	r1, #2
    2560:	d104      	bne.n	256c <usb_handle_standard_request+0x184>
			if (interface < cfg_descr->bNumInterfaces) {
    2562:	f892 8004 	ldrb.w	r8, [r2, #4]
    2566:	45f0      	cmp	r8, lr
    2568:	f200 8093 	bhi.w	2692 <usb_handle_standard_request+0x2aa>
		p += p[DESC_bLength];
    256c:	4402      	add	r2, r0
    256e:	e7f1      	b.n	2554 <usb_handle_standard_request+0x16c>
			data[0] = 0U;
    2570:	f88c 2000 	strb.w	r2, [ip]
			data[1] = 0U;
    2574:	f88c 2001 	strb.w	r2, [ip, #1]
			*len = 2;
    2578:	6039      	str	r1, [r7, #0]
			return true;
    257a:	e760      	b.n	243e <usb_handle_standard_request+0x56>
		p += p[DESC_bLength];
    257c:	4415      	add	r5, r2
    257e:	e094      	b.n	26aa <usb_handle_standard_request+0x2c2>
		if (setup->bRequest == USB_SREQ_SET_INTERFACE) {
    2580:	2a0b      	cmp	r2, #11
    2582:	f47f af6a 	bne.w	245a <usb_handle_standard_request+0x72>
	bool ret = false;
    2586:	2700      	movs	r7, #0
	uint8_t cur_iface = 0xFF;
    2588:	f04f 08ff 	mov.w	r8, #255	; 0xff
	uint8_t cur_alt_setting = 0xFF;
    258c:	46c1      	mov	r9, r8
	const uint8_t *if_desc = NULL;
    258e:	46ba      	mov	sl, r7
    2590:	e006      	b.n	25a0 <usb_handle_standard_request+0x1b8>
		switch (p[DESC_bDescriptorType]) {
    2592:	786b      	ldrb	r3, [r5, #1]
    2594:	2b04      	cmp	r3, #4
    2596:	d00f      	beq.n	25b8 <usb_handle_standard_request+0x1d0>
    2598:	2b05      	cmp	r3, #5
    259a:	d021      	beq.n	25e0 <usb_handle_standard_request+0x1f8>
		p += p[DESC_bLength];
    259c:	782b      	ldrb	r3, [r5, #0]
    259e:	441d      	add	r5, r3
	while (p[DESC_bLength] != 0U) {
    25a0:	782b      	ldrb	r3, [r5, #0]
    25a2:	2b00      	cmp	r3, #0
    25a4:	d1f5      	bne.n	2592 <usb_handle_standard_request+0x1aa>
	if (usb_dev.status_callback) {
    25a6:	69f3      	ldr	r3, [r6, #28]
    25a8:	b113      	cbz	r3, 25b0 <usb_handle_standard_request+0x1c8>
		usb_dev.status_callback(USB_DC_INTERFACE, if_desc);
    25aa:	4651      	mov	r1, sl
    25ac:	2007      	movs	r0, #7
    25ae:	4798      	blx	r3
		if (usb_handle_std_interface_req(setup, len, data_buf) == false) {
    25b0:	2f00      	cmp	r7, #0
    25b2:	f47f af44 	bne.w	243e <usb_handle_standard_request+0x56>
    25b6:	e750      	b.n	245a <usb_handle_standard_request+0x72>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    25b8:	f895 8002 	ldrb.w	r8, [r5, #2]
			if (cur_iface == setup->wIndex &&
    25bc:	88a3      	ldrh	r3, [r4, #4]
			cur_alt_setting = p[INTF_DESC_bAlternateSetting];
    25be:	f895 9003 	ldrb.w	r9, [r5, #3]
			if (cur_iface == setup->wIndex &&
    25c2:	4598      	cmp	r8, r3
    25c4:	d1ea      	bne.n	259c <usb_handle_standard_request+0x1b4>
			    cur_alt_setting == setup->wValue) {
    25c6:	8863      	ldrh	r3, [r4, #2]
			if (cur_iface == setup->wIndex &&
    25c8:	4599      	cmp	r9, r3
    25ca:	d1e7      	bne.n	259c <usb_handle_standard_request+0x1b4>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    25cc:	f1b8 0f07 	cmp.w	r8, #7
    25d0:	d81c      	bhi.n	260c <usb_handle_standard_request+0x224>
		usb_dev.alt_setting[iface] = alt_setting;
    25d2:	eb06 0308 	add.w	r3, r6, r8
		return true;
    25d6:	46aa      	mov	sl, r5
				ret = usb_set_alt_setting(setup->wIndex,
    25d8:	f883 90bb 	strb.w	r9, [r3, #187]	; 0xbb
		return true;
    25dc:	2701      	movs	r7, #1
    25de:	e7dd      	b.n	259c <usb_handle_standard_request+0x1b4>
			if (cur_iface == setup->wIndex) {
    25e0:	88a3      	ldrh	r3, [r4, #4]
    25e2:	4543      	cmp	r3, r8
    25e4:	d1da      	bne.n	259c <usb_handle_standard_request+0x1b4>
	if (cur_alt_setting != alt_setting) {
    25e6:	78a3      	ldrb	r3, [r4, #2]
    25e8:	454b      	cmp	r3, r9
    25ea:	d00a      	beq.n	2602 <usb_handle_standard_request+0x21a>
		ret = reset_endpoint(ep_desc);
    25ec:	78af      	ldrb	r7, [r5, #2]
	usb_cancel_transfer(ep_cfg.ep_addr);
    25ee:	4638      	mov	r0, r7
    25f0:	f000 fc0c 	bl	2e0c <usb_cancel_transfer>
	return disable_endpoint(ep_cfg.ep_addr) ? false : true;
    25f4:	4638      	mov	r0, r7
    25f6:	f7ff fde7 	bl	21c8 <disable_endpoint>
    25fa:	fab0 f780 	clz	r7, r0
    25fe:	097f      	lsrs	r7, r7, #5
    2600:	e7cc      	b.n	259c <usb_handle_standard_request+0x1b4>
		ret = set_endpoint(ep_desc);
    2602:	4628      	mov	r0, r5
    2604:	f7ff feae 	bl	2364 <set_endpoint>
    2608:	4607      	mov	r7, r0
    260a:	e7c7      	b.n	259c <usb_handle_standard_request+0x1b4>
    260c:	46aa      	mov	sl, r5
	return false;
    260e:	2700      	movs	r7, #0
    2610:	e7c4      	b.n	259c <usb_handle_standard_request+0x1b4>
	if (usb_reqtype_is_to_host(setup)) {
    2612:	f994 2000 	ldrsb.w	r2, [r4]
		switch (setup->bRequest) {
    2616:	7863      	ldrb	r3, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    2618:	2a00      	cmp	r2, #0
    261a:	da18      	bge.n	264e <usb_handle_standard_request+0x266>
		if (setup->bRequest == USB_SREQ_GET_STATUS) {
    261c:	2b00      	cmp	r3, #0
    261e:	f47f af1c 	bne.w	245a <usb_handle_standard_request+0x72>
	uint8_t ep = setup->wIndex;
    2622:	7924      	ldrb	r4, [r4, #4]
    2624:	682d      	ldr	r5, [r5, #0]
	if (USB_EP_GET_IDX(ep) == 0) {
    2626:	0663      	lsls	r3, r4, #25
    2628:	d00a      	beq.n	2640 <usb_handle_standard_request+0x258>
    262a:	4620      	mov	r0, r4
    262c:	f7ff fdea 	bl	2204 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    2630:	2800      	cmp	r0, #0
    2632:	f43f af12 	beq.w	245a <usb_handle_standard_request+0x72>
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    2636:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    263a:	2b00      	cmp	r3, #0
    263c:	f43f af0d 	beq.w	245a <usb_handle_standard_request+0x72>
		usb_dc_ep_is_stalled(ep, &data[0]);
    2640:	4629      	mov	r1, r5
    2642:	4620      	mov	r0, r4
    2644:	f001 ff70 	bl	4528 <usb_dc_ep_is_stalled>
		data[1] = 0U;
    2648:	2300      	movs	r3, #0
    264a:	706b      	strb	r3, [r5, #1]
    264c:	e6f2      	b.n	2434 <usb_handle_standard_request+0x4c>
		switch (setup->bRequest) {
    264e:	2b01      	cmp	r3, #1
    2650:	d008      	beq.n	2664 <usb_handle_standard_request+0x27c>
    2652:	2b03      	cmp	r3, #3
    2654:	f47f af01 	bne.w	245a <usb_handle_standard_request+0x72>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    2658:	8863      	ldrh	r3, [r4, #2]
    265a:	2b00      	cmp	r3, #0
    265c:	f47f aefd 	bne.w	245a <usb_handle_standard_request+0x72>
				return usb_halt_endpoint_req(setup, true);
    2660:	2101      	movs	r1, #1
    2662:	e003      	b.n	266c <usb_handle_standard_request+0x284>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    2664:	8861      	ldrh	r1, [r4, #2]
    2666:	2900      	cmp	r1, #0
    2668:	f47f aef7 	bne.w	245a <usb_handle_standard_request+0x72>
				return usb_halt_endpoint_req(setup, true);
    266c:	88a0      	ldrh	r0, [r4, #4]
    266e:	f7ff fe51 	bl	2314 <usb_halt_endpoint_req.isra.0>
		if (usb_handle_std_endpoint_req(setup, len, data_buf) == false) {
    2672:	2800      	cmp	r0, #0
    2674:	f47f aee3 	bne.w	243e <usb_handle_standard_request+0x56>
    2678:	e6ef      	b.n	245a <usb_handle_standard_request+0x72>
    267a:	bf00      	nop
    267c:	20000714 	.word	0x20000714
    2680:	200007ce 	.word	0x200007ce
		if (type == USB_DESC_CONFIGURATION) {
    2684:	2802      	cmp	r0, #2
		*data = p;
    2686:	6029      	str	r1, [r5, #0]
		if (type == USB_DESC_CONFIGURATION) {
    2688:	f47f aef4 	bne.w	2474 <usb_handle_standard_request+0x8c>
			*len = (p[CONF_DESC_wTotalLength]) |
    268c:	884b      	ldrh	r3, [r1, #2]
		*len = 2;
    268e:	603b      	str	r3, [r7, #0]
		return true;
    2690:	e6d5      	b.n	243e <usb_handle_standard_request+0x56>
	if (usb_reqtype_is_to_host(setup)) {
    2692:	f994 0000 	ldrsb.w	r0, [r4]
		switch (setup->bRequest) {
    2696:	7862      	ldrb	r2, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    2698:	2800      	cmp	r0, #0
    269a:	f6bf af71 	bge.w	2580 <usb_handle_standard_request+0x198>
		switch (setup->bRequest) {
    269e:	2a00      	cmp	r2, #0
    26a0:	f43f af66 	beq.w	2570 <usb_handle_standard_request+0x188>
    26a4:	2a0a      	cmp	r2, #10
    26a6:	f47f aed8 	bne.w	245a <usb_handle_standard_request+0x72>
	while (p[DESC_bLength] != 0U) {
    26aa:	782a      	ldrb	r2, [r5, #0]
    26ac:	2a00      	cmp	r2, #0
    26ae:	f43f aed4 	beq.w	245a <usb_handle_standard_request+0x72>
		if (p[DESC_bDescriptorType] == USB_DESC_INTERFACE) {
    26b2:	7869      	ldrb	r1, [r5, #1]
    26b4:	2904      	cmp	r1, #4
    26b6:	f47f af61 	bne.w	257c <usb_handle_standard_request+0x194>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    26ba:	78a9      	ldrb	r1, [r5, #2]
			if (cur_iface == setup->wIndex) {
    26bc:	428b      	cmp	r3, r1
    26be:	f47f af5d 	bne.w	257c <usb_handle_standard_request+0x194>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    26c2:	2b07      	cmp	r3, #7
		return usb_dev.alt_setting[iface];
    26c4:	bf96      	itet	ls
    26c6:	199b      	addls	r3, r3, r6
	return 0;
    26c8:	2300      	movhi	r3, #0
		return usb_dev.alt_setting[iface];
    26ca:	f893 30bb 	ldrbls.w	r3, [r3, #187]	; 0xbb
				data[0] = usb_get_alt_setting(cur_iface);
    26ce:	f88c 3000 	strb.w	r3, [ip]
    26d2:	e6d4      	b.n	247e <usb_handle_standard_request+0x96>

000026d4 <usb_data_to_host>:
{
    26d4:	b513      	push	{r0, r1, r4, lr}
	if (usb_dev.zlp_flag == false) {
    26d6:	4c13      	ldr	r4, [pc, #76]	; (2724 <usb_data_to_host+0x50>)
    26d8:	7d23      	ldrb	r3, [r4, #20]
    26da:	b9cb      	cbnz	r3, 2710 <usb_data_to_host+0x3c>
		uint32_t chunk = usb_dev.data_buf_residue;
    26dc:	68e2      	ldr	r2, [r4, #12]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    26de:	68a1      	ldr	r1, [r4, #8]
		uint32_t chunk = usb_dev.data_buf_residue;
    26e0:	9201      	str	r2, [sp, #4]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    26e2:	ab01      	add	r3, sp, #4
    26e4:	2080      	movs	r0, #128	; 0x80
    26e6:	f006 ffee 	bl	96c6 <usb_write>
		usb_dev.data_buf += chunk;
    26ea:	9a01      	ldr	r2, [sp, #4]
    26ec:	68a3      	ldr	r3, [r4, #8]
    26ee:	4413      	add	r3, r2
    26f0:	60a3      	str	r3, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    26f2:	68e3      	ldr	r3, [r4, #12]
    26f4:	1a9b      	subs	r3, r3, r2
    26f6:	60e3      	str	r3, [r4, #12]
		if (!usb_dev.data_buf_residue && chunk &&
    26f8:	b943      	cbnz	r3, 270c <usb_data_to_host+0x38>
    26fa:	b13a      	cbz	r2, 270c <usb_data_to_host+0x38>
		    usb_dev.setup.wLength > usb_dev.data_buf_len) {
    26fc:	6923      	ldr	r3, [r4, #16]
    26fe:	88e2      	ldrh	r2, [r4, #6]
		if (!usb_dev.data_buf_residue && chunk &&
    2700:	429a      	cmp	r2, r3
    2702:	dd03      	ble.n	270c <usb_data_to_host+0x38>
			if (!(usb_dev.data_buf_len % USB_MAX_CTRL_MPS)) {
    2704:	069b      	lsls	r3, r3, #26
    2706:	d101      	bne.n	270c <usb_data_to_host+0x38>
				usb_dev.zlp_flag = true;
    2708:	2301      	movs	r3, #1
    270a:	7523      	strb	r3, [r4, #20]
}
    270c:	b002      	add	sp, #8
    270e:	bd10      	pop	{r4, pc}
		usb_dev.zlp_flag = false;
    2710:	2300      	movs	r3, #0
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    2712:	461a      	mov	r2, r3
    2714:	4619      	mov	r1, r3
    2716:	2080      	movs	r0, #128	; 0x80
		usb_dev.zlp_flag = false;
    2718:	7523      	strb	r3, [r4, #20]
}
    271a:	b002      	add	sp, #8
    271c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    2720:	f001 bf48 	b.w	45b4 <usb_dc_ep_write>
    2724:	20000714 	.word	0x20000714

00002728 <usb_handle_control_transfer>:
{
    2728:	b530      	push	{r4, r5, lr}
    272a:	b085      	sub	sp, #20
	uint32_t chunk = 0U;
    272c:	2300      	movs	r3, #0
{
    272e:	4602      	mov	r2, r0
    2730:	460d      	mov	r5, r1
	uint32_t chunk = 0U;
    2732:	9301      	str	r3, [sp, #4]
	if (ep == USB_CONTROL_EP_OUT && ep_status == USB_DC_EP_SETUP) {
    2734:	2800      	cmp	r0, #0
    2736:	d158      	bne.n	27ea <usb_handle_control_transfer+0xc2>
    2738:	2900      	cmp	r1, #0
    273a:	d135      	bne.n	27a8 <usb_handle_control_transfer+0x80>
		if (usb_dc_ep_read(ep, (uint8_t *)&setup_raw,
    273c:	2208      	movs	r2, #8
    273e:	460b      	mov	r3, r1
    2740:	eb0d 0102 	add.w	r1, sp, r2
    2744:	f007 f9ba 	bl	9abc <usb_dc_ep_read>
    2748:	2800      	cmp	r0, #0
    274a:	da04      	bge.n	2756 <usb_handle_control_transfer+0x2e>
			usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    274c:	2080      	movs	r0, #128	; 0x80
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    274e:	f001 fea3 	bl	4498 <usb_dc_ep_set_stall>
}
    2752:	b005      	add	sp, #20
    2754:	bd30      	pop	{r4, r5, pc}
		setup->bmRequestType = setup_raw.bmRequestType;
    2756:	4c2a      	ldr	r4, [pc, #168]	; (2800 <usb_handle_control_transfer+0xd8>)
    2758:	9a02      	ldr	r2, [sp, #8]
    275a:	6022      	str	r2, [r4, #0]
		setup->wIndex = sys_le16_to_cpu(setup_raw.wIndex);
    275c:	9a03      	ldr	r2, [sp, #12]
    275e:	6062      	str	r2, [r4, #4]
		usb_dev.data_buf = usb_dev.req_data;
    2760:	f104 0238 	add.w	r2, r4, #56	; 0x38
    2764:	60a2      	str	r2, [r4, #8]
		if (usb_reqtype_is_to_device(setup)) {
    2766:	f99d 2008 	ldrsb.w	r2, [sp, #8]
		setup->wLength = sys_le16_to_cpu(setup_raw.wLength);
    276a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
		usb_dev.zlp_flag = false;
    276e:	7525      	strb	r5, [r4, #20]
		if (usb_reqtype_is_to_device(setup)) {
    2770:	2a00      	cmp	r2, #0
		usb_dev.data_buf_residue = 0;
    2772:	e9c4 5503 	strd	r5, r5, [r4, #12]
		if (usb_reqtype_is_to_device(setup)) {
    2776:	db0a      	blt.n	278e <usb_handle_control_transfer+0x66>
			if (setup->wLength > CONFIG_USB_REQUEST_BUFFER_SIZE) {
    2778:	2b80      	cmp	r3, #128	; 0x80
    277a:	d904      	bls.n	2786 <usb_handle_control_transfer+0x5e>
				usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    277c:	2080      	movs	r0, #128	; 0x80
    277e:	f001 fe8b 	bl	4498 <usb_dc_ep_set_stall>
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    2782:	2000      	movs	r0, #0
    2784:	e7e3      	b.n	274e <usb_handle_control_transfer+0x26>
			if (setup->wLength) {
    2786:	b113      	cbz	r3, 278e <usb_handle_control_transfer+0x66>
				usb_dev.data_buf_residue = setup->wLength;
    2788:	e9c4 3303 	strd	r3, r3, [r4, #12]
				return;
    278c:	e7e1      	b.n	2752 <usb_handle_control_transfer+0x2a>
		if (!usb_handle_request(setup,
    278e:	f7ff fd55 	bl	223c <usb_handle_request.constprop.0>
    2792:	2800      	cmp	r0, #0
    2794:	d0da      	beq.n	274c <usb_handle_control_transfer+0x24>
		usb_dev.data_buf_residue = MIN(usb_dev.data_buf_len,
    2796:	88e2      	ldrh	r2, [r4, #6]
    2798:	6923      	ldr	r3, [r4, #16]
    279a:	429a      	cmp	r2, r3
    279c:	bfd4      	ite	le
    279e:	60e2      	strle	r2, [r4, #12]
    27a0:	60e3      	strgt	r3, [r4, #12]
			usb_data_to_host();
    27a2:	f7ff ff97 	bl	26d4 <usb_data_to_host>
    27a6:	e7d4      	b.n	2752 <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue <= 0) {
    27a8:	4c15      	ldr	r4, [pc, #84]	; (2800 <usb_handle_control_transfer+0xd8>)
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    27aa:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
		if (usb_dev.data_buf_residue <= 0) {
    27ae:	2d00      	cmp	r5, #0
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    27b0:	ab01      	add	r3, sp, #4
		if (usb_dev.data_buf_residue <= 0) {
    27b2:	dc04      	bgt.n	27be <usb_handle_control_transfer+0x96>
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    27b4:	f007 f982 	bl	9abc <usb_dc_ep_read>
    27b8:	2800      	cmp	r0, #0
    27ba:	daca      	bge.n	2752 <usb_handle_control_transfer+0x2a>
    27bc:	e7c6      	b.n	274c <usb_handle_control_transfer+0x24>
		if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    27be:	462a      	mov	r2, r5
    27c0:	f007 f97c 	bl	9abc <usb_dc_ep_read>
    27c4:	2800      	cmp	r0, #0
    27c6:	dbd9      	blt.n	277c <usb_handle_control_transfer+0x54>
		usb_dev.data_buf += chunk;
    27c8:	9a01      	ldr	r2, [sp, #4]
    27ca:	68a3      	ldr	r3, [r4, #8]
    27cc:	4413      	add	r3, r2
    27ce:	60a3      	str	r3, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    27d0:	68e3      	ldr	r3, [r4, #12]
    27d2:	1a9b      	subs	r3, r3, r2
    27d4:	60e3      	str	r3, [r4, #12]
		if (usb_dev.data_buf_residue == 0) {
    27d6:	2b00      	cmp	r3, #0
    27d8:	d1bb      	bne.n	2752 <usb_handle_control_transfer+0x2a>
			usb_dev.data_buf = usb_dev.req_data;
    27da:	f104 0338 	add.w	r3, r4, #56	; 0x38
    27de:	60a3      	str	r3, [r4, #8]
			if (!usb_handle_request(setup,
    27e0:	f7ff fd2c 	bl	223c <usb_handle_request.constprop.0>
    27e4:	2800      	cmp	r0, #0
    27e6:	d1dc      	bne.n	27a2 <usb_handle_control_transfer+0x7a>
    27e8:	e7b0      	b.n	274c <usb_handle_control_transfer+0x24>
	} else if (ep == USB_CONTROL_EP_IN) {
    27ea:	2880      	cmp	r0, #128	; 0x80
    27ec:	d1b1      	bne.n	2752 <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue != 0 || usb_dev.zlp_flag == true) {
    27ee:	4b04      	ldr	r3, [pc, #16]	; (2800 <usb_handle_control_transfer+0xd8>)
    27f0:	68da      	ldr	r2, [r3, #12]
    27f2:	2a00      	cmp	r2, #0
    27f4:	d1d5      	bne.n	27a2 <usb_handle_control_transfer+0x7a>
    27f6:	7d1b      	ldrb	r3, [r3, #20]
    27f8:	2b00      	cmp	r3, #0
    27fa:	d1d2      	bne.n	27a2 <usb_handle_control_transfer+0x7a>
    27fc:	e7a9      	b.n	2752 <usb_handle_control_transfer+0x2a>
    27fe:	bf00      	nop
    2800:	20000714 	.word	0x20000714

00002804 <usb_set_config>:
	usb_dev.descriptors = usb_descriptors;
    2804:	4b05      	ldr	r3, [pc, #20]	; (281c <usb_set_config+0x18>)
	usb_dev.req_handlers[type] = handler;
    2806:	4a06      	ldr	r2, [pc, #24]	; (2820 <usb_set_config+0x1c>)
    2808:	629a      	str	r2, [r3, #40]	; 0x28
    280a:	4a06      	ldr	r2, [pc, #24]	; (2824 <usb_set_config+0x20>)
    280c:	62da      	str	r2, [r3, #44]	; 0x2c
    280e:	4a06      	ldr	r2, [pc, #24]	; (2828 <usb_set_config+0x24>)
    2810:	631a      	str	r2, [r3, #48]	; 0x30
	usb_dev.custom_req_handler = handler;
    2812:	4a06      	ldr	r2, [pc, #24]	; (282c <usb_set_config+0x28>)
	usb_dev.descriptors = usb_descriptors;
    2814:	6258      	str	r0, [r3, #36]	; 0x24
	usb_dev.custom_req_handler = handler;
    2816:	619a      	str	r2, [r3, #24]

	/* register class request handlers for each interface*/
	usb_register_custom_req_handler(custom_handler);

	return 0;
}
    2818:	2000      	movs	r0, #0
    281a:	4770      	bx	lr
    281c:	20000714 	.word	0x20000714
    2820:	000023e9 	.word	0x000023e9
    2824:	000020ed 	.word	0x000020ed
    2828:	0000218d 	.word	0x0000218d
    282c:	0000212d 	.word	0x0000212d

00002830 <usb_device_init>:
/*
 * This function configures the USB device stack based on USB descriptor and
 * usb_cfg_data.
 */
static int usb_device_init(void)
{
    2830:	b510      	push	{r4, lr}
	uint8_t *device_descriptor;

	if (usb_dev.enabled == true) {
    2832:	4b08      	ldr	r3, [pc, #32]	; (2854 <usb_device_init+0x24>)
    2834:	f893 40b8 	ldrb.w	r4, [r3, #184]	; 0xb8
    2838:	b934      	cbnz	r4, 2848 <usb_device_init+0x18>
		return -EALREADY;
	}

	/* register device descriptor */
	device_descriptor = usb_get_device_descriptor();
    283a:	f000 f8d7 	bl	29ec <usb_get_device_descriptor>
	if (!device_descriptor) {
    283e:	b130      	cbz	r0, 284e <usb_device_init+0x1e>
		LOG_ERR("Failed to configure USB device stack");
		return -1;
	}

	usb_set_config(device_descriptor);
    2840:	f7ff ffe0 	bl	2804 <usb_set_config>

	if (IS_ENABLED(CONFIG_USB_DEVICE_INITIALIZE_AT_BOOT)) {
		return usb_enable(NULL);
	}

	return 0;
    2844:	4620      	mov	r0, r4
}
    2846:	bd10      	pop	{r4, pc}
		return -EALREADY;
    2848:	f06f 0077 	mvn.w	r0, #119	; 0x77
    284c:	e7fb      	b.n	2846 <usb_device_init+0x16>
		return -1;
    284e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2852:	e7f8      	b.n	2846 <usb_device_init+0x16>
    2854:	20000714 	.word	0x20000714

00002858 <usb_enable>:
{
    2858:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    285c:	4604      	mov	r4, r0
	if (usb_dev.enabled == true) {
    285e:	4d3b      	ldr	r5, [pc, #236]	; (294c <usb_enable+0xf4>)
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    2860:	483b      	ldr	r0, [pc, #236]	; (2950 <usb_enable+0xf8>)
    2862:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2866:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    286a:	f005 f971 	bl	7b50 <z_impl_k_mutex_lock>
    286e:	f895 60b8 	ldrb.w	r6, [r5, #184]	; 0xb8
    2872:	2e00      	cmp	r6, #0
    2874:	d167      	bne.n	2946 <usb_enable+0xee>
	usb_dev.status_callback = cb;
    2876:	4837      	ldr	r0, [pc, #220]	; (2954 <usb_enable+0xfc>)
	usb_dev.user_status_callback = status_cb;
    2878:	622c      	str	r4, [r5, #32]
	usb_dev.status_callback = cb;
    287a:	61e8      	str	r0, [r5, #28]
	usb_dc_set_status_callback(forward_status_cb);
    287c:	f001 ffb4 	bl	47e8 <usb_dc_set_status_callback>
	ret = usb_dc_attach();
    2880:	f001 fda2 	bl	43c8 <usb_dc_attach>
	if (ret < 0) {
    2884:	1e04      	subs	r4, r0, #0
    2886:	db42      	blt.n	290e <usb_enable+0xb6>
	ret = usb_transfer_init();
    2888:	f000 fb02 	bl	2e90 <usb_transfer_init>
	if (ret < 0) {
    288c:	1e04      	subs	r4, r0, #0
    288e:	db3e      	blt.n	290e <usb_enable+0xb6>
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
    2890:	2340      	movs	r3, #64	; 0x40
	ret = usb_dc_ep_configure(&ep0_cfg);
    2892:	4668      	mov	r0, sp
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
    2894:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep0_cfg.ep_type = USB_DC_EP_CONTROL;
    2898:	f88d 6004 	strb.w	r6, [sp, #4]
	ep0_cfg.ep_addr = USB_CONTROL_EP_OUT;
    289c:	f88d 6000 	strb.w	r6, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    28a0:	f001 fdd6 	bl	4450 <usb_dc_ep_configure>
	if (ret < 0) {
    28a4:	1e04      	subs	r4, r0, #0
    28a6:	db32      	blt.n	290e <usb_enable+0xb6>
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    28a8:	2780      	movs	r7, #128	; 0x80
	ret = usb_dc_ep_configure(&ep0_cfg);
    28aa:	4668      	mov	r0, sp
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    28ac:	f88d 7000 	strb.w	r7, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    28b0:	f001 fdce 	bl	4450 <usb_dc_ep_configure>
	if (ret < 0) {
    28b4:	1e04      	subs	r4, r0, #0
    28b6:	db2a      	blt.n	290e <usb_enable+0xb6>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_OUT,
    28b8:	4927      	ldr	r1, [pc, #156]	; (2958 <usb_enable+0x100>)
    28ba:	4630      	mov	r0, r6
    28bc:	f001 ff80 	bl	47c0 <usb_dc_ep_set_callback>
	if (ret < 0) {
    28c0:	1e04      	subs	r4, r0, #0
    28c2:	db24      	blt.n	290e <usb_enable+0xb6>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_IN,
    28c4:	4924      	ldr	r1, [pc, #144]	; (2958 <usb_enable+0x100>)
    28c6:	4638      	mov	r0, r7
    28c8:	f001 ff7a 	bl	47c0 <usb_dc_ep_set_callback>
	if (ret < 0) {
    28cc:	1e04      	subs	r4, r0, #0
    28ce:	db1e      	blt.n	290e <usb_enable+0xb6>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    28d0:	4c22      	ldr	r4, [pc, #136]	; (295c <usb_enable+0x104>)
    28d2:	f8df 808c 	ldr.w	r8, [pc, #140]	; 2960 <usb_enable+0x108>
    28d6:	4544      	cmp	r4, r8
    28d8:	d320      	bcc.n	291c <usb_enable+0xc4>
	ret = usb_dc_ep_enable(USB_CONTROL_EP_OUT);
    28da:	2000      	movs	r0, #0
    28dc:	f001 fe40 	bl	4560 <usb_dc_ep_enable>
	if (ret < 0) {
    28e0:	1e04      	subs	r4, r0, #0
    28e2:	db14      	blt.n	290e <usb_enable+0xb6>
	usb_dev.ep_bm |= get_ep_bm_from_addr(USB_CONTROL_EP_OUT);
    28e4:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
	ret = usb_dc_ep_enable(USB_CONTROL_EP_IN);
    28e8:	2080      	movs	r0, #128	; 0x80
	usb_dev.ep_bm |= get_ep_bm_from_addr(USB_CONTROL_EP_OUT);
    28ea:	f043 0301 	orr.w	r3, r3, #1
    28ee:	f8c5 30c4 	str.w	r3, [r5, #196]	; 0xc4
	ret = usb_dc_ep_enable(USB_CONTROL_EP_IN);
    28f2:	f001 fe35 	bl	4560 <usb_dc_ep_enable>
	if (ret < 0) {
    28f6:	1e04      	subs	r4, r0, #0
    28f8:	db09      	blt.n	290e <usb_enable+0xb6>
	usb_dev.ep_bm |= get_ep_bm_from_addr(USB_CONTROL_EP_IN);
    28fa:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
    28fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    2902:	f8c5 30c4 	str.w	r3, [r5, #196]	; 0xc4
	usb_dev.enabled = true;
    2906:	2301      	movs	r3, #1
    2908:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
	ret = 0;
    290c:	2400      	movs	r4, #0
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    290e:	4810      	ldr	r0, [pc, #64]	; (2950 <usb_enable+0xf8>)
    2910:	f005 f998 	bl	7c44 <z_impl_k_mutex_unlock>
}
    2914:	4620      	mov	r0, r4
    2916:	b002      	add	sp, #8
    2918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ep_data = cfg_data->endpoint;
    291c:	6a27      	ldr	r7, [r4, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    291e:	2600      	movs	r6, #0
    2920:	7f22      	ldrb	r2, [r4, #28]
    2922:	b2f3      	uxtb	r3, r6
    2924:	429a      	cmp	r2, r3
    2926:	d801      	bhi.n	292c <usb_enable+0xd4>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2928:	3424      	adds	r4, #36	; 0x24
    292a:	e7d4      	b.n	28d6 <usb_enable+0x7e>
			if (usb_dc_ep_set_callback(ep_data[n].ep_addr,
    292c:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
    2930:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
    2934:	7910      	ldrb	r0, [r2, #4]
    2936:	f001 ff43 	bl	47c0 <usb_dc_ep_set_callback>
    293a:	3601      	adds	r6, #1
    293c:	2800      	cmp	r0, #0
    293e:	d0ef      	beq.n	2920 <usb_enable+0xc8>
    2940:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    2944:	e7e3      	b.n	290e <usb_enable+0xb6>
		ret = -EALREADY;
    2946:	f06f 0477 	mvn.w	r4, #119	; 0x77
    294a:	e7e0      	b.n	290e <usb_enable+0xb6>
    294c:	20000714 	.word	0x20000714
    2950:	200002bc 	.word	0x200002bc
    2954:	00002269 	.word	0x00002269
    2958:	00002729 	.word	0x00002729
    295c:	200003a8 	.word	0x200003a8
    2960:	200003cc 	.word	0x200003cc

00002964 <usb_update_sn_string_descriptor>:
 * case the device ID returned by the HWINFO driver is bigger, the lower
 * part is used for the USB Serial Number, as that part is usually having
 * more entropy.
 */
__weak uint8_t *usb_update_sn_string_descriptor(void)
{
    2964:	b530      	push	{r4, r5, lr}
	 * unless the user requested a longer serial number.
	 */
	const int usblen = sizeof(CONFIG_USB_DEVICE_SN) / 2;
	uint8_t hwid[MAX(16, sizeof(CONFIG_USB_DEVICE_SN) / 2)];
	static uint8_t sn[sizeof(CONFIG_USB_DEVICE_SN) + 1];
	const char hex[] = "0123456789ABCDEF";
    2966:	4b1f      	ldr	r3, [pc, #124]	; (29e4 <usb_update_sn_string_descriptor+0x80>)
{
    2968:	b08b      	sub	sp, #44	; 0x2c
	const char hex[] = "0123456789ABCDEF";
    296a:	aa05      	add	r2, sp, #20
    296c:	f103 0510 	add.w	r5, r3, #16
    2970:	6818      	ldr	r0, [r3, #0]
    2972:	6859      	ldr	r1, [r3, #4]
    2974:	4614      	mov	r4, r2
    2976:	c403      	stmia	r4!, {r0, r1}
    2978:	3308      	adds	r3, #8
    297a:	42ab      	cmp	r3, r5
    297c:	4622      	mov	r2, r4
    297e:	d1f7      	bne.n	2970 <usb_update_sn_string_descriptor+0xc>
    2980:	781b      	ldrb	r3, [r3, #0]
    2982:	7023      	strb	r3, [r4, #0]
	int hwlen, skip;

	memset(hwid, 0, sizeof(hwid));
    2984:	2210      	movs	r2, #16
    2986:	2100      	movs	r1, #0
    2988:	a801      	add	r0, sp, #4
    298a:	f007 f831 	bl	99f0 <memset>
	memset(sn, 0, sizeof(sn));
    298e:	2212      	movs	r2, #18
    2990:	2100      	movs	r1, #0
    2992:	4815      	ldr	r0, [pc, #84]	; (29e8 <usb_update_sn_string_descriptor+0x84>)
    2994:	f007 f82c 	bl	99f0 <memset>
		union { uintptr_t x; size_t val; } parm1 = { .val = length };
		return (ssize_t) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_HWINFO_GET_DEVICE_ID);
	}
#endif
	compiler_barrier();
	return z_impl_hwinfo_get_device_id(buffer, length);
    2998:	2110      	movs	r1, #16
    299a:	a801      	add	r0, sp, #4
    299c:	f007 f983 	bl	9ca6 <z_impl_hwinfo_get_device_id>

	hwlen = hwinfo_get_device_id(hwid, sizeof(hwid));
	if (hwlen > 0) {
    29a0:	2800      	cmp	r0, #0
    29a2:	dd1b      	ble.n	29dc <usb_update_sn_string_descriptor+0x78>
		skip = MAX(0, hwlen - usblen);
    29a4:	2808      	cmp	r0, #8
    29a6:	bfb8      	it	lt
    29a8:	2008      	movlt	r0, #8
    29aa:	3809      	subs	r0, #9
    29ac:	ab01      	add	r3, sp, #4
    29ae:	490e      	ldr	r1, [pc, #56]	; (29e8 <usb_update_sn_string_descriptor+0x84>)
    29b0:	181a      	adds	r2, r3, r0
		LOG_HEXDUMP_DBG(&hwid[skip], usblen, "Serial Number");
		for (int i = 0; i < usblen; i++) {
    29b2:	2000      	movs	r0, #0
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    29b4:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    29b8:	ac0a      	add	r4, sp, #40	; 0x28
    29ba:	eb04 1413 	add.w	r4, r4, r3, lsr #4
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    29be:	f003 030f 	and.w	r3, r3, #15
    29c2:	3328      	adds	r3, #40	; 0x28
    29c4:	446b      	add	r3, sp
		for (int i = 0; i < usblen; i++) {
    29c6:	3001      	adds	r0, #1
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    29c8:	f814 4c14 	ldrb.w	r4, [r4, #-20]
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    29cc:	f813 3c14 	ldrb.w	r3, [r3, #-20]
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    29d0:	700c      	strb	r4, [r1, #0]
		for (int i = 0; i < usblen; i++) {
    29d2:	2808      	cmp	r0, #8
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    29d4:	704b      	strb	r3, [r1, #1]
		for (int i = 0; i < usblen; i++) {
    29d6:	f101 0102 	add.w	r1, r1, #2
    29da:	d1eb      	bne.n	29b4 <usb_update_sn_string_descriptor+0x50>
		}
	}

	return sn;
}
    29dc:	4802      	ldr	r0, [pc, #8]	; (29e8 <usb_update_sn_string_descriptor+0x84>)
    29de:	b00b      	add	sp, #44	; 0x2c
    29e0:	bd30      	pop	{r4, r5, pc}
    29e2:	bf00      	nop
    29e4:	0000aeff 	.word	0x0000aeff
    29e8:	20001bf6 	.word	0x20001bf6

000029ec <usb_get_device_descriptor>:
	return 0;
}


uint8_t *usb_get_device_descriptor(void)
{
    29ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    29f0:	4c64      	ldr	r4, [pc, #400]	; (2b84 <usb_get_device_descriptor+0x198>)
    29f2:	b085      	sub	sp, #20
	uint8_t str_descr_idx = 0U;
    29f4:	2600      	movs	r6, #0
	uint32_t requested_ep = BIT(16) | BIT(0);
    29f6:	f04f 1b01 	mov.w	fp, #65537	; 0x10001
	uint8_t numof_ifaces = 0U;
    29fa:	46b1      	mov	r9, r6
	struct usb_cfg_data *cfg_data = NULL;
    29fc:	4635      	mov	r5, r6
	struct usb_cfg_descriptor *cfg_descr = NULL;
    29fe:	46b2      	mov	sl, r6
	while (head->bLength != 0U) {
    2a00:	7823      	ldrb	r3, [r4, #0]
    2a02:	b92b      	cbnz	r3, 2a10 <usb_get_device_descriptor+0x24>
	if ((head + 1) != __usb_descriptor_end) {
    2a04:	4b60      	ldr	r3, [pc, #384]	; (2b88 <usb_get_device_descriptor+0x19c>)
    2a06:	3402      	adds	r4, #2
    2a08:	429c      	cmp	r4, r3
    2a0a:	d1f3      	bne.n	29f4 <usb_get_device_descriptor+0x8>
	if (usb_fix_descriptor(__usb_descriptor_start)) {
		LOG_ERR("Failed to fixup USB descriptor");
		return NULL;
	}

	return (uint8_t *) __usb_descriptor_start;
    2a0c:	485d      	ldr	r0, [pc, #372]	; (2b84 <usb_get_device_descriptor+0x198>)
    2a0e:	e01c      	b.n	2a4a <usb_get_device_descriptor+0x5e>
		switch (head->bDescriptorType) {
    2a10:	7863      	ldrb	r3, [r4, #1]
    2a12:	2b05      	cmp	r3, #5
    2a14:	d805      	bhi.n	2a22 <usb_get_device_descriptor+0x36>
    2a16:	e8df f003 	tbb	[pc, r3]
    2a1a:	047b      	.short	0x047b
    2a1c:	25077b03 	.word	0x25077b03
    2a20:	46a2      	mov	sl, r4
		head = (struct usb_desc_header *)((uint8_t *)head + head->bLength);
    2a22:	7823      	ldrb	r3, [r4, #0]
    2a24:	441c      	add	r4, r3
    2a26:	e7eb      	b.n	2a00 <usb_get_device_descriptor+0x14>
			if (if_descr->bAlternateSetting) {
    2a28:	78e3      	ldrb	r3, [r4, #3]
    2a2a:	2b00      	cmp	r3, #0
    2a2c:	d1f9      	bne.n	2a22 <usb_get_device_descriptor+0x36>
			if (if_descr->bInterfaceNumber == 0U) {
    2a2e:	78a3      	ldrb	r3, [r4, #2]
    2a30:	b173      	cbz	r3, 2a50 <usb_get_device_descriptor+0x64>
			numof_ifaces++;
    2a32:	f109 0901 	add.w	r9, r9, #1
    2a36:	fa5f f989 	uxtb.w	r9, r9
			break;
    2a3a:	e7f2      	b.n	2a22 <usb_get_device_descriptor+0x36>
		if (cfg_data->interface_descriptor == iface) {
    2a3c:	686a      	ldr	r2, [r5, #4]
    2a3e:	4294      	cmp	r4, r2
    2a40:	d009      	beq.n	2a56 <usb_get_device_descriptor+0x6a>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2a42:	3524      	adds	r5, #36	; 0x24
    2a44:	429d      	cmp	r5, r3
    2a46:	d3f9      	bcc.n	2a3c <usb_get_device_descriptor+0x50>
		return NULL;
    2a48:	2000      	movs	r0, #0
}
    2a4a:	b005      	add	sp, #20
    2a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2a50:	4d4e      	ldr	r5, [pc, #312]	; (2b8c <usb_get_device_descriptor+0x1a0>)
    2a52:	4b4f      	ldr	r3, [pc, #316]	; (2b90 <usb_get_device_descriptor+0x1a4>)
    2a54:	e7f6      	b.n	2a44 <usb_get_device_descriptor+0x58>
				if (cfg_data->interface_config) {
    2a56:	68ab      	ldr	r3, [r5, #8]
    2a58:	2b00      	cmp	r3, #0
    2a5a:	d0ea      	beq.n	2a32 <usb_get_device_descriptor+0x46>
					cfg_data->interface_config(head,
    2a5c:	4649      	mov	r1, r9
    2a5e:	4620      	mov	r0, r4
    2a60:	4798      	blx	r3
    2a62:	e7e6      	b.n	2a32 <usb_get_device_descriptor+0x46>
			if (!cfg_data) {
    2a64:	2d00      	cmp	r5, #0
    2a66:	d0ef      	beq.n	2a48 <usb_get_device_descriptor+0x5c>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    2a68:	2300      	movs	r3, #0
    2a6a:	2101      	movs	r1, #1
    2a6c:	7f2a      	ldrb	r2, [r5, #28]
    2a6e:	4293      	cmp	r3, r2
    2a70:	d2ea      	bcs.n	2a48 <usb_get_device_descriptor+0x5c>
		if (ep_descr->bEndpointAddress != ep_data[i].ep_addr) {
    2a72:	6a2a      	ldr	r2, [r5, #32]
    2a74:	78a7      	ldrb	r7, [r4, #2]
    2a76:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    2a7a:	7910      	ldrb	r0, [r2, #4]
    2a7c:	4287      	cmp	r7, r0
    2a7e:	d001      	beq.n	2a84 <usb_get_device_descriptor+0x98>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    2a80:	3301      	adds	r3, #1
    2a82:	e7f3      	b.n	2a6c <usb_get_device_descriptor+0x80>
    2a84:	2701      	movs	r7, #1
			ep_cfg.ep_type = (ep_descr->bmAttributes &
    2a86:	78e0      	ldrb	r0, [r4, #3]
    2a88:	f000 0003 	and.w	r0, r0, #3
    2a8c:	f88d 000c 	strb.w	r0, [sp, #12]
			ep_cfg.ep_mps = ep_descr->wMaxPacketSize;
    2a90:	7920      	ldrb	r0, [r4, #4]
    2a92:	f894 c005 	ldrb.w	ip, [r4, #5]
    2a96:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    2a9a:	f8ad 000a 	strh.w	r0, [sp, #10]
			if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    2a9e:	f994 0002 	ldrsb.w	r0, [r4, #2]
    2aa2:	2800      	cmp	r0, #0
    2aa4:	fa5f f887 	uxtb.w	r8, r7
    2aa8:	da27      	bge.n	2afa <usb_get_device_descriptor+0x10e>
				if ((*requested_ep & (1U << (idx + 16U)))) {
    2aaa:	f107 0010 	add.w	r0, r7, #16
    2aae:	fa01 f000 	lsl.w	r0, r1, r0
    2ab2:	ea10 0f0b 	tst.w	r0, fp
    2ab6:	d127      	bne.n	2b08 <usb_get_device_descriptor+0x11c>
				ep_cfg.ep_addr = (USB_EP_DIR_IN | idx);
    2ab8:	f048 0080 	orr.w	r0, r8, #128	; 0x80
    2abc:	f88d 0008 	strb.w	r0, [sp, #8]
			if (!usb_dc_ep_check_cap(&ep_cfg)) {
    2ac0:	a802      	add	r0, sp, #8
    2ac2:	e9cd 3200 	strd	r3, r2, [sp]
    2ac6:	f006 ffc8 	bl	9a5a <usb_dc_ep_check_cap>
    2aca:	e9dd 3200 	ldrd	r3, r2, [sp]
    2ace:	2101      	movs	r1, #1
    2ad0:	b9d0      	cbnz	r0, 2b08 <usb_get_device_descriptor+0x11c>
				ep_descr->bEndpointAddress = ep_cfg.ep_addr;
    2ad2:	f89d 3008 	ldrb.w	r3, [sp, #8]
    2ad6:	70a3      	strb	r3, [r4, #2]
				if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    2ad8:	f013 0f80 	tst.w	r3, #128	; 0x80
					*requested_ep |= (1U << (idx + 16U));
    2adc:	bf18      	it	ne
    2ade:	f108 0810 	addne.w	r8, r8, #16
				ep_data[i].ep_addr = ep_cfg.ep_addr;
    2ae2:	7113      	strb	r3, [r2, #4]
					*requested_ep |= (1U << (idx + 16U));
    2ae4:	bf18      	it	ne
    2ae6:	fa5f f888 	uxtbne.w	r8, r8
    2aea:	460b      	mov	r3, r1
					*requested_ep |= (1U << idx);
    2aec:	bf0c      	ite	eq
    2aee:	40bb      	lsleq	r3, r7
					*requested_ep |= (1U << (idx + 16U));
    2af0:	fa01 f308 	lslne.w	r3, r1, r8
					*requested_ep |= (1U << idx);
    2af4:	ea4b 0b03 	orr.w	fp, fp, r3
				return 0;
    2af8:	e793      	b.n	2a22 <usb_get_device_descriptor+0x36>
				if ((*requested_ep & (1U << (idx)))) {
    2afa:	fa01 f007 	lsl.w	r0, r1, r7
    2afe:	ea10 0f0b 	tst.w	r0, fp
    2b02:	d101      	bne.n	2b08 <usb_get_device_descriptor+0x11c>
    2b04:	4640      	mov	r0, r8
    2b06:	e7d9      	b.n	2abc <usb_get_device_descriptor+0xd0>
		for (uint8_t idx = 1; idx < 16U; idx++) {
    2b08:	3701      	adds	r7, #1
    2b0a:	2f10      	cmp	r7, #16
    2b0c:	d1bb      	bne.n	2a86 <usb_get_device_descriptor+0x9a>
    2b0e:	e7b7      	b.n	2a80 <usb_get_device_descriptor+0x94>
			if (str_descr_idx == USB_DESC_SERIAL_NUMBER_IDX) {
    2b10:	2e03      	cmp	r6, #3
    2b12:	d11d      	bne.n	2b50 <usb_get_device_descriptor+0x164>
	uint8_t *runtime_sn =  usb_update_sn_string_descriptor();
    2b14:	f7ff ff26 	bl	2964 <usb_update_sn_string_descriptor>
	if (!runtime_sn) {
    2b18:	4607      	mov	r7, r0
    2b1a:	b168      	cbz	r0, 2b38 <usb_get_device_descriptor+0x14c>
	runtime_sn_len = strlen(runtime_sn);
    2b1c:	f006 ff4d 	bl	99ba <strlen>
	if (!runtime_sn_len) {
    2b20:	4680      	mov	r8, r0
    2b22:	b148      	cbz	r0, 2b38 <usb_get_device_descriptor+0x14c>
	default_sn_len = strlen(CONFIG_USB_DEVICE_SN);
    2b24:	481b      	ldr	r0, [pc, #108]	; (2b94 <usb_get_device_descriptor+0x1a8>)
    2b26:	f006 ff48 	bl	99ba <strlen>
	if (runtime_sn_len != default_sn_len) {
    2b2a:	4580      	cmp	r8, r0
    2b2c:	d104      	bne.n	2b38 <usb_get_device_descriptor+0x14c>
	memcpy(sn->bString, runtime_sn, runtime_sn_len);
    2b2e:	4642      	mov	r2, r8
    2b30:	4639      	mov	r1, r7
    2b32:	1ca0      	adds	r0, r4, #2
    2b34:	f006 ff51 	bl	99da <memcpy>
	int idx_max = USB_BSTRING_UTF16LE_IDX_MAX(str_descr->bLength);
    2b38:	7823      	ldrb	r3, [r4, #0]
	for (int i = idx_max; i >= 0; i -= 2) {
    2b3a:	f06f 0102 	mvn.w	r1, #2
    2b3e:	18e2      	adds	r2, r4, r3
    2b40:	1b09      	subs	r1, r1, r4
    2b42:	eb04 0353 	add.w	r3, r4, r3, lsr #1
    2b46:	42d1      	cmn	r1, r2
    2b48:	d513      	bpl.n	2b72 <usb_get_device_descriptor+0x186>
			str_descr_idx += 1U;
    2b4a:	3601      	adds	r6, #1
    2b4c:	b2f6      	uxtb	r6, r6
			break;
    2b4e:	e768      	b.n	2a22 <usb_get_device_descriptor+0x36>
			if (str_descr_idx) {
    2b50:	2e00      	cmp	r6, #0
    2b52:	d1f1      	bne.n	2b38 <usb_get_device_descriptor+0x14c>
				if (!cfg_descr) {
    2b54:	f1ba 0f00 	cmp.w	sl, #0
    2b58:	f43f af76 	beq.w	2a48 <usb_get_device_descriptor+0x5c>
				sys_put_le16((uint8_t *)head - (uint8_t *)cfg_descr,
    2b5c:	eba4 030a 	sub.w	r3, r4, sl
 *  @param val 16-bit integer in host endianness.
 *  @param dst Destination memory address to store the result.
 */
static inline void sys_put_le16(uint16_t val, uint8_t dst[2])
{
	dst[0] = val;
    2b60:	f88a 3002 	strb.w	r3, [sl, #2]
	dst[1] = val >> 8;
    2b64:	f3c3 2307 	ubfx	r3, r3, #8, #8
    2b68:	f88a 3003 	strb.w	r3, [sl, #3]
				cfg_descr->bNumInterfaces = numof_ifaces;
    2b6c:	f88a 9004 	strb.w	r9, [sl, #4]
    2b70:	e7eb      	b.n	2b4a <usb_get_device_descriptor+0x15e>
		buf[i] = 0U;
    2b72:	f04f 0000 	mov.w	r0, #0
    2b76:	f802 0c01 	strb.w	r0, [r2, #-1]
		buf[i - 1] = buf[ascii_idx_max--];
    2b7a:	f813 0901 	ldrb.w	r0, [r3], #-1
    2b7e:	f802 0d02 	strb.w	r0, [r2, #-2]!
	for (int i = idx_max; i >= 0; i -= 2) {
    2b82:	e7e0      	b.n	2b46 <usb_get_device_descriptor+0x15a>
    2b84:	200002e0 	.word	0x200002e0
    2b88:	200003a5 	.word	0x200003a5
    2b8c:	200003a8 	.word	0x200003a8
    2b90:	200003cc 	.word	0x200003cc
    2b94:	0000aeff 	.word	0x0000aeff

00002b98 <usb_ep_get_transfer>:
/** Max number of parallel transfers */
static struct usb_transfer_data ut_data[CONFIG_USB_MAX_NUM_TRANSFERS];

/* Transfer management */
static struct usb_transfer_data *usb_ep_get_transfer(uint8_t ep)
{
    2b98:	b510      	push	{r4, lr}
    2b9a:	4b09      	ldr	r3, [pc, #36]	; (2bc0 <usb_ep_get_transfer+0x28>)
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2b9c:	2100      	movs	r1, #0
    2b9e:	461a      	mov	r2, r3
		if (ut_data[i].ep == ep && ut_data[i].status != 0) {
    2ba0:	781c      	ldrb	r4, [r3, #0]
    2ba2:	4284      	cmp	r4, r0
    2ba4:	d104      	bne.n	2bb0 <usb_ep_get_transfer+0x18>
    2ba6:	685c      	ldr	r4, [r3, #4]
    2ba8:	b114      	cbz	r4, 2bb0 <usb_ep_get_transfer+0x18>
			return &ut_data[i];
    2baa:	eb02 1081 	add.w	r0, r2, r1, lsl #6
		}
	}

	return NULL;
}
    2bae:	bd10      	pop	{r4, pc}
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2bb0:	3101      	adds	r1, #1
    2bb2:	2904      	cmp	r1, #4
    2bb4:	f103 0340 	add.w	r3, r3, #64	; 0x40
    2bb8:	d1f2      	bne.n	2ba0 <usb_ep_get_transfer+0x8>
	return NULL;
    2bba:	2000      	movs	r0, #0
    2bbc:	e7f7      	b.n	2bae <usb_ep_get_transfer+0x16>
    2bbe:	bf00      	nop
    2bc0:	200007dc 	.word	0x200007dc

00002bc4 <usb_transfer_work>:

	return false;
}

static void usb_transfer_work(struct k_work *item)
{
    2bc4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	uint8_t ep;

	trans = CONTAINER_OF(item, struct usb_transfer_data, work);
	ep = trans->ep;

	if (trans->status != -EBUSY) {
    2bc8:	f850 3c28 	ldr.w	r3, [r0, #-40]
	ep = trans->ep;
    2bcc:	f810 6c2c 	ldrb.w	r6, [r0, #-44]
	if (trans->status != -EBUSY) {
    2bd0:	3310      	adds	r3, #16
{
    2bd2:	4604      	mov	r4, r0
	if (trans->status != -EBUSY) {
    2bd4:	d110      	bne.n	2bf8 <usb_transfer_work+0x34>
		/* transfer cancelled or already completed */
		LOG_DBG("Transfer cancelled or completed, ep 0x%02x", ep);
		goto done;
	}

	if (trans->flags & USB_TRANS_WRITE) {
    2bd6:	6903      	ldr	r3, [r0, #16]
		if (!trans->bsize) {
    2bd8:	f850 2c20 	ldr.w	r2, [r0, #-32]
	if (trans->flags & USB_TRANS_WRITE) {
    2bdc:	0799      	lsls	r1, r3, #30
    2bde:	d53c      	bpl.n	2c5a <usb_transfer_work+0x96>
		if (!trans->bsize) {
    2be0:	bb02      	cbnz	r2, 2c24 <usb_transfer_work+0x60>
			if (!(trans->flags & USB_TRANS_NO_ZLP)) {
    2be2:	f013 0304 	ands.w	r3, r3, #4
    2be6:	d104      	bne.n	2bf2 <usb_transfer_work+0x2e>
				LOG_DBG("Transfer ZLP");
				usb_write(ep, NULL, 0, NULL);
    2be8:	461a      	mov	r2, r3
    2bea:	4619      	mov	r1, r3
    2bec:	4630      	mov	r0, r6
    2bee:	f006 fd6a 	bl	96c6 <usb_write>
			}
			trans->status = 0;
    2bf2:	2300      	movs	r3, #0

		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
		if (ret) {
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
			/* transfer error */
			trans->status = -EINVAL;
    2bf4:	f844 3c28 	str.w	r3, [r4, #-40]
		/* we expect mote data, clear NAK */
		usb_dc_ep_read_continue(ep);
	}

done:
	if (trans->status != -EBUSY && trans->cb) { /* Transfer complete */
    2bf8:	f854 3c28 	ldr.w	r3, [r4, #-40]
    2bfc:	3310      	adds	r3, #16
    2bfe:	d00e      	beq.n	2c1e <usb_transfer_work+0x5a>
    2c00:	f854 5c18 	ldr.w	r5, [r4, #-24]
    2c04:	b15d      	cbz	r5, 2c1e <usb_transfer_work+0x5a>
		usb_transfer_callback cb = trans->cb;
		int tsize = trans->tsize;
    2c06:	f854 7c1c 	ldr.w	r7, [r4, #-28]
		void *priv = trans->priv;
    2c0a:	f854 8c14 	ldr.w	r8, [r4, #-20]

		if (k_is_in_isr()) {
    2c0e:	f007 fb0e 	bl	a22e <k_is_in_isr>
    2c12:	2800      	cmp	r0, #0
    2c14:	d04c      	beq.n	2cb0 <usb_transfer_work+0xec>
			/* reschedule completion in thread context */
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2c16:	482c      	ldr	r0, [pc, #176]	; (2cc8 <usb_transfer_work+0x104>)
    2c18:	4621      	mov	r1, r4
    2c1a:	f007 fbfc 	bl	a416 <k_work_submit_to_queue>
		k_sem_give(&trans->sem);

		/* Transfer completion callback */
		cb(ep, tsize, priv);
	}
}
    2c1e:	b002      	add	sp, #8
    2c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
    2c24:	f850 1c24 	ldr.w	r1, [r0, #-36]
    2c28:	ab01      	add	r3, sp, #4
    2c2a:	4630      	mov	r0, r6
    2c2c:	f006 fd4b 	bl	96c6 <usb_write>
		if (ret) {
    2c30:	b110      	cbz	r0, 2c38 <usb_transfer_work+0x74>
			trans->status = -EINVAL;
    2c32:	f06f 0315 	mvn.w	r3, #21
    2c36:	e7dd      	b.n	2bf4 <usb_transfer_work+0x30>
		trans->buffer += bytes;
    2c38:	9a01      	ldr	r2, [sp, #4]
    2c3a:	f854 3c24 	ldr.w	r3, [r4, #-36]
    2c3e:	4413      	add	r3, r2
    2c40:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    2c44:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2c48:	1a9b      	subs	r3, r3, r2
    2c4a:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    2c4e:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2c52:	4413      	add	r3, r2
    2c54:	f844 3c1c 	str.w	r3, [r4, #-28]
    2c58:	e7ce      	b.n	2bf8 <usb_transfer_work+0x34>
		ret = usb_dc_ep_read_wait(ep, trans->buffer, trans->bsize,
    2c5a:	f850 1c24 	ldr.w	r1, [r0, #-36]
    2c5e:	ab01      	add	r3, sp, #4
    2c60:	4630      	mov	r0, r6
    2c62:	f001 fd23 	bl	46ac <usb_dc_ep_read_wait>
		if (ret) {
    2c66:	2800      	cmp	r0, #0
    2c68:	d1e3      	bne.n	2c32 <usb_transfer_work+0x6e>
		trans->buffer += bytes;
    2c6a:	9d01      	ldr	r5, [sp, #4]
    2c6c:	f854 3c24 	ldr.w	r3, [r4, #-36]
    2c70:	442b      	add	r3, r5
    2c72:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    2c76:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2c7a:	1b5b      	subs	r3, r3, r5
    2c7c:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    2c80:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2c84:	442b      	add	r3, r5
    2c86:	f844 3c1c 	str.w	r3, [r4, #-28]
		if (!bytes || (bytes % usb_dc_ep_mps(ep)) || !trans->bsize) {
    2c8a:	2d00      	cmp	r5, #0
    2c8c:	d0b1      	beq.n	2bf2 <usb_transfer_work+0x2e>
    2c8e:	4630      	mov	r0, r6
    2c90:	f001 fdb0 	bl	47f4 <usb_dc_ep_mps>
    2c94:	fbb5 f3f0 	udiv	r3, r5, r0
    2c98:	fb03 5510 	mls	r5, r3, r0, r5
    2c9c:	2d00      	cmp	r5, #0
    2c9e:	d1a8      	bne.n	2bf2 <usb_transfer_work+0x2e>
    2ca0:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2ca4:	2b00      	cmp	r3, #0
    2ca6:	d0a4      	beq.n	2bf2 <usb_transfer_work+0x2e>
		usb_dc_ep_read_continue(ep);
    2ca8:	4630      	mov	r0, r6
    2caa:	f001 fd47 	bl	473c <usb_dc_ep_read_continue>
    2cae:	e7a3      	b.n	2bf8 <usb_transfer_work+0x34>
		trans->cb = NULL;
    2cb0:	f844 0c18 	str.w	r0, [r4, #-24]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    2cb4:	f1a4 0010 	sub.w	r0, r4, #16
    2cb8:	f005 f834 	bl	7d24 <z_impl_k_sem_give>
		cb(ep, tsize, priv);
    2cbc:	4642      	mov	r2, r8
    2cbe:	4639      	mov	r1, r7
    2cc0:	4630      	mov	r0, r6
    2cc2:	47a8      	blx	r5
    2cc4:	e7ab      	b.n	2c1e <usb_transfer_work+0x5a>
    2cc6:	bf00      	nop
    2cc8:	200003d0 	.word	0x200003d0

00002ccc <usb_transfer_ep_callback>:

void usb_transfer_ep_callback(uint8_t ep, enum usb_dc_ep_cb_status_code status)
{
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);

	if (status != USB_DC_EP_DATA_IN && status != USB_DC_EP_DATA_OUT) {
    2ccc:	1e4b      	subs	r3, r1, #1
    2cce:	2b01      	cmp	r3, #1
{
    2cd0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    2cd2:	4606      	mov	r6, r0
    2cd4:	460d      	mov	r5, r1
	if (status != USB_DC_EP_DATA_IN && status != USB_DC_EP_DATA_OUT) {
    2cd6:	d80f      	bhi.n	2cf8 <usb_transfer_ep_callback+0x2c>
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);
    2cd8:	f7ff ff5e 	bl	2b98 <usb_ep_get_transfer>
		return;
	}

	if (!trans) {
    2cdc:	4604      	mov	r4, r0
    2cde:	b968      	cbnz	r0, 2cfc <usb_transfer_ep_callback+0x30>
		if (status == USB_DC_EP_DATA_OUT) {
    2ce0:	2d01      	cmp	r5, #1
    2ce2:	d109      	bne.n	2cf8 <usb_transfer_ep_callback+0x2c>
			 * so drain it).
			 */
			do {
				uint8_t data;

				usb_dc_ep_read_wait(ep, &data, 1, &bytes);
    2ce4:	ab01      	add	r3, sp, #4
    2ce6:	2201      	movs	r2, #1
    2ce8:	f10d 0103 	add.w	r1, sp, #3
    2cec:	4630      	mov	r0, r6
    2cee:	f001 fcdd 	bl	46ac <usb_dc_ep_read_wait>
			} while (bytes);
    2cf2:	9b01      	ldr	r3, [sp, #4]
    2cf4:	2b00      	cmp	r3, #0
    2cf6:	d1f5      	bne.n	2ce4 <usb_transfer_ep_callback+0x18>
		/* Read (out) needs to be done from ep_callback */
		usb_transfer_work(&trans->work);
	} else {
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
	}
}
    2cf8:	b002      	add	sp, #8
    2cfa:	bd70      	pop	{r4, r5, r6, pc}
	if (!k_is_in_isr() || (status == USB_DC_EP_DATA_OUT)) {
    2cfc:	f007 fa97 	bl	a22e <k_is_in_isr>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2d00:	f104 012c 	add.w	r1, r4, #44	; 0x2c
	if (!k_is_in_isr() || (status == USB_DC_EP_DATA_OUT)) {
    2d04:	b108      	cbz	r0, 2d0a <usb_transfer_ep_callback+0x3e>
    2d06:	2d01      	cmp	r5, #1
    2d08:	d105      	bne.n	2d16 <usb_transfer_ep_callback+0x4a>
		usb_transfer_work(&trans->work);
    2d0a:	4608      	mov	r0, r1
}
    2d0c:	b002      	add	sp, #8
    2d0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		usb_transfer_work(&trans->work);
    2d12:	f7ff bf57 	b.w	2bc4 <usb_transfer_work>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2d16:	4803      	ldr	r0, [pc, #12]	; (2d24 <usb_transfer_ep_callback+0x58>)
}
    2d18:	b002      	add	sp, #8
    2d1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2d1e:	f007 bb7a 	b.w	a416 <k_work_submit_to_queue>
    2d22:	bf00      	nop
    2d24:	200003d0 	.word	0x200003d0

00002d28 <usb_transfer>:

int usb_transfer(uint8_t ep, uint8_t *data, size_t dlen, unsigned int flags,
		 usb_transfer_callback cb, void *cb_data)
{
    2d28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2d2c:	4606      	mov	r6, r0
    2d2e:	9101      	str	r1, [sp, #4]
    2d30:	4615      	mov	r5, r2
    2d32:	4698      	mov	r8, r3
	struct usb_transfer_data *trans = NULL;
	int key, ret = 0;

	/* Parallel transfer to same endpoint is not supported. */
	if (usb_transfer_is_busy(ep)) {
    2d34:	f006 fd0f 	bl	9756 <usb_transfer_is_busy>
    2d38:	4604      	mov	r4, r0
    2d3a:	2800      	cmp	r0, #0
    2d3c:	d15c      	bne.n	2df8 <usb_transfer+0xd0>
	__asm__ volatile(
    2d3e:	f04f 0320 	mov.w	r3, #32
    2d42:	f3ef 8a11 	mrs	sl, BASEPRI
    2d46:	f383 8812 	msr	BASEPRI_MAX, r3
    2d4a:	f3bf 8f6f 	isb	sy
	LOG_DBG("Transfer start, ep 0x%02x, data %p, dlen %zd",
		ep, data, dlen);

	key = irq_lock();

	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2d4e:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 2e00 <usb_transfer+0xd8>
	return z_impl_k_sem_take(sem, timeout);
    2d52:	2200      	movs	r2, #0
    2d54:	2300      	movs	r3, #0
    2d56:	4658      	mov	r0, fp
    2d58:	f005 f804 	bl	7d64 <z_impl_k_sem_take>
		if (!k_sem_take(&ut_data[i].sem, K_NO_WAIT)) {
    2d5c:	b970      	cbnz	r0, 2d7c <usb_transfer+0x54>
		LOG_ERR("No transfer slot available");
		ret = -ENOMEM;
		goto done;
	}

	if (trans->status == -EBUSY) {
    2d5e:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 2e04 <usb_transfer+0xdc>
    2d62:	01a7      	lsls	r7, r4, #6
    2d64:	eb09 1484 	add.w	r4, r9, r4, lsl #6
    2d68:	6863      	ldr	r3, [r4, #4]
    2d6a:	f113 0f10 	cmn.w	r3, #16
    2d6e:	d114      	bne.n	2d9a <usb_transfer+0x72>
    2d70:	9301      	str	r3, [sp, #4]
	z_impl_k_sem_give(sem);
    2d72:	4658      	mov	r0, fp
    2d74:	f004 ffd6 	bl	7d24 <z_impl_k_sem_give>
		/* A transfer is already ongoing and not completed */
		LOG_ERR("A transfer is already ongoing, ep 0x%02x", ep);
		k_sem_give(&trans->sem);
		ret = -EBUSY;
		goto done;
    2d78:	9b01      	ldr	r3, [sp, #4]
    2d7a:	e006      	b.n	2d8a <usb_transfer+0x62>
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2d7c:	3401      	adds	r4, #1
    2d7e:	2c04      	cmp	r4, #4
    2d80:	f10b 0b40 	add.w	fp, fp, #64	; 0x40
    2d84:	d1e5      	bne.n	2d52 <usb_transfer+0x2a>
		ret = -ENOMEM;
    2d86:	f06f 030b 	mvn.w	r3, #11
	__asm__ volatile(
    2d8a:	f38a 8811 	msr	BASEPRI, sl
    2d8e:	f3bf 8f6f 	isb	sy
	}

done:
	irq_unlock(key);
	return ret;
}
    2d92:	4618      	mov	r0, r3
    2d94:	b003      	add	sp, #12
    2d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	trans->buffer = data;
    2d9a:	9b01      	ldr	r3, [sp, #4]
	trans->tsize = 0;
    2d9c:	6120      	str	r0, [r4, #16]
	trans->bsize = dlen;
    2d9e:	e9c4 3502 	strd	r3, r5, [r4, #8]
	trans->cb = cb;
    2da2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2da4:	6163      	str	r3, [r4, #20]
	trans->priv = cb_data;
    2da6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2da8:	61a3      	str	r3, [r4, #24]
	if (usb_dc_ep_mps(ep) && (dlen % usb_dc_ep_mps(ep))) {
    2daa:	4630      	mov	r0, r6
	trans->status = -EBUSY;
    2dac:	f06f 030f 	mvn.w	r3, #15
	trans->ep = ep;
    2db0:	f809 6007 	strb.w	r6, [r9, r7]
	trans->flags = flags;
    2db4:	f8c4 803c 	str.w	r8, [r4, #60]	; 0x3c
	trans->status = -EBUSY;
    2db8:	6063      	str	r3, [r4, #4]
	if (usb_dc_ep_mps(ep) && (dlen % usb_dc_ep_mps(ep))) {
    2dba:	f001 fd1b 	bl	47f4 <usb_dc_ep_mps>
    2dbe:	b158      	cbz	r0, 2dd8 <usb_transfer+0xb0>
    2dc0:	4630      	mov	r0, r6
    2dc2:	f001 fd17 	bl	47f4 <usb_dc_ep_mps>
    2dc6:	fbb5 f3f0 	udiv	r3, r5, r0
    2dca:	fb03 5510 	mls	r5, r3, r0, r5
    2dce:	b11d      	cbz	r5, 2dd8 <usb_transfer+0xb0>
		trans->flags |= USB_TRANS_NO_ZLP;
    2dd0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    2dd2:	f043 0304 	orr.w	r3, r3, #4
    2dd6:	63e3      	str	r3, [r4, #60]	; 0x3c
	if (flags & USB_TRANS_WRITE) {
    2dd8:	f018 0f02 	tst.w	r8, #2
    2ddc:	d007      	beq.n	2dee <usb_transfer+0xc6>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2dde:	f107 012c 	add.w	r1, r7, #44	; 0x2c
    2de2:	4809      	ldr	r0, [pc, #36]	; (2e08 <usb_transfer+0xe0>)
    2de4:	4449      	add	r1, r9
    2de6:	f007 fb16 	bl	a416 <k_work_submit_to_queue>
	int key, ret = 0;
    2dea:	2300      	movs	r3, #0
    2dec:	e7cd      	b.n	2d8a <usb_transfer+0x62>
		ret = usb_dc_ep_read_continue(ep);
    2dee:	4630      	mov	r0, r6
    2df0:	f001 fca4 	bl	473c <usb_dc_ep_read_continue>
    2df4:	4603      	mov	r3, r0
    2df6:	e7c8      	b.n	2d8a <usb_transfer+0x62>
		return -EBUSY;
    2df8:	f06f 030f 	mvn.w	r3, #15
    2dfc:	e7c9      	b.n	2d92 <usb_transfer+0x6a>
    2dfe:	bf00      	nop
    2e00:	200007f8 	.word	0x200007f8
    2e04:	200007dc 	.word	0x200007dc
    2e08:	200003d0 	.word	0x200003d0

00002e0c <usb_cancel_transfer>:

void usb_cancel_transfer(uint8_t ep)
{
    2e0c:	b510      	push	{r4, lr}
	__asm__ volatile(
    2e0e:	f04f 0320 	mov.w	r3, #32
    2e12:	f3ef 8411 	mrs	r4, BASEPRI
    2e16:	f383 8812 	msr	BASEPRI_MAX, r3
    2e1a:	f3bf 8f6f 	isb	sy
	struct usb_transfer_data *trans;
	unsigned int key;

	key = irq_lock();

	trans = usb_ep_get_transfer(ep);
    2e1e:	f7ff febb 	bl	2b98 <usb_ep_get_transfer>
	if (!trans) {
    2e22:	b150      	cbz	r0, 2e3a <usb_cancel_transfer+0x2e>
		goto done;
	}

	if (trans->status != -EBUSY) {
    2e24:	6843      	ldr	r3, [r0, #4]
    2e26:	3310      	adds	r3, #16
    2e28:	d107      	bne.n	2e3a <usb_cancel_transfer+0x2e>
		goto done;
	}

	trans->status = -ECANCELED;
    2e2a:	f06f 038b 	mvn.w	r3, #139	; 0x8b
    2e2e:	6043      	str	r3, [r0, #4]
	k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2e30:	f100 012c 	add.w	r1, r0, #44	; 0x2c
    2e34:	4803      	ldr	r0, [pc, #12]	; (2e44 <usb_cancel_transfer+0x38>)
    2e36:	f007 faee 	bl	a416 <k_work_submit_to_queue>
	__asm__ volatile(
    2e3a:	f384 8811 	msr	BASEPRI, r4
    2e3e:	f3bf 8f6f 	isb	sy

done:
	irq_unlock(key);
}
    2e42:	bd10      	pop	{r4, pc}
    2e44:	200003d0 	.word	0x200003d0

00002e48 <usb_cancel_transfers>:

void usb_cancel_transfers(void)
{
    2e48:	b570      	push	{r4, r5, r6, lr}
    2e4a:	4c0f      	ldr	r4, [pc, #60]	; (2e88 <usb_cancel_transfers+0x40>)
    2e4c:	2504      	movs	r5, #4
	__asm__ volatile(
    2e4e:	f04f 0320 	mov.w	r3, #32
    2e52:	f3ef 8611 	mrs	r6, BASEPRI
    2e56:	f383 8812 	msr	BASEPRI_MAX, r3
    2e5a:	f3bf 8f6f 	isb	sy
		struct usb_transfer_data *trans = &ut_data[i];
		unsigned int key;

		key = irq_lock();

		if (trans->status == -EBUSY) {
    2e5e:	6863      	ldr	r3, [r4, #4]
    2e60:	3310      	adds	r3, #16
    2e62:	d107      	bne.n	2e74 <usb_cancel_transfers+0x2c>
			trans->status = -ECANCELED;
    2e64:	f06f 038b 	mvn.w	r3, #139	; 0x8b
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2e68:	4808      	ldr	r0, [pc, #32]	; (2e8c <usb_cancel_transfers+0x44>)
			trans->status = -ECANCELED;
    2e6a:	6063      	str	r3, [r4, #4]
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2e6c:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    2e70:	f007 fad1 	bl	a416 <k_work_submit_to_queue>
	__asm__ volatile(
    2e74:	f386 8811 	msr	BASEPRI, r6
    2e78:	f3bf 8f6f 	isb	sy
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2e7c:	3d01      	subs	r5, #1
    2e7e:	f104 0440 	add.w	r4, r4, #64	; 0x40
    2e82:	d1e4      	bne.n	2e4e <usb_cancel_transfers+0x6>
			LOG_DBG("Cancel transfer for ep: 0x%02x", trans->ep);
		}

		irq_unlock(key);
	}
}
    2e84:	bd70      	pop	{r4, r5, r6, pc}
    2e86:	bf00      	nop
    2e88:	200007dc 	.word	0x200007dc
    2e8c:	200003d0 	.word	0x200003d0

00002e90 <usb_transfer_init>:
	return pdata.tsize;
}

/* Init transfer slots */
int usb_transfer_init(void)
{
    2e90:	b570      	push	{r4, r5, r6, lr}
    2e92:	4c0a      	ldr	r4, [pc, #40]	; (2ebc <usb_transfer_init+0x2c>)
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
		k_work_init(&ut_data[i].work, usb_transfer_work);
    2e94:	4e0a      	ldr	r6, [pc, #40]	; (2ec0 <usb_transfer_init+0x30>)
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2e96:	2500      	movs	r5, #0
		k_work_init(&ut_data[i].work, usb_transfer_work);
    2e98:	4631      	mov	r1, r6
    2e9a:	4620      	mov	r0, r4
    2e9c:	f007 fa9e 	bl	a3dc <k_work_init>
	return z_impl_k_sem_init(sem, initial_count, limit);
    2ea0:	2201      	movs	r2, #1
    2ea2:	f1a4 0010 	sub.w	r0, r4, #16
    2ea6:	4611      	mov	r1, r2
	for (size_t i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2ea8:	3501      	adds	r5, #1
    2eaa:	f007 fa5a 	bl	a362 <z_impl_k_sem_init>
    2eae:	2d04      	cmp	r5, #4
    2eb0:	f104 0440 	add.w	r4, r4, #64	; 0x40
    2eb4:	d1f0      	bne.n	2e98 <usb_transfer_init+0x8>
		k_sem_init(&ut_data[i].sem, 1, 1);
	}

	return 0;
}
    2eb6:	2000      	movs	r0, #0
    2eb8:	bd70      	pop	{r4, r5, r6, pc}
    2eba:	bf00      	nop
    2ebc:	20000808 	.word	0x20000808
    2ec0:	00002bc5 	.word	0x00002bc5

00002ec4 <cdc_acm_class_handle_req>:
 *
 * @return  0 on success, negative errno code on fail.
 */
int cdc_acm_class_handle_req(struct usb_setup_packet *setup,
			     int32_t *len, uint8_t **data)
{
    2ec4:	b570      	push	{r4, r5, r6, lr}
    2ec6:	4604      	mov	r4, r0
    2ec8:	460e      	mov	r6, r1
	struct cdc_acm_dev_data_t *dev_data;
	struct usb_dev_data *common;
	uint32_t rate;
	uint32_t new_rate;

	common = usb_get_dev_data_by_iface(&cdc_acm_data_devlist,
    2eca:	7901      	ldrb	r1, [r0, #4]
    2ecc:	4812      	ldr	r0, [pc, #72]	; (2f18 <cdc_acm_class_handle_req+0x54>)
{
    2ece:	4615      	mov	r5, r2
	common = usb_get_dev_data_by_iface(&cdc_acm_data_devlist,
    2ed0:	f006 fc1d 	bl	970e <usb_get_dev_data_by_iface>
					   (uint8_t)setup->wIndex);
	if (common == NULL) {
    2ed4:	b1e8      	cbz	r0, 2f12 <cdc_acm_class_handle_req+0x4e>
		return -ENODEV;
	}

	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);

	if (usb_reqtype_is_to_device(setup)) {
    2ed6:	f994 2000 	ldrsb.w	r2, [r4]
		switch (setup->bRequest) {
    2eda:	7863      	ldrb	r3, [r4, #1]
	if (usb_reqtype_is_to_device(setup)) {
    2edc:	2a00      	cmp	r2, #0
    2ede:	db11      	blt.n	2f04 <cdc_acm_class_handle_req+0x40>
		switch (setup->bRequest) {
    2ee0:	2b20      	cmp	r3, #32
    2ee2:	d004      	beq.n	2eee <cdc_acm_class_handle_req+0x2a>
    2ee4:	2b22      	cmp	r3, #34	; 0x22
    2ee6:	d009      	beq.n	2efc <cdc_acm_class_handle_req+0x38>
		}
	}

	LOG_DBG("CDC ACM bmRequestType 0x%02x bRequest 0x%02x unsupported",
		setup->bmRequestType, setup->bRequest);
	return -ENOTSUP;
    2ee8:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2eec:	e005      	b.n	2efa <cdc_acm_class_handle_req+0x36>
			memcpy(&dev_data->line_coding, *data,
    2eee:	6829      	ldr	r1, [r5, #0]
    2ef0:	2207      	movs	r2, #7
    2ef2:	3810      	subs	r0, #16
    2ef4:	f006 fd71 	bl	99da <memcpy>
			return 0;
    2ef8:	2000      	movs	r0, #0
}
    2efa:	bd70      	pop	{r4, r5, r6, pc}
			dev_data->line_state = (uint8_t)setup->wValue;
    2efc:	8863      	ldrh	r3, [r4, #2]
    2efe:	f800 3c09 	strb.w	r3, [r0, #-9]
			return 0;
    2f02:	e7f9      	b.n	2ef8 <cdc_acm_class_handle_req+0x34>
		if (setup->bRequest == GET_LINE_CODING) {
    2f04:	2b21      	cmp	r3, #33	; 0x21
    2f06:	d1ef      	bne.n	2ee8 <cdc_acm_class_handle_req+0x24>
			*data = (uint8_t *)(&dev_data->line_coding);
    2f08:	3810      	subs	r0, #16
			*len = sizeof(dev_data->line_coding);
    2f0a:	2307      	movs	r3, #7
			*data = (uint8_t *)(&dev_data->line_coding);
    2f0c:	6028      	str	r0, [r5, #0]
			*len = sizeof(dev_data->line_coding);
    2f0e:	6033      	str	r3, [r6, #0]
			return 0;
    2f10:	e7f2      	b.n	2ef8 <cdc_acm_class_handle_req+0x34>
		return -ENODEV;
    2f12:	f06f 0012 	mvn.w	r0, #18
    2f16:	e7f0      	b.n	2efa <cdc_acm_class_handle_req+0x36>
    2f18:	200008dc 	.word	0x200008dc

00002f1c <cdc_acm_int_in>:
 *
 * @param ep        Endpoint address.
 * @param ep_status Endpoint status code.
 */
static void cdc_acm_int_in(uint8_t ep, enum usb_dc_ep_cb_status_code ep_status)
{
    2f1c:	b508      	push	{r3, lr}
    2f1e:	4601      	mov	r1, r0
	struct cdc_acm_dev_data_t *dev_data;
	struct usb_dev_data *common;

	ARG_UNUSED(ep_status);

	common = usb_get_dev_data_by_ep(&cdc_acm_data_devlist, ep);
    2f20:	4803      	ldr	r0, [pc, #12]	; (2f30 <cdc_acm_int_in+0x14>)
    2f22:	f006 fc02 	bl	972a <usb_get_dev_data_by_ep>
	if (common == NULL) {
    2f26:	b110      	cbz	r0, 2f2e <cdc_acm_int_in+0x12>
		return;
	}

	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);

	dev_data->notification_sent = 1U;
    2f28:	2301      	movs	r3, #1
    2f2a:	f800 3c07 	strb.w	r3, [r0, #-7]
	LOG_DBG("CDC_IntIN EP[%x]\r", ep);
}
    2f2e:	bd08      	pop	{r3, pc}
    2f30:	200008dc 	.word	0x200008dc

00002f34 <cdc_acm_irq_rx_enable>:
 *
 * @param dev CDC ACM device struct.
 */
static void cdc_acm_irq_rx_enable(const struct device *dev)
{
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    2f34:	6901      	ldr	r1, [r0, #16]

	dev_data->rx_irq_ena = true;
    2f36:	2301      	movs	r3, #1
    2f38:	f881 304b 	strb.w	r3, [r1, #75]	; 0x4b

	if (dev_data->cb && dev_data->rx_ready) {
    2f3c:	680b      	ldr	r3, [r1, #0]
    2f3e:	b133      	cbz	r3, 2f4e <cdc_acm_irq_rx_enable+0x1a>
    2f40:	f891 3049 	ldrb.w	r3, [r1, #73]	; 0x49
    2f44:	b11b      	cbz	r3, 2f4e <cdc_acm_irq_rx_enable+0x1a>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    2f46:	4802      	ldr	r0, [pc, #8]	; (2f50 <cdc_acm_irq_rx_enable+0x1c>)
    2f48:	3108      	adds	r1, #8
    2f4a:	f007 ba64 	b.w	a416 <k_work_submit_to_queue>
	}
}
    2f4e:	4770      	bx	lr
    2f50:	200003d0 	.word	0x200003d0

00002f54 <cdc_acm_irq_tx_enable>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    2f54:	6901      	ldr	r1, [r0, #16]
	dev_data->tx_irq_ena = true;
    2f56:	2301      	movs	r3, #1
    2f58:	f881 304a 	strb.w	r3, [r1, #74]	; 0x4a
	if (dev_data->cb && dev_data->tx_ready) {
    2f5c:	680b      	ldr	r3, [r1, #0]
    2f5e:	b133      	cbz	r3, 2f6e <cdc_acm_irq_tx_enable+0x1a>
    2f60:	f891 3048 	ldrb.w	r3, [r1, #72]	; 0x48
    2f64:	b11b      	cbz	r3, 2f6e <cdc_acm_irq_tx_enable+0x1a>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    2f66:	4802      	ldr	r0, [pc, #8]	; (2f70 <cdc_acm_irq_tx_enable+0x1c>)
    2f68:	3108      	adds	r1, #8
    2f6a:	f007 ba54 	b.w	a416 <k_work_submit_to_queue>
}
    2f6e:	4770      	bx	lr
    2f70:	200003d0 	.word	0x200003d0

00002f74 <cdc_acm_reset_port>:
	dev_data->line_coding = (struct cdc_acm_line_coding)
    2f74:	4a0d      	ldr	r2, [pc, #52]	; (2fac <cdc_acm_reset_port+0x38>)
{
    2f76:	4603      	mov	r3, r0
	dev_data->tx_ready = false;
    2f78:	2100      	movs	r1, #0
    2f7a:	f8a0 1048 	strh.w	r1, [r0, #72]	; 0x48
	dev_data->line_coding = (struct cdc_acm_line_coding)
    2f7e:	6810      	ldr	r0, [r2, #0]
    2f80:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
    2f84:	8890      	ldrh	r0, [r2, #4]
    2f86:	7992      	ldrb	r2, [r2, #6]
    2f88:	f8a3 0098 	strh.w	r0, [r3, #152]	; 0x98
    2f8c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
	dev_data->serial_state = 0;
    2f90:	f883 109c 	strb.w	r1, [r3, #156]	; 0x9c
	dev_data->line_state = 0;
    2f94:	f883 109b 	strb.w	r1, [r3, #155]	; 0x9b
	dev_data->configured = false;
    2f98:	f8a3 109e 	strh.w	r1, [r3, #158]	; 0x9e
	dev_data->rx_paused = false;
    2f9c:	f883 10a0 	strb.w	r1, [r3, #160]	; 0xa0
	memset(&dev_data->rx_buf, 0, CDC_ACM_BUFFER_SIZE);
    2fa0:	2240      	movs	r2, #64	; 0x40
    2fa2:	f103 004c 	add.w	r0, r3, #76	; 0x4c
    2fa6:	f006 bd23 	b.w	99f0 <memset>
    2faa:	bf00      	nop
    2fac:	0000ab50 	.word	0x0000ab50

00002fb0 <cdc_acm_fifo_fill>:
{
    2fb0:	b538      	push	{r3, r4, r5, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    2fb2:	6905      	ldr	r5, [r0, #16]
	if (!dev_data->configured || dev_data->suspended) {
    2fb4:	f895 009e 	ldrb.w	r0, [r5, #158]	; 0x9e
    2fb8:	b188      	cbz	r0, 2fde <cdc_acm_fifo_fill+0x2e>
    2fba:	f895 309f 	ldrb.w	r3, [r5, #159]	; 0x9f
    2fbe:	b97b      	cbnz	r3, 2fe0 <cdc_acm_fifo_fill+0x30>
	dev_data->tx_ready = false;
    2fc0:	f885 3048 	strb.w	r3, [r5, #72]	; 0x48
	wrote = ring_buf_put(dev_data->tx_ringbuf, tx_data, len);
    2fc4:	f8d5 0090 	ldr.w	r0, [r5, #144]	; 0x90
    2fc8:	f006 fafa 	bl	95c0 <ring_buf_put>
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_NO_WAIT);
    2fcc:	2200      	movs	r2, #0
	wrote = ring_buf_put(dev_data->tx_ringbuf, tx_data, len);
    2fce:	4604      	mov	r4, r0
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_NO_WAIT);
    2fd0:	2300      	movs	r3, #0
    2fd2:	4804      	ldr	r0, [pc, #16]	; (2fe4 <cdc_acm_fifo_fill+0x34>)
    2fd4:	f105 0118 	add.w	r1, r5, #24
    2fd8:	f005 f81a 	bl	8010 <k_work_schedule_for_queue>
	return wrote;
    2fdc:	4620      	mov	r0, r4
}
    2fde:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
    2fe0:	2000      	movs	r0, #0
    2fe2:	e7fc      	b.n	2fde <cdc_acm_fifo_fill+0x2e>
    2fe4:	200003d0 	.word	0x200003d0

00002fe8 <cdc_acm_poll_out>:
 * is not ready, no data is transferred to the buffer, that is, c is dropped.
 * If the USB subsystem is ready and the buffer is full, the first character
 * from the tx_ringbuf is removed to make room for the new character.
 */
static void cdc_acm_poll_out(const struct device *dev, unsigned char c)
{
    2fe8:	b513      	push	{r0, r1, r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    2fea:	6904      	ldr	r4, [r0, #16]
{
    2fec:	f88d 1007 	strb.w	r1, [sp, #7]

	if (!dev_data->configured || dev_data->suspended) {
    2ff0:	f894 309e 	ldrb.w	r3, [r4, #158]	; 0x9e
    2ff4:	b1a3      	cbz	r3, 3020 <cdc_acm_poll_out+0x38>
    2ff6:	f894 309f 	ldrb.w	r3, [r4, #159]	; 0x9f
    2ffa:	b98b      	cbnz	r3, 3020 <cdc_acm_poll_out+0x38>
		return;
	}

	dev_data->tx_ready = false;

	if (!ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
    2ffc:	f10d 0107 	add.w	r1, sp, #7
    3000:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
	dev_data->tx_ready = false;
    3004:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
	if (!ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
    3008:	2201      	movs	r2, #1
    300a:	f006 fad9 	bl	95c0 <ring_buf_put>
    300e:	4601      	mov	r1, r0
    3010:	b140      	cbz	r0, 3024 <cdc_acm_poll_out+0x3c>

	/* Schedule with minimal timeout to make it possible to send more than
	 * one byte per USB transfer. The latency increase is negligible while
	 * the increased throughput and reduced CPU usage is easily observable.
	 */
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_MSEC(1));
    3012:	480d      	ldr	r0, [pc, #52]	; (3048 <cdc_acm_poll_out+0x60>)
    3014:	2221      	movs	r2, #33	; 0x21
    3016:	2300      	movs	r3, #0
    3018:	f104 0118 	add.w	r1, r4, #24
    301c:	f004 fff8 	bl	8010 <k_work_schedule_for_queue>
}
    3020:	b002      	add	sp, #8
    3022:	bd10      	pop	{r4, pc}
		if (!ring_buf_get(dev_data->tx_ringbuf, NULL, 1) ||
    3024:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
    3028:	2201      	movs	r2, #1
    302a:	f006 fb1d 	bl	9668 <ring_buf_get>
    302e:	2800      	cmp	r0, #0
    3030:	d0f6      	beq.n	3020 <cdc_acm_poll_out+0x38>
		    !ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
    3032:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
    3036:	2201      	movs	r2, #1
    3038:	f10d 0107 	add.w	r1, sp, #7
    303c:	f006 fac0 	bl	95c0 <ring_buf_put>
		if (!ring_buf_get(dev_data->tx_ringbuf, NULL, 1) ||
    3040:	2800      	cmp	r0, #0
    3042:	d1e6      	bne.n	3012 <cdc_acm_poll_out+0x2a>
    3044:	e7ec      	b.n	3020 <cdc_acm_poll_out+0x38>
    3046:	bf00      	nop
    3048:	200003d0 	.word	0x200003d0

0000304c <tx_work_handler>:
{
    304c:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct usb_cfg_data *cfg = (void *)dev->config;
    304e:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
	uint8_t ep = cfg->endpoint[ACM_IN_EP_IDX].ep_addr;
    3052:	685b      	ldr	r3, [r3, #4]
    3054:	6a1b      	ldr	r3, [r3, #32]
    3056:	7d1f      	ldrb	r7, [r3, #20]
{
    3058:	b085      	sub	sp, #20
    305a:	4605      	mov	r5, r0
	if (usb_transfer_is_busy(ep)) {
    305c:	4638      	mov	r0, r7
    305e:	f006 fb7a 	bl	9756 <usb_transfer_is_busy>
    3062:	4606      	mov	r6, r0
    3064:	b9e0      	cbnz	r0, 30a0 <tx_work_handler+0x54>
	len = ring_buf_get_claim(dev_data->tx_ringbuf, &data,
    3066:	6fa8      	ldr	r0, [r5, #120]	; 0x78
    3068:	f44f 6280 	mov.w	r2, #1024	; 0x400
    306c:	a903      	add	r1, sp, #12
    306e:	f006 fac6 	bl	95fe <ring_buf_get_claim>
	if (!len) {
    3072:	4604      	mov	r4, r0
    3074:	b1a0      	cbz	r0, 30a0 <tx_work_handler+0x54>
	if (!(len % CONFIG_CDC_ACM_BULK_EP_MPS)) {
    3076:	0683      	lsls	r3, r0, #26
	struct cdc_acm_dev_data_t *dev_data =
    3078:	f1a5 0318 	sub.w	r3, r5, #24
		len -= 1;
    307c:	bf08      	it	eq
    307e:	f100 34ff 	addeq.w	r4, r0, #4294967295	; 0xffffffff
	dev_data->tx_ready = false;
    3082:	f885 6030 	strb.w	r6, [r5, #48]	; 0x30
	usb_transfer(ep, data, len, USB_TRANS_WRITE,
    3086:	9301      	str	r3, [sp, #4]
    3088:	4b06      	ldr	r3, [pc, #24]	; (30a4 <tx_work_handler+0x58>)
    308a:	9903      	ldr	r1, [sp, #12]
    308c:	9300      	str	r3, [sp, #0]
    308e:	4622      	mov	r2, r4
    3090:	2302      	movs	r3, #2
    3092:	4638      	mov	r0, r7
    3094:	f7ff fe48 	bl	2d28 <usb_transfer>
	ring_buf_get_finish(dev_data->tx_ringbuf, len);
    3098:	6fa8      	ldr	r0, [r5, #120]	; 0x78
    309a:	4621      	mov	r1, r4
    309c:	f006 facf 	bl	963e <ring_buf_get_finish>
}
    30a0:	b005      	add	sp, #20
    30a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30a4:	000030a9 	.word	0x000030a9

000030a8 <cdc_acm_write_cb>:
{
    30a8:	b510      	push	{r4, lr}
	dev_data->tx_ready = true;
    30aa:	2301      	movs	r3, #1
    30ac:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
	if (dev_data->cb && dev_data->tx_irq_ena) {
    30b0:	6813      	ldr	r3, [r2, #0]
{
    30b2:	4614      	mov	r4, r2
	if (dev_data->cb && dev_data->tx_irq_ena) {
    30b4:	b13b      	cbz	r3, 30c6 <cdc_acm_write_cb+0x1e>
    30b6:	f892 304a 	ldrb.w	r3, [r2, #74]	; 0x4a
    30ba:	b123      	cbz	r3, 30c6 <cdc_acm_write_cb+0x1e>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    30bc:	480a      	ldr	r0, [pc, #40]	; (30e8 <cdc_acm_write_cb+0x40>)
    30be:	f102 0108 	add.w	r1, r2, #8
    30c2:	f007 f9a8 	bl	a416 <k_work_submit_to_queue>
	if (ring_buf_is_empty(dev_data->tx_ringbuf)) {
    30c6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    30ca:	689a      	ldr	r2, [r3, #8]
    30cc:	691b      	ldr	r3, [r3, #16]
    30ce:	429a      	cmp	r2, r3
    30d0:	d008      	beq.n	30e4 <cdc_acm_write_cb+0x3c>
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_NO_WAIT);
    30d2:	f104 0118 	add.w	r1, r4, #24
    30d6:	4804      	ldr	r0, [pc, #16]	; (30e8 <cdc_acm_write_cb+0x40>)
}
    30d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_work_schedule_for_queue(&USB_WORK_Q, &dev_data->tx_work, K_NO_WAIT);
    30dc:	2200      	movs	r2, #0
    30de:	2300      	movs	r3, #0
    30e0:	f004 bf96 	b.w	8010 <k_work_schedule_for_queue>
}
    30e4:	bd10      	pop	{r4, pc}
    30e6:	bf00      	nop
    30e8:	200003d0 	.word	0x200003d0

000030ec <cdc_acm_init>:
{
    30ec:	b510      	push	{r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    30ee:	6904      	ldr	r4, [r0, #16]
	parent->next = child;
    30f0:	2300      	movs	r3, #0
    30f2:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    30f6:	4b0c      	ldr	r3, [pc, #48]	; (3128 <cdc_acm_init+0x3c>)
	dev_data->common.dev = dev;
    30f8:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
    30fc:	6859      	ldr	r1, [r3, #4]
	sys_slist_append(&cdc_acm_data_devlist, &dev_data->common.node);
    30fe:	f104 02a8 	add.w	r2, r4, #168	; 0xa8
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    3102:	b969      	cbnz	r1, 3120 <cdc_acm_init+0x34>
	list->head = node;
    3104:	e9c3 2200 	strd	r2, r2, [r3]
	k_work_init(&dev_data->cb_work, cdc_acm_irq_callback_work_handler);
    3108:	f104 0008 	add.w	r0, r4, #8
    310c:	4907      	ldr	r1, [pc, #28]	; (312c <cdc_acm_init+0x40>)
    310e:	f007 f965 	bl	a3dc <k_work_init>
	k_work_init_delayable(&dev_data->tx_work, tx_work_handler);
    3112:	f104 0018 	add.w	r0, r4, #24
    3116:	4906      	ldr	r1, [pc, #24]	; (3130 <cdc_acm_init+0x44>)
    3118:	f007 f98e 	bl	a438 <k_work_init_delayable>
}
    311c:	2000      	movs	r0, #0
    311e:	bd10      	pop	{r4, pc}
	parent->next = child;
    3120:	600a      	str	r2, [r1, #0]
	list->tail = node;
    3122:	605a      	str	r2, [r3, #4]
}
    3124:	e7f0      	b.n	3108 <cdc_acm_init+0x1c>
    3126:	bf00      	nop
    3128:	200008dc 	.word	0x200008dc
    312c:	00009781 	.word	0x00009781
    3130:	0000304d 	.word	0x0000304d

00003134 <cdc_acm_send_notification.isra.0>:
static int cdc_acm_send_notification(const struct device *dev,
    3134:	b530      	push	{r4, r5, lr}
	notification.wIndex = 0U;
    3136:	f44f 3300 	mov.w	r3, #131072	; 0x20000
	struct usb_cfg_data * const cfg = (void *)dev->config;
    313a:	6842      	ldr	r2, [r0, #4]
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    313c:	6905      	ldr	r5, [r0, #16]
	while (!((volatile uint8_t)dev_data->notification_sent)) {
    313e:	4c0d      	ldr	r4, [pc, #52]	; (3174 <cdc_acm_send_notification.isra.0+0x40>)
static int cdc_acm_send_notification(const struct device *dev,
    3140:	b085      	sub	sp, #20
	notification.wIndex = 0U;
    3142:	f242 00a1 	movw	r0, #8353	; 0x20a1
    3146:	e9cd 0301 	strd	r0, r3, [sp, #4]
	dev_data->notification_sent = 0U;
    314a:	2300      	movs	r3, #0
    314c:	f885 309d 	strb.w	r3, [r5, #157]	; 0x9d
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
    3150:	6a10      	ldr	r0, [r2, #32]
	notification.data = sys_cpu_to_le16(serial_state);
    3152:	f8ad 100c 	strh.w	r1, [sp, #12]
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
    3156:	7900      	ldrb	r0, [r0, #4]
    3158:	220a      	movs	r2, #10
    315a:	a901      	add	r1, sp, #4
    315c:	f006 fab3 	bl	96c6 <usb_write>
	while (!((volatile uint8_t)dev_data->notification_sent)) {
    3160:	f895 309d 	ldrb.w	r3, [r5, #157]	; 0x9d
    3164:	b923      	cbnz	r3, 3170 <cdc_acm_send_notification.isra.0+0x3c>
	z_impl_k_busy_wait(usec_to_wait);
    3166:	2001      	movs	r0, #1
    3168:	f007 fa89 	bl	a67e <z_impl_k_busy_wait>
		if (++cnt > CDC_CONTROL_SERIAL_STATE_TIMEOUT_US) {
    316c:	3c01      	subs	r4, #1
    316e:	d1f7      	bne.n	3160 <cdc_acm_send_notification.isra.0+0x2c>
}
    3170:	b005      	add	sp, #20
    3172:	bd30      	pop	{r4, r5, pc}
    3174:	000186a1 	.word	0x000186a1

00003178 <cdc_acm_read_cb>:
{
    3178:	b573      	push	{r0, r1, r4, r5, r6, lr}
    317a:	4614      	mov	r4, r2
	wrote = ring_buf_put(dev_data->rx_ringbuf, dev_data->rx_buf, size);
    317c:	f102 064c 	add.w	r6, r2, #76	; 0x4c
	if (size <= 0) {
    3180:	1e0a      	subs	r2, r1, #0
{
    3182:	4605      	mov	r5, r0
	if (size <= 0) {
    3184:	dd1f      	ble.n	31c6 <cdc_acm_read_cb+0x4e>
	wrote = ring_buf_put(dev_data->rx_ringbuf, dev_data->rx_buf, size);
    3186:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    318a:	4631      	mov	r1, r6
    318c:	f006 fa18 	bl	95c0 <ring_buf_put>
	dev_data->rx_ready = true;
    3190:	2301      	movs	r3, #1
    3192:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
	if (dev_data->cb && dev_data->rx_irq_ena) {
    3196:	6823      	ldr	r3, [r4, #0]
    3198:	b13b      	cbz	r3, 31aa <cdc_acm_read_cb+0x32>
    319a:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
    319e:	b123      	cbz	r3, 31aa <cdc_acm_read_cb+0x32>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    31a0:	480e      	ldr	r0, [pc, #56]	; (31dc <cdc_acm_read_cb+0x64>)
    31a2:	f104 0108 	add.w	r1, r4, #8
    31a6:	f007 f936 	bl	a416 <k_work_submit_to_queue>
	if (ring_buf_space_get(dev_data->rx_ringbuf) < sizeof(dev_data->rx_buf)) {
    31aa:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 *
 * @return Ring buffer free space (in bytes).
 */
static inline uint32_t ring_buf_space_get(struct ring_buf *buf)
{
	return buf->size - (buf->put_head - buf->get_tail);
    31ae:	684b      	ldr	r3, [r1, #4]
    31b0:	694a      	ldr	r2, [r1, #20]
    31b2:	1a9a      	subs	r2, r3, r2
    31b4:	69cb      	ldr	r3, [r1, #28]
    31b6:	1a9b      	subs	r3, r3, r2
    31b8:	2b3f      	cmp	r3, #63	; 0x3f
    31ba:	d804      	bhi.n	31c6 <cdc_acm_read_cb+0x4e>
		dev_data->rx_paused = true;
    31bc:	2301      	movs	r3, #1
    31be:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
}
    31c2:	b002      	add	sp, #8
    31c4:	bd70      	pop	{r4, r5, r6, pc}
	usb_transfer(ep, dev_data->rx_buf, sizeof(dev_data->rx_buf),
    31c6:	4b06      	ldr	r3, [pc, #24]	; (31e0 <cdc_acm_read_cb+0x68>)
    31c8:	9300      	str	r3, [sp, #0]
    31ca:	9401      	str	r4, [sp, #4]
    31cc:	2301      	movs	r3, #1
    31ce:	2240      	movs	r2, #64	; 0x40
    31d0:	4631      	mov	r1, r6
    31d2:	4628      	mov	r0, r5
    31d4:	f7ff fda8 	bl	2d28 <usb_transfer>
    31d8:	e7f3      	b.n	31c2 <cdc_acm_read_cb+0x4a>
    31da:	bf00      	nop
    31dc:	200003d0 	.word	0x200003d0
    31e0:	00003179 	.word	0x00003179

000031e4 <cdc_acm_dev_status_cb>:
{
    31e4:	b538      	push	{r3, r4, r5, lr}
    31e6:	460d      	mov	r5, r1
	common = usb_get_dev_data_by_cfg(&cdc_acm_data_devlist, cfg);
    31e8:	4601      	mov	r1, r0
    31ea:	481e      	ldr	r0, [pc, #120]	; (3264 <cdc_acm_dev_status_cb+0x80>)
    31ec:	f006 fa83 	bl	96f6 <usb_get_dev_data_by_cfg>
	if (common == NULL) {
    31f0:	4604      	mov	r4, r0
    31f2:	b380      	cbz	r0, 3256 <cdc_acm_dev_status_cb+0x72>
	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);
    31f4:	4602      	mov	r2, r0
	switch (status) {
    31f6:	1e69      	subs	r1, r5, #1
	struct usb_cfg_data *cfg = (void *)dev->config;
    31f8:	f852 39a4 	ldr.w	r3, [r2], #-164
    31fc:	685b      	ldr	r3, [r3, #4]
	switch (status) {
    31fe:	2905      	cmp	r1, #5
    3200:	d829      	bhi.n	3256 <cdc_acm_dev_status_cb+0x72>
    3202:	e8df f001 	tbb	[pc, r1]
    3206:	2820      	.short	0x2820
    3208:	29252003 	.word	0x29252003
		if (!dev_data->configured) {
    320c:	f814 1c06 	ldrb.w	r1, [r4, #-6]
    3210:	b931      	cbnz	r1, 3220 <cdc_acm_dev_status_cb+0x3c>
			cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr, 0,
    3212:	6a1b      	ldr	r3, [r3, #32]
    3214:	7b18      	ldrb	r0, [r3, #12]
    3216:	f7ff ffaf 	bl	3178 <cdc_acm_read_cb>
			dev_data->configured = true;
    321a:	2301      	movs	r3, #1
    321c:	f804 3c06 	strb.w	r3, [r4, #-6]
		if (!dev_data->tx_ready) {
    3220:	f814 3c5c 	ldrb.w	r3, [r4, #-92]
    3224:	b9bb      	cbnz	r3, 3256 <cdc_acm_dev_status_cb+0x72>
			dev_data->tx_ready = true;
    3226:	2301      	movs	r3, #1
    3228:	f804 3c5c 	strb.w	r3, [r4, #-92]
			if (dev_data->cb != NULL && dev_data->tx_irq_ena) {
    322c:	f854 3ca4 	ldr.w	r3, [r4, #-164]
    3230:	b18b      	cbz	r3, 3256 <cdc_acm_dev_status_cb+0x72>
    3232:	f814 3c5a 	ldrb.w	r3, [r4, #-90]
    3236:	b173      	cbz	r3, 3256 <cdc_acm_dev_status_cb+0x72>
				k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    3238:	f1a4 019c 	sub.w	r1, r4, #156	; 0x9c
    323c:	480a      	ldr	r0, [pc, #40]	; (3268 <cdc_acm_dev_status_cb+0x84>)
}
    323e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    3242:	f007 b8e8 	b.w	a416 <k_work_submit_to_queue>
}
    3246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		cdc_acm_reset_port(dev_data);
    324a:	4610      	mov	r0, r2
    324c:	f7ff be92 	b.w	2f74 <cdc_acm_reset_port>
		dev_data->suspended = true;
    3250:	2301      	movs	r3, #1
			dev_data->suspended = false;
    3252:	f804 3c05 	strb.w	r3, [r4, #-5]
}
    3256:	bd38      	pop	{r3, r4, r5, pc}
		if (dev_data->suspended) {
    3258:	f814 3c05 	ldrb.w	r3, [r4, #-5]
    325c:	2b00      	cmp	r3, #0
    325e:	d0fa      	beq.n	3256 <cdc_acm_dev_status_cb+0x72>
			dev_data->suspended = false;
    3260:	2300      	movs	r3, #0
    3262:	e7f6      	b.n	3252 <cdc_acm_dev_status_cb+0x6e>
    3264:	200008dc 	.word	0x200008dc
    3268:	200003d0 	.word	0x200003d0

0000326c <z_usb_work_q_init>:
K_KERNEL_STACK_DEFINE(z_usb_work_q_stack, CONFIG_USB_WORKQUEUE_STACK_SIZE);

struct k_work_q z_usb_work_q;

static int z_usb_work_q_init(void)
{
    326c:	b537      	push	{r0, r1, r2, r4, r5, lr}

	k_work_queue_start(&z_usb_work_q,
    326e:	4d09      	ldr	r5, [pc, #36]	; (3294 <z_usb_work_q_init+0x28>)
    3270:	4909      	ldr	r1, [pc, #36]	; (3298 <z_usb_work_q_init+0x2c>)
    3272:	2400      	movs	r4, #0
    3274:	9400      	str	r4, [sp, #0]
    3276:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    327a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    327e:	4628      	mov	r0, r5
    3280:	f004 fe8e 	bl	7fa0 <k_work_queue_start>
	return z_impl_k_thread_name_set(thread, str);
    3284:	4905      	ldr	r1, [pc, #20]	; (329c <z_usb_work_q_init+0x30>)
    3286:	4628      	mov	r0, r5
    3288:	f006 ffd7 	bl	a23a <z_impl_k_thread_name_set>
			   K_KERNEL_STACK_SIZEOF(z_usb_work_q_stack),
			   CONFIG_USB_WORKQUEUE_PRIORITY, NULL);
	k_thread_name_set(&z_usb_work_q.thread, "usbworkq");

	return 0;
}
    328c:	4620      	mov	r0, r4
    328e:	b003      	add	sp, #12
    3290:	bd30      	pop	{r4, r5, pc}
    3292:	bf00      	nop
    3294:	200003d0 	.word	0x200003d0
    3298:	20001c40 	.word	0x20001c40
    329c:	0000af46 	.word	0x0000af46

000032a0 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    32a0:	4801      	ldr	r0, [pc, #4]	; (32a8 <nrf_cc3xx_platform_abort_init+0x8>)
    32a2:	f005 bc41 	b.w	8b28 <nrf_cc3xx_platform_set_abort>
    32a6:	bf00      	nop
    32a8:	0000abbc 	.word	0x0000abbc

000032ac <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    32ac:	b538      	push	{r3, r4, r5, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    32ae:	4604      	mov	r4, r0
    32b0:	b918      	cbnz	r0, 32ba <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    32b2:	4b0f      	ldr	r3, [pc, #60]	; (32f0 <mutex_free_platform+0x44>)
    32b4:	480f      	ldr	r0, [pc, #60]	; (32f4 <mutex_free_platform+0x48>)
    32b6:	685b      	ldr	r3, [r3, #4]
    32b8:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    32ba:	6861      	ldr	r1, [r4, #4]
    32bc:	f5b1 3f68 	cmp.w	r1, #237568	; 0x3a000
    32c0:	d00f      	beq.n	32e2 <mutex_free_platform+0x36>
    32c2:	f5b1 0f68 	cmp.w	r1, #15204352	; 0xe80000
    32c6:	d00c      	beq.n	32e2 <mutex_free_platform+0x36>
        /*Nothing to free*/
        return;
    }

    /* Check if we are freeing a mutex that isn't initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    32c8:	4d0b      	ldr	r5, [pc, #44]	; (32f8 <mutex_free_platform+0x4c>)
    32ca:	42a9      	cmp	r1, r5
    32cc:	d009      	beq.n	32e2 <mutex_free_platform+0x36>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    32ce:	f411 6168 	ands.w	r1, r1, #3712	; 0xe80
    32d2:	d007      	beq.n	32e4 <mutex_free_platform+0x38>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    32d4:	4809      	ldr	r0, [pc, #36]	; (32fc <mutex_free_platform+0x50>)
    32d6:	4621      	mov	r1, r4
    32d8:	f006 ff80 	bl	a1dc <k_mem_slab_free>
        mutex->mutex = NULL;
    32dc:	2300      	movs	r3, #0
    32de:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    32e0:	6065      	str	r5, [r4, #4]
}
    32e2:	bd38      	pop	{r3, r4, r5, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    32e4:	6820      	ldr	r0, [r4, #0]
    32e6:	2214      	movs	r2, #20
    32e8:	f006 fb82 	bl	99f0 <memset>
    32ec:	e7f8      	b.n	32e0 <mutex_free_platform+0x34>
    32ee:	bf00      	nop
    32f0:	200001e0 	.word	0x200001e0
    32f4:	0000af4f 	.word	0x0000af4f
    32f8:	a95c5f2c 	.word	0xa95c5f2c
    32fc:	20000de4 	.word	0x20000de4

00003300 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3300:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    3302:	b320      	cbz	r0, 334e <mutex_lock_platform+0x4e>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    3304:	6843      	ldr	r3, [r0, #4]
    3306:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    330a:	d110      	bne.n	332e <mutex_lock_platform+0x2e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    330c:	2201      	movs	r2, #1
    330e:	6803      	ldr	r3, [r0, #0]
    3310:	f3bf 8f5b 	dmb	ish
    3314:	e853 1f00 	ldrex	r1, [r3]
    3318:	2900      	cmp	r1, #0
    331a:	d103      	bne.n	3324 <mutex_lock_platform+0x24>
    331c:	e843 2000 	strex	r0, r2, [r3]
    3320:	2800      	cmp	r0, #0
    3322:	d1f7      	bne.n	3314 <mutex_lock_platform+0x14>
    3324:	f3bf 8f5b 	dmb	ish
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3328:	d10d      	bne.n	3346 <mutex_lock_platform+0x46>

        p_mutex = (struct k_mutex *)mutex->mutex;

        ret = k_mutex_lock(p_mutex, K_FOREVER);
        if (ret == 0) {
            return NRF_CC3XX_PLATFORM_SUCCESS;
    332a:	2000      	movs	r0, #0
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    332c:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    332e:	4a09      	ldr	r2, [pc, #36]	; (3354 <mutex_lock_platform+0x54>)
    3330:	4293      	cmp	r3, r2
    3332:	d00a      	beq.n	334a <mutex_lock_platform+0x4a>
        p_mutex = (struct k_mutex *)mutex->mutex;
    3334:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    3336:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    333a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    333e:	f004 fc07 	bl	7b50 <z_impl_k_mutex_lock>
        if (ret == 0) {
    3342:	2800      	cmp	r0, #0
    3344:	d0f1      	beq.n	332a <mutex_lock_platform+0x2a>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3346:	4804      	ldr	r0, [pc, #16]	; (3358 <mutex_lock_platform+0x58>)
    3348:	e7f0      	b.n	332c <mutex_lock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    334a:	4804      	ldr	r0, [pc, #16]	; (335c <mutex_lock_platform+0x5c>)
    334c:	e7ee      	b.n	332c <mutex_lock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    334e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    3352:	e7eb      	b.n	332c <mutex_lock_platform+0x2c>
    3354:	a95c5f2c 	.word	0xa95c5f2c
    3358:	ffff8fe9 	.word	0xffff8fe9
    335c:	ffff8fea 	.word	0xffff8fea

00003360 <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3360:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    3362:	b1d8      	cbz	r0, 339c <mutex_unlock_platform+0x3c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    3364:	6843      	ldr	r3, [r0, #4]
    3366:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    336a:	d110      	bne.n	338e <mutex_unlock_platform+0x2e>
    336c:	2200      	movs	r2, #0
    336e:	6803      	ldr	r3, [r0, #0]
    3370:	f3bf 8f5b 	dmb	ish
    3374:	e853 1f00 	ldrex	r1, [r3]
    3378:	2901      	cmp	r1, #1
    337a:	d103      	bne.n	3384 <mutex_unlock_platform+0x24>
    337c:	e843 2000 	strex	r0, r2, [r3]
    3380:	2800      	cmp	r0, #0
    3382:	d1f7      	bne.n	3374 <mutex_unlock_platform+0x14>
    3384:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3388:	d10b      	bne.n	33a2 <mutex_unlock_platform+0x42>
        }

        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    338a:	2000      	movs	r0, #0
    }
}
    338c:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    338e:	4a07      	ldr	r2, [pc, #28]	; (33ac <mutex_unlock_platform+0x4c>)
    3390:	4293      	cmp	r3, r2
    3392:	d008      	beq.n	33a6 <mutex_unlock_platform+0x46>
        p_mutex = (struct k_mutex *)mutex->mutex;
    3394:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    3396:	f004 fc55 	bl	7c44 <z_impl_k_mutex_unlock>
    339a:	e7f6      	b.n	338a <mutex_unlock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    339c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    33a0:	e7f4      	b.n	338c <mutex_unlock_platform+0x2c>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    33a2:	4803      	ldr	r0, [pc, #12]	; (33b0 <mutex_unlock_platform+0x50>)
    33a4:	e7f2      	b.n	338c <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    33a6:	4803      	ldr	r0, [pc, #12]	; (33b4 <mutex_unlock_platform+0x54>)
    33a8:	e7f0      	b.n	338c <mutex_unlock_platform+0x2c>
    33aa:	bf00      	nop
    33ac:	a95c5f2c 	.word	0xa95c5f2c
    33b0:	ffff8fe9 	.word	0xffff8fe9
    33b4:	ffff8fea 	.word	0xffff8fea

000033b8 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    33b8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    33ba:	4604      	mov	r4, r0
    33bc:	b918      	cbnz	r0, 33c6 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    33be:	4b1d      	ldr	r3, [pc, #116]	; (3434 <mutex_init_platform+0x7c>)
    33c0:	481d      	ldr	r0, [pc, #116]	; (3438 <mutex_init_platform+0x80>)
    33c2:	685b      	ldr	r3, [r3, #4]
    33c4:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    33c6:	6863      	ldr	r3, [r4, #4]
    33c8:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    33cc:	d02f      	beq.n	342e <mutex_init_platform+0x76>
    33ce:	f5b3 0f68 	cmp.w	r3, #15204352	; 0xe80000
    33d2:	d02c      	beq.n	342e <mutex_init_platform+0x76>
    if ((mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID && mutex->mutex == NULL) ||
    33d4:	4a19      	ldr	r2, [pc, #100]	; (343c <mutex_init_platform+0x84>)
    33d6:	4293      	cmp	r3, r2
    33d8:	d119      	bne.n	340e <mutex_init_platform+0x56>
    33da:	6823      	ldr	r3, [r4, #0]
    33dc:	bb03      	cbnz	r3, 3420 <mutex_init_platform+0x68>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    33de:	4818      	ldr	r0, [pc, #96]	; (3440 <mutex_init_platform+0x88>)
    33e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    33e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    33e8:	4621      	mov	r1, r4
    33ea:	f004 faad 	bl	7948 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    33ee:	b908      	cbnz	r0, 33f4 <mutex_init_platform+0x3c>
    33f0:	6823      	ldr	r3, [r4, #0]
    33f2:	b91b      	cbnz	r3, 33fc <mutex_init_platform+0x44>
            platform_abort_apis.abort_fn(
    33f4:	4b0f      	ldr	r3, [pc, #60]	; (3434 <mutex_init_platform+0x7c>)
    33f6:	4813      	ldr	r0, [pc, #76]	; (3444 <mutex_init_platform+0x8c>)
    33f8:	685b      	ldr	r3, [r3, #4]
    33fa:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    33fc:	6820      	ldr	r0, [r4, #0]
    33fe:	2214      	movs	r2, #20
    3400:	2100      	movs	r1, #0
    3402:	f006 faf5 	bl	99f0 <memset>
        mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    3406:	f44f 6368 	mov.w	r3, #3712	; 0xe80
    340a:	6063      	str	r3, [r4, #4]
    340c:	e008      	b.n	3420 <mutex_init_platform+0x68>
    switch(flags){
    340e:	f5b3 3f68 	cmp.w	r3, #237568	; 0x3a000
    3412:	d80d      	bhi.n	3430 <mutex_init_platform+0x78>
    3414:	2b3a      	cmp	r3, #58	; 0x3a
    3416:	d003      	beq.n	3420 <mutex_init_platform+0x68>
    3418:	f640 62ba 	movw	r2, #3770	; 0xeba
    341c:	4293      	cmp	r3, r2
    341e:	d1de      	bne.n	33de <mutex_init_platform+0x26>
    p_mutex = (struct k_mutex *)mutex->mutex;
    3420:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    3422:	f006 ff1e 	bl	a262 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    3426:	6863      	ldr	r3, [r4, #4]
    3428:	f043 033a 	orr.w	r3, r3, #58	; 0x3a
    342c:	6063      	str	r3, [r4, #4]
}
    342e:	bd10      	pop	{r4, pc}
    switch(flags){
    3430:	4a05      	ldr	r2, [pc, #20]	; (3448 <mutex_init_platform+0x90>)
    3432:	e7f3      	b.n	341c <mutex_init_platform+0x64>
    3434:	200001e0 	.word	0x200001e0
    3438:	0000af4f 	.word	0x0000af4f
    343c:	a95c5f2c 	.word	0xa95c5f2c
    3440:	20000de4 	.word	0x20000de4
    3444:	0000af75 	.word	0x0000af75
    3448:	3a00003a 	.word	0x3a00003a

0000344c <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    344c:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    344e:	4906      	ldr	r1, [pc, #24]	; (3468 <nrf_cc3xx_platform_mutex_init+0x1c>)
    3450:	4806      	ldr	r0, [pc, #24]	; (346c <nrf_cc3xx_platform_mutex_init+0x20>)
    3452:	2340      	movs	r3, #64	; 0x40
    3454:	2214      	movs	r2, #20
    3456:	f006 feb3 	bl	a1c0 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    345a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    345e:	4904      	ldr	r1, [pc, #16]	; (3470 <nrf_cc3xx_platform_mutex_init+0x24>)
    3460:	4804      	ldr	r0, [pc, #16]	; (3474 <nrf_cc3xx_platform_mutex_init+0x28>)
    3462:	f005 bbd3 	b.w	8c0c <nrf_cc3xx_platform_set_mutexes>
    3466:	bf00      	nop
    3468:	200008e4 	.word	0x200008e4
    346c:	20000de4 	.word	0x20000de4
    3470:	0000abc4 	.word	0x0000abc4
    3474:	0000abd8 	.word	0x0000abd8

00003478 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    3478:	4901      	ldr	r1, [pc, #4]	; (3480 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    347a:	2210      	movs	r2, #16
	str	r2, [r1]
    347c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    347e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    3480:	e000ed10 	.word	0xe000ed10

00003484 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    3484:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    3486:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    3488:	f380 8811 	msr	BASEPRI, r0
	isb
    348c:	f3bf 8f6f 	isb	sy
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
    3490:	f3bf 8f4f 	dsb	sy
    3494:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    3496:	b662      	cpsie	i
	isb
    3498:	f3bf 8f6f 	isb	sy

	bx	lr
    349c:	4770      	bx	lr
    349e:	bf00      	nop

000034a0 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    34a0:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    34a2:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    34a4:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
    34a8:	f3bf 8f4f 	dsb	sy
    34ac:	bf20      	wfe

	msr	BASEPRI, r0
    34ae:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    34b2:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    34b4:	4770      	bx	lr
    34b6:	bf00      	nop

000034b8 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    34b8:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    34ba:	2800      	cmp	r0, #0
    34bc:	db07      	blt.n	34ce <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    34be:	4a04      	ldr	r2, [pc, #16]	; (34d0 <arch_irq_enable+0x18>)
    34c0:	0941      	lsrs	r1, r0, #5
    34c2:	2301      	movs	r3, #1
    34c4:	f000 001f 	and.w	r0, r0, #31
    34c8:	4083      	lsls	r3, r0
    34ca:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    34ce:	4770      	bx	lr
    34d0:	e000e100 	.word	0xe000e100

000034d4 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    34d4:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    34d6:	2800      	cmp	r0, #0
    34d8:	db0c      	blt.n	34f4 <arch_irq_disable+0x20>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    34da:	0943      	lsrs	r3, r0, #5
    34dc:	4906      	ldr	r1, [pc, #24]	; (34f8 <arch_irq_disable+0x24>)
    34de:	f000 001f 	and.w	r0, r0, #31
    34e2:	3320      	adds	r3, #32
    34e4:	2201      	movs	r2, #1
    34e6:	4082      	lsls	r2, r0
    34e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    34ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    34f0:	f3bf 8f6f 	isb	sy
}
    34f4:	4770      	bx	lr
    34f6:	bf00      	nop
    34f8:	e000e100 	.word	0xe000e100

000034fc <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    34fc:	4b05      	ldr	r3, [pc, #20]	; (3514 <arch_irq_is_enabled+0x18>)
    34fe:	0942      	lsrs	r2, r0, #5
    3500:	f000 001f 	and.w	r0, r0, #31
    3504:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3508:	2301      	movs	r3, #1
    350a:	fa03 f000 	lsl.w	r0, r3, r0
}
    350e:	4010      	ands	r0, r2
    3510:	4770      	bx	lr
    3512:	bf00      	nop
    3514:	e000e100 	.word	0xe000e100

00003518 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    3518:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    351a:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    351c:	bfa8      	it	ge
    351e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    3522:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3526:	bfb8      	it	lt
    3528:	4b06      	ldrlt	r3, [pc, #24]	; (3544 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    352a:	ea4f 1141 	mov.w	r1, r1, lsl #5
    352e:	bfac      	ite	ge
    3530:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3534:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3538:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    353a:	bfb4      	ite	lt
    353c:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    353e:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
}
    3542:	4770      	bx	lr
    3544:	e000ed14 	.word	0xe000ed14

00003548 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    3548:	bf30      	wfi
    b z_SysNmiOnReset
    354a:	f7ff bffd 	b.w	3548 <z_SysNmiOnReset>
    354e:	bf00      	nop

00003550 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    3550:	4a0b      	ldr	r2, [pc, #44]	; (3580 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    3552:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    3554:	4b0b      	ldr	r3, [pc, #44]	; (3584 <z_arm_prep_c+0x34>)
    3556:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    355a:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    355c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3560:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    3564:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    3568:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    356c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    3570:	f004 f926 	bl	77c0 <z_bss_zero>
	z_data_copy();
    3574:	f005 f8e4 	bl	8740 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    3578:	f000 fa20 	bl	39bc <z_arm_interrupt_init>
	z_cstart();
    357c:	f004 f964 	bl	7848 <z_cstart>
    3580:	00001000 	.word	0x00001000
    3584:	e000ed00 	.word	0xe000ed00

00003588 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    3588:	4a09      	ldr	r2, [pc, #36]	; (35b0 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    358a:	490a      	ldr	r1, [pc, #40]	; (35b4 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    358c:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    358e:	6809      	ldr	r1, [r1, #0]
    3590:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3592:	4909      	ldr	r1, [pc, #36]	; (35b8 <arch_swap+0x30>)
	_current->arch.basepri = key;
    3594:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3596:	684b      	ldr	r3, [r1, #4]
    3598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    359c:	604b      	str	r3, [r1, #4]
    359e:	2300      	movs	r3, #0
    35a0:	f383 8811 	msr	BASEPRI, r3
    35a4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    35a8:	6893      	ldr	r3, [r2, #8]
}
    35aa:	6f98      	ldr	r0, [r3, #120]	; 0x78
    35ac:	4770      	bx	lr
    35ae:	bf00      	nop
    35b0:	200019e0 	.word	0x200019e0
    35b4:	0000ad80 	.word	0x0000ad80
    35b8:	e000ed00 	.word	0xe000ed00

000035bc <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    35bc:	4912      	ldr	r1, [pc, #72]	; (3608 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    35be:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    35c0:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    35c4:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    35c6:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    35ca:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    35ce:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    35d0:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    35d4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    35d8:	4f0c      	ldr	r7, [pc, #48]	; (360c <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    35da:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    35de:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
    35e0:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    35e2:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    35e4:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    35e6:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    35e8:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    35ea:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    35ee:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    35f0:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    35f2:	f000 fa7f 	bl	3af4 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    35f6:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    35fa:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    35fe:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    3602:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    3606:	4770      	bx	lr
    ldr r1, =_kernel
    3608:	200019e0 	.word	0x200019e0
    ldr v4, =_SCS_ICSR
    360c:	e000ed04 	.word	0xe000ed04

00003610 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    3610:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    3614:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    3616:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    361a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    361e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    3620:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    3624:	2902      	cmp	r1, #2
    beq _oops
    3626:	d0ff      	beq.n	3628 <_oops>

00003628 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    3628:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    362a:	f006 f9b7 	bl	999c <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    362e:	bd01      	pop	{r0, pc}

00003630 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    3630:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    3634:	9b00      	ldr	r3, [sp, #0]
    3636:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    363a:	490a      	ldr	r1, [pc, #40]	; (3664 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    363c:	9b01      	ldr	r3, [sp, #4]
    363e:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    3642:	9b02      	ldr	r3, [sp, #8]
    3644:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    3648:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    364c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    3650:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    3654:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    3658:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    365a:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    365c:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    365e:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    3660:	4770      	bx	lr
    3662:	bf00      	nop
    3664:	00008e97 	.word	0x00008e97

00003668 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    3668:	4a09      	ldr	r2, [pc, #36]	; (3690 <z_check_thread_stack_fail+0x28>)
{
    366a:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    366c:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    366e:	b170      	cbz	r0, 368e <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    3670:	f113 0f16 	cmn.w	r3, #22
    3674:	6e40      	ldr	r0, [r0, #100]	; 0x64
    3676:	d005      	beq.n	3684 <z_check_thread_stack_fail+0x1c>
    3678:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
    367c:	429a      	cmp	r2, r3
    367e:	d805      	bhi.n	368c <z_check_thread_stack_fail+0x24>
    3680:	4283      	cmp	r3, r0
    3682:	d203      	bcs.n	368c <z_check_thread_stack_fail+0x24>
		return 0;
    3684:	4281      	cmp	r1, r0
    3686:	bf28      	it	cs
    3688:	2000      	movcs	r0, #0
    368a:	4770      	bx	lr
    368c:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    368e:	4770      	bx	lr
    3690:	200019e0 	.word	0x200019e0

00003694 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    3694:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    3696:	4b09      	ldr	r3, [pc, #36]	; (36bc <arch_switch_to_main_thread+0x28>)
{
    3698:	460d      	mov	r5, r1
    369a:	4614      	mov	r4, r2
	_current = main_thread;
    369c:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    369e:	f000 fa29 	bl	3af4 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    36a2:	4620      	mov	r0, r4
    36a4:	f385 8809 	msr	PSP, r5
    36a8:	2100      	movs	r1, #0
    36aa:	b663      	cpsie	if
    36ac:	f381 8811 	msr	BASEPRI, r1
    36b0:	f3bf 8f6f 	isb	sy
    36b4:	2200      	movs	r2, #0
    36b6:	2300      	movs	r3, #0
    36b8:	f005 fbed 	bl	8e96 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    36bc:	200019e0 	.word	0x200019e0

000036c0 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    36c0:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    36c2:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    36c4:	4a0b      	ldr	r2, [pc, #44]	; (36f4 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    36c6:	6950      	ldr	r0, [r2, #20]
	cmp r0, #0
    36c8:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    36ca:	bf1e      	ittt	ne
	movne	r1, #0
    36cc:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    36ce:	6151      	strne	r1, [r2, #20]
		blne	z_pm_save_idle_exit
    36d0:	f006 fdb8 	blne	a244 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    36d4:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    36d6:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    36da:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    36de:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    36e2:	4905      	ldr	r1, [pc, #20]	; (36f8 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    36e4:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    36e6:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    36e8:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    36ea:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    36ee:	4903      	ldr	r1, [pc, #12]	; (36fc <_isr_wrapper+0x3c>)
	bx r1
    36f0:	4708      	bx	r1
    36f2:	0000      	.short	0x0000
	ldr r2, =_kernel
    36f4:	200019e0 	.word	0x200019e0
	ldr r1, =_sw_isr_table
    36f8:	0000a900 	.word	0x0000a900
	ldr r1, =z_arm_int_exit
    36fc:	00003701 	.word	0x00003701

00003700 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    3700:	4b04      	ldr	r3, [pc, #16]	; (3714 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    3702:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    3704:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
    3706:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    3708:	d003      	beq.n	3712 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    370a:	4903      	ldr	r1, [pc, #12]	; (3718 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    370c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    3710:	600a      	str	r2, [r1, #0]

00003712 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    3712:	4770      	bx	lr
	ldr r3, =_kernel
    3714:	200019e0 	.word	0x200019e0
	ldr r1, =_SCS_ICSR
    3718:	e000ed04 	.word	0xe000ed04

0000371c <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    371c:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    371e:	4b26      	ldr	r3, [pc, #152]	; (37b8 <mem_manage_fault+0x9c>)
{
    3720:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    3722:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    3724:	f012 0f10 	tst.w	r2, #16
		reason = K_ERR_ARM_MEM_STACKING;
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    3728:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    372a:	bf14      	ite	ne
    372c:	2411      	movne	r4, #17
    372e:	2410      	moveq	r4, #16
		reason = K_ERR_ARM_MEM_UNSTACKING;
    3730:	f012 0f08 	tst.w	r2, #8
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    3734:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_UNSTACKING;
    3736:	bf18      	it	ne
    3738:	2412      	movne	r4, #18
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    373a:	0792      	lsls	r2, r2, #30
{
    373c:	4606      	mov	r6, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    373e:	d50a      	bpl.n	3756 <mem_manage_fault+0x3a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    3740:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    3742:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3744:	0614      	lsls	r4, r2, #24
    3746:	d534      	bpl.n	37b2 <mem_manage_fault+0x96>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    3748:	b119      	cbz	r1, 3752 <mem_manage_fault+0x36>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    374a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    374c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    3750:	629a      	str	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_DATA_ACCESS;
    3752:	2413      	movs	r4, #19
    3754:	e001      	b.n	375a <mem_manage_fault+0x3e>
	uint32_t mmfar = -EINVAL;
    3756:	f06f 0015 	mvn.w	r0, #21
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    375a:	4b17      	ldr	r3, [pc, #92]	; (37b8 <mem_manage_fault+0x9c>)
    375c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    375e:	f012 0f01 	tst.w	r2, #1
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    3762:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    3764:	bf18      	it	ne
    3766:	2414      	movne	r4, #20
		reason = K_ERR_ARM_MEM_FP_LAZY_STATE_PRESERVATION;
    3768:	f012 0f20 	tst.w	r2, #32
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    376c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_MEM_FP_LAZY_STATE_PRESERVATION;
    376e:	bf18      	it	ne
    3770:	2415      	movne	r4, #21
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3772:	06d2      	lsls	r2, r2, #27
    3774:	d402      	bmi.n	377c <mem_manage_fault+0x60>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    3776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3778:	079b      	lsls	r3, r3, #30
    377a:	d50a      	bpl.n	3792 <mem_manage_fault+0x76>
		 * not accompanied by a data access violation error (i.e.
		 * when stack overflows due to the exception entry frame
		 * stacking): z_check_thread_stack_fail() shall be able to
		 * handle the case of 'mmfar' holding the -EINVAL value.
		 */
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    377c:	4b0e      	ldr	r3, [pc, #56]	; (37b8 <mem_manage_fault+0x9c>)
    377e:	685b      	ldr	r3, [r3, #4]
    3780:	0519      	lsls	r1, r3, #20
    3782:	d506      	bpl.n	3792 <mem_manage_fault+0x76>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    3784:	4631      	mov	r1, r6
    3786:	f7ff ff6f 	bl	3668 <z_check_thread_stack_fail>
				((uint32_t) &esf[0]));

			if (min_stack_ptr) {
    378a:	b110      	cbz	r0, 3792 <mem_manage_fault+0x76>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    378c:	f380 8809 	msr	PSP, r0
				 * fatal error and a thread that corrupted its
				 * stack needs to be aborted.
				 */
				__set_PSP(min_stack_ptr);

				reason = K_ERR_STACK_CHK_FAIL;
    3790:	2402      	movs	r4, #2
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    3792:	4b09      	ldr	r3, [pc, #36]	; (37b8 <mem_manage_fault+0x9c>)
    3794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3796:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    3798:	bf42      	ittt	mi
    379a:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    379c:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    37a0:	625a      	strmi	r2, [r3, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    37a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    37a4:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    37a8:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    37aa:	2300      	movs	r3, #0
    37ac:	702b      	strb	r3, [r5, #0]

	return reason;
}
    37ae:	4620      	mov	r0, r4
    37b0:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    37b2:	f06f 0015 	mvn.w	r0, #21
    37b6:	e7cc      	b.n	3752 <mem_manage_fault+0x36>
    37b8:	e000ed00 	.word	0xe000ed00

000037bc <usage_fault.constprop.0>:
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    37bc:	4b13      	ldr	r3, [pc, #76]	; (380c <usage_fault.constprop.0+0x50>)
    37be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    37c0:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
		reason = K_ERR_ARM_USAGE_DIV_0;
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    37c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    37c6:	bf14      	ite	ne
    37c8:	201e      	movne	r0, #30
    37ca:	201d      	moveq	r0, #29
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    37cc:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    37d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    37d2:	bf18      	it	ne
    37d4:	201f      	movne	r0, #31
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    37d6:	f412 2f00 	tst.w	r2, #524288	; 0x80000
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    37da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    37dc:	bf18      	it	ne
    37de:	2021      	movne	r0, #33	; 0x21
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    37e0:	f412 2f80 	tst.w	r2, #262144	; 0x40000
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    37e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    37e6:	bf18      	it	ne
    37e8:	2022      	movne	r0, #34	; 0x22
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    37ea:	f412 3f00 	tst.w	r2, #131072	; 0x20000
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    37ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    37f0:	bf18      	it	ne
    37f2:	2023      	movne	r0, #35	; 0x23
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
    37f4:	f412 3f80 	tst.w	r2, #65536	; 0x10000
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    37f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    37fa:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    37fe:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    3802:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    3804:	bf18      	it	ne
    3806:	2024      	movne	r0, #36	; 0x24
    3808:	4770      	bx	lr
    380a:	bf00      	nop
    380c:	e000ed00 	.word	0xe000ed00

00003810 <bus_fault.constprop.0>:
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    3810:	b510      	push	{r4, lr}
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    3812:	4b19      	ldr	r3, [pc, #100]	; (3878 <bus_fault.constprop.0+0x68>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    3814:	4602      	mov	r2, r0
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    3816:	6a98      	ldr	r0, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    3818:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;
    381a:	f410 5f80 	tst.w	r0, #4096	; 0x1000
    381e:	bf14      	ite	ne
    3820:	2017      	movne	r0, #23
    3822:	2016      	moveq	r0, #22
		reason = K_ERR_ARM_BUS_UNSTACKING;
    3824:	f414 6f00 	tst.w	r4, #2048	; 0x800
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    3828:	6a9c      	ldr	r4, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_UNSTACKING;
    382a:	bf18      	it	ne
    382c:	2018      	movne	r0, #24
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    382e:	05a4      	lsls	r4, r4, #22
    3830:	d509      	bpl.n	3846 <bus_fault.constprop.0+0x36>
		STORE_xFAR(bfar, SCB->BFAR);
    3832:	6b98      	ldr	r0, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    3834:	6a98      	ldr	r0, [r3, #40]	; 0x28
    3836:	0400      	lsls	r0, r0, #16
    3838:	d504      	bpl.n	3844 <bus_fault.constprop.0+0x34>
			if (from_hard_fault != 0) {
    383a:	b11a      	cbz	r2, 3844 <bus_fault.constprop.0+0x34>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    383c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    383e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    3842:	629a      	str	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
    3844:	2019      	movs	r0, #25
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    3846:	4b0c      	ldr	r3, [pc, #48]	; (3878 <bus_fault.constprop.0+0x68>)
    3848:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    384a:	f412 6f80 	tst.w	r2, #1024	; 0x400
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    384e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    3850:	bf18      	it	ne
    3852:	201a      	movne	r0, #26
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    3854:	05d2      	lsls	r2, r2, #23
    3856:	d40c      	bmi.n	3872 <bus_fault.constprop.0+0x62>
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		reason = K_ERR_ARM_BUS_FP_LAZY_STATE_PRESERVATION;
    385a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    385e:	bf18      	it	ne
    3860:	201c      	movne	r0, #28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3862:	4a05      	ldr	r2, [pc, #20]	; (3878 <bus_fault.constprop.0+0x68>)
    3864:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3866:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    386a:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    386c:	2300      	movs	r3, #0
    386e:	700b      	strb	r3, [r1, #0]
}
    3870:	bd10      	pop	{r4, pc}
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
    3872:	201b      	movs	r0, #27
    3874:	e7f5      	b.n	3862 <bus_fault.constprop.0+0x52>
    3876:	bf00      	nop
    3878:	e000ed00 	.word	0xe000ed00

0000387c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    387c:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    387e:	4b45      	ldr	r3, [pc, #276]	; (3994 <z_arm_fault+0x118>)
    3880:	685b      	ldr	r3, [r3, #4]
{
    3882:	b08a      	sub	sp, #40	; 0x28
    3884:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    3886:	f3c3 0308 	ubfx	r3, r3, #0, #9
    388a:	2600      	movs	r6, #0
    388c:	f386 8811 	msr	BASEPRI, r6
    3890:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    3894:	f002 407f 	and.w	r0, r2, #4278190080	; 0xff000000
    3898:	f1b0 4f7f 	cmp.w	r0, #4278190080	; 0xff000000
    389c:	d111      	bne.n	38c2 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    389e:	f002 000c 	and.w	r0, r2, #12
    38a2:	2808      	cmp	r0, #8
    38a4:	d00d      	beq.n	38c2 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    38a6:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    38a8:	bf4c      	ite	mi
    38aa:	460d      	movmi	r5, r1
			*nested_exc = true;
    38ac:	2601      	movpl	r6, #1
	*recoverable = false;
    38ae:	2200      	movs	r2, #0
	switch (fault) {
    38b0:	3b03      	subs	r3, #3
	*recoverable = false;
    38b2:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    38b6:	2b03      	cmp	r3, #3
    38b8:	d805      	bhi.n	38c6 <z_arm_fault+0x4a>
    38ba:	e8df f003 	tbb	[pc, r3]
    38be:	5d1e      	.short	0x5d1e
    38c0:	5a61      	.short	0x5a61
		return NULL;
    38c2:	4635      	mov	r5, r6
    38c4:	e7f3      	b.n	38ae <z_arm_fault+0x32>
    38c6:	2400      	movs	r4, #0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    38c8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    38cc:	b99b      	cbnz	r3, 38f6 <z_arm_fault+0x7a>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    38ce:	2220      	movs	r2, #32
    38d0:	4629      	mov	r1, r5
    38d2:	a802      	add	r0, sp, #8
    38d4:	f006 f881 	bl	99da <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    38d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    38da:	2e00      	cmp	r6, #0
    38dc:	d054      	beq.n	3988 <z_arm_fault+0x10c>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    38de:	f3c3 0208 	ubfx	r2, r3, #0, #9
    38e2:	b922      	cbnz	r2, 38ee <z_arm_fault+0x72>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    38e4:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    38e8:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    38ec:	9309      	str	r3, [sp, #36]	; 0x24

	if (IS_ENABLED(CONFIG_SIMPLIFIED_EXCEPTION_CODES) && (reason >= K_ERR_ARCH_START)) {
		reason = K_ERR_CPU_EXCEPTION;
	}

	z_arm_fatal_error(reason, &esf_copy);
    38ee:	a902      	add	r1, sp, #8
    38f0:	4620      	mov	r0, r4
    38f2:	f006 f851 	bl	9998 <z_arm_fatal_error>
}
    38f6:	b00a      	add	sp, #40	; 0x28
    38f8:	bd70      	pop	{r4, r5, r6, pc}
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    38fa:	4b26      	ldr	r3, [pc, #152]	; (3994 <z_arm_fault+0x118>)
    38fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    38fe:	0791      	lsls	r1, r2, #30
    3900:	d4e1      	bmi.n	38c6 <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    3902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    3904:	2a00      	cmp	r2, #0
    3906:	dbde      	blt.n	38c6 <z_arm_fault+0x4a>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    3908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    390a:	0052      	lsls	r2, r2, #1
    390c:	d5db      	bpl.n	38c6 <z_arm_fault+0x4a>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    390e:	695a      	ldr	r2, [r3, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    3910:	69a9      	ldr	r1, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    3912:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    3916:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    3918:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    391c:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    3920:	695a      	ldr	r2, [r3, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    3922:	f831 1c02 	ldrh.w	r1, [r1, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    3926:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    392a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    392c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3930:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    3934:	f64d 7202 	movw	r2, #57090	; 0xdf02
    3938:	4291      	cmp	r1, r2
    393a:	d00a      	beq.n	3952 <z_arm_fault+0xd6>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    393c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    393e:	b2d2      	uxtb	r2, r2
    3940:	b14a      	cbz	r2, 3956 <z_arm_fault+0xda>
			reason = mem_manage_fault(esf, 1, recoverable);
    3942:	f10d 0207 	add.w	r2, sp, #7
    3946:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    3948:	4628      	mov	r0, r5
    394a:	f7ff fee7 	bl	371c <mem_manage_fault>
		reason = usage_fault(esf);
    394e:	4604      	mov	r4, r0
		break;
    3950:	e7ba      	b.n	38c8 <z_arm_fault+0x4c>
			reason = esf->basic.r0;
    3952:	682c      	ldr	r4, [r5, #0]
    3954:	e7b8      	b.n	38c8 <z_arm_fault+0x4c>
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    3956:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3958:	f412 4f7f 	tst.w	r2, #65280	; 0xff00
    395c:	d005      	beq.n	396a <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    395e:	f10d 0107 	add.w	r1, sp, #7
    3962:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    3964:	f7ff ff54 	bl	3810 <bus_fault.constprop.0>
    3968:	e7f1      	b.n	394e <z_arm_fault+0xd2>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    396a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    396c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    3970:	d3a9      	bcc.n	38c6 <z_arm_fault+0x4a>
		reason = usage_fault(esf);
    3972:	f7ff ff23 	bl	37bc <usage_fault.constprop.0>
    3976:	e7ea      	b.n	394e <z_arm_fault+0xd2>
		reason = mem_manage_fault(esf, 0, recoverable);
    3978:	f10d 0207 	add.w	r2, sp, #7
    397c:	2100      	movs	r1, #0
    397e:	e7e3      	b.n	3948 <z_arm_fault+0xcc>
		reason = bus_fault(esf, 0, recoverable);
    3980:	f10d 0107 	add.w	r1, sp, #7
    3984:	2000      	movs	r0, #0
    3986:	e7ed      	b.n	3964 <z_arm_fault+0xe8>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    3988:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    398c:	f023 0301 	bic.w	r3, r3, #1
    3990:	e7ac      	b.n	38ec <z_arm_fault+0x70>
    3992:	bf00      	nop
    3994:	e000ed00 	.word	0xe000ed00

00003998 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    3998:	4a02      	ldr	r2, [pc, #8]	; (39a4 <z_arm_fault_init+0xc>)
    399a:	6953      	ldr	r3, [r2, #20]
    399c:	f043 0310 	orr.w	r3, r3, #16
    39a0:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    39a2:	4770      	bx	lr
    39a4:	e000ed00 	.word	0xe000ed00

000039a8 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    39a8:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    39ac:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    39b0:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    39b2:	4672      	mov	r2, lr
	bl z_arm_fault
    39b4:	f7ff ff62 	bl	387c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    39b8:	bd01      	pop	{r0, pc}
    39ba:	bf00      	nop

000039bc <z_arm_interrupt_init>:
    39bc:	4804      	ldr	r0, [pc, #16]	; (39d0 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    39be:	2300      	movs	r3, #0
    39c0:	2120      	movs	r1, #32
    39c2:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    39c4:	3301      	adds	r3, #1
    39c6:	2b30      	cmp	r3, #48	; 0x30
    39c8:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    39cc:	d1f9      	bne.n	39c2 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    39ce:	4770      	bx	lr
    39d0:	e000e100 	.word	0xe000e100

000039d4 <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    39d4:	2000      	movs	r0, #0
    msr CONTROL, r0
    39d6:	f380 8814 	msr	CONTROL, r0
    isb
    39da:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    39de:	f7fe fa4b 	bl	1e78 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    39e2:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    39e4:	490d      	ldr	r1, [pc, #52]	; (3a1c <__start+0x48>)
    str r0, [r1]
    39e6:	6008      	str	r0, [r1, #0]
    dsb
    39e8:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    39ec:	480c      	ldr	r0, [pc, #48]	; (3a20 <__start+0x4c>)
    msr msp, r0
    39ee:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    39f2:	f000 f82b 	bl	3a4c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    39f6:	2020      	movs	r0, #32
    msr BASEPRI, r0
    39f8:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    39fc:	4809      	ldr	r0, [pc, #36]	; (3a24 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    39fe:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
    3a02:	1840      	adds	r0, r0, r1
    msr PSP, r0
    3a04:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    3a08:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    3a0c:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    3a0e:	4308      	orrs	r0, r1
    msr CONTROL, r0
    3a10:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    3a14:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    3a18:	f7ff fd9a 	bl	3550 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    3a1c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    3a20:	20003280 	.word	0x20003280
    ldr r0, =z_interrupt_stacks
    3a24:	200024c0 	.word	0x200024c0

00003a28 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    3a28:	4907      	ldr	r1, [pc, #28]	; (3a48 <z_arm_clear_arm_mpu_config+0x20>)
    3a2a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    3a2e:	2300      	movs	r3, #0
	int num_regions =
    3a30:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    3a34:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    3a36:	4293      	cmp	r3, r2
    3a38:	db00      	blt.n	3a3c <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    3a3a:	4770      	bx	lr
  MPU->RNR = rnr;
    3a3c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    3a40:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    3a44:	3301      	adds	r3, #1
    3a46:	e7f6      	b.n	3a36 <z_arm_clear_arm_mpu_config+0xe>
    3a48:	e000ed00 	.word	0xe000ed00

00003a4c <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    3a4c:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    3a4e:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    3a50:	2300      	movs	r3, #0
    3a52:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    3a56:	f7ff ffe7 	bl	3a28 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    3a5a:	4b14      	ldr	r3, [pc, #80]	; (3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>)
    3a5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3a60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    3a64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    3a68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    3a6c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    3a70:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    3a74:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    3a78:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    3a7c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    3a80:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3a84:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    3a88:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    3a8c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    3a90:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    3a94:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    3a98:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    3a9c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    3aa0:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    3aa2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3aa6:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    3aaa:	bd08      	pop	{r3, pc}
    3aac:	e000e100 	.word	0xe000e100

00003ab0 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    3ab0:	4b08      	ldr	r3, [pc, #32]	; (3ad4 <z_impl_k_thread_abort+0x24>)
    3ab2:	689b      	ldr	r3, [r3, #8]
    3ab4:	4283      	cmp	r3, r0
    3ab6:	d10b      	bne.n	3ad0 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3ab8:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    3abc:	b143      	cbz	r3, 3ad0 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3abe:	4b06      	ldr	r3, [pc, #24]	; (3ad8 <z_impl_k_thread_abort+0x28>)
    3ac0:	685a      	ldr	r2, [r3, #4]
    3ac2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    3ac6:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    3ac8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    3aca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    3ace:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    3ad0:	f004 bdc4 	b.w	865c <z_thread_abort>
    3ad4:	200019e0 	.word	0x200019e0
    3ad8:	e000ed00 	.word	0xe000ed00

00003adc <z_arm_configure_static_mpu_regions>:
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    3adc:	4b02      	ldr	r3, [pc, #8]	; (3ae8 <z_arm_configure_static_mpu_regions+0xc>)
    3ade:	4a03      	ldr	r2, [pc, #12]	; (3aec <z_arm_configure_static_mpu_regions+0x10>)
    3ae0:	4803      	ldr	r0, [pc, #12]	; (3af0 <z_arm_configure_static_mpu_regions+0x14>)
    3ae2:	2101      	movs	r1, #1
    3ae4:	f000 b870 	b.w	3bc8 <arm_core_mpu_configure_static_mpu_regions>
    3ae8:	20040000 	.word	0x20040000
    3aec:	20000000 	.word	0x20000000
    3af0:	0000abe8 	.word	0x0000abe8

00003af4 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    3af4:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    3af6:	4b05      	ldr	r3, [pc, #20]	; (3b0c <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    3af8:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
    3afa:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    3afc:	4a04      	ldr	r2, [pc, #16]	; (3b10 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    3afe:	2140      	movs	r1, #64	; 0x40
    3b00:	e9c3 1201 	strd	r1, r2, [r3, #4]

	/* Configure the dynamic MPU regions */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    3b04:	4618      	mov	r0, r3
    3b06:	2101      	movs	r1, #1
    3b08:	f000 b868 	b.w	3bdc <arm_core_mpu_configure_dynamic_mpu_regions>
    3b0c:	20000e00 	.word	0x20000e00
    3b10:	150b0000 	.word	0x150b0000

00003b14 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    3b14:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    3b16:	4e20      	ldr	r6, [pc, #128]	; (3b98 <mpu_configure_regions+0x84>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    3b18:	2500      	movs	r5, #0
    3b1a:	428d      	cmp	r5, r1
    3b1c:	da39      	bge.n	3b92 <mpu_configure_regions+0x7e>
		if (regions[i].size == 0U) {
    3b1e:	6844      	ldr	r4, [r0, #4]
    3b20:	b374      	cbz	r4, 3b80 <mpu_configure_regions+0x6c>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    3b22:	b153      	cbz	r3, 3b3a <mpu_configure_regions+0x26>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    3b24:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    3b28:	ea14 0f0c 	tst.w	r4, ip
    3b2c:	d12f      	bne.n	3b8e <mpu_configure_regions+0x7a>
		&&
    3b2e:	2c1f      	cmp	r4, #31
    3b30:	d92d      	bls.n	3b8e <mpu_configure_regions+0x7a>
		((part->start & (part->size - 1U)) == 0U);
    3b32:	6807      	ldr	r7, [r0, #0]
		&&
    3b34:	ea1c 0f07 	tst.w	ip, r7
    3b38:	d129      	bne.n	3b8e <mpu_configure_regions+0x7a>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    3b3a:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    3b3c:	6807      	ldr	r7, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    3b3e:	f8d0 c008 	ldr.w	ip, [r0, #8]
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    3b42:	fa5f fe82 	uxtb.w	lr, r2
	if (size <= 32U) {
    3b46:	d91e      	bls.n	3b86 <mpu_configure_regions+0x72>
	if (size > (1UL << 31)) {
    3b48:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    3b4c:	d81d      	bhi.n	3b8a <mpu_configure_regions+0x76>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    3b4e:	3c01      	subs	r4, #1
    3b50:	fab4 f484 	clz	r4, r4
    3b54:	f1c4 041f 	rsb	r4, r4, #31
    3b58:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    3b5a:	f1be 0f07 	cmp.w	lr, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    3b5e:	ea4c 0c04 	orr.w	ip, ip, r4
    3b62:	d814      	bhi.n	3b8e <mpu_configure_regions+0x7a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3b64:	f027 041f 	bic.w	r4, r7, #31
				| MPU_RBAR_VALID_Msk | index;
    3b68:	4314      	orrs	r4, r2
    3b6a:	f044 0410 	orr.w	r4, r4, #16
    3b6e:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3b72:	f8c6 409c 	str.w	r4, [r6, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3b76:	f04c 0401 	orr.w	r4, ip, #1
    3b7a:	f8c6 40a0 	str.w	r4, [r6, #160]	; 0xa0
		if (reg_index == -EINVAL) {
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
    3b7e:	3201      	adds	r2, #1
	for (i = 0; i < regions_num; i++) {
    3b80:	3501      	adds	r5, #1
    3b82:	300c      	adds	r0, #12
    3b84:	e7c9      	b.n	3b1a <mpu_configure_regions+0x6>
		return REGION_32B;
    3b86:	2408      	movs	r4, #8
    3b88:	e7e7      	b.n	3b5a <mpu_configure_regions+0x46>
		return REGION_4G;
    3b8a:	243e      	movs	r4, #62	; 0x3e
    3b8c:	e7e5      	b.n	3b5a <mpu_configure_regions+0x46>
			return -EINVAL;
    3b8e:	f06f 0215 	mvn.w	r2, #21
	}

	return reg_index;
}
    3b92:	4610      	mov	r0, r2
    3b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b96:	bf00      	nop
    3b98:	e000ed00 	.word	0xe000ed00

00003b9c <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    3b9c:	4b04      	ldr	r3, [pc, #16]	; (3bb0 <arm_core_mpu_enable+0x14>)
    3b9e:	2205      	movs	r2, #5
    3ba0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    3ba4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3ba8:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    3bac:	4770      	bx	lr
    3bae:	bf00      	nop
    3bb0:	e000ed00 	.word	0xe000ed00

00003bb4 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    3bb4:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    3bb8:	4b02      	ldr	r3, [pc, #8]	; (3bc4 <arm_core_mpu_disable+0x10>)
    3bba:	2200      	movs	r2, #0
    3bbc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    3bc0:	4770      	bx	lr
    3bc2:	bf00      	nop
    3bc4:	e000ed00 	.word	0xe000ed00

00003bc8 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    3bc8:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    3bca:	4c03      	ldr	r4, [pc, #12]	; (3bd8 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    3bcc:	2301      	movs	r3, #1
    3bce:	7822      	ldrb	r2, [r4, #0]
    3bd0:	f7ff ffa0 	bl	3b14 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    3bd4:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    3bd6:	bd10      	pop	{r4, pc}
    3bd8:	20001c08 	.word	0x20001c08

00003bdc <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	*dynamic_regions, uint8_t regions_num)
{
    3bdc:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    3bde:	4a09      	ldr	r2, [pc, #36]	; (3c04 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    3be0:	2300      	movs	r3, #0
    3be2:	7812      	ldrb	r2, [r2, #0]
    3be4:	f7ff ff96 	bl	3b14 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    3be8:	f110 0f16 	cmn.w	r0, #22
    3bec:	d002      	beq.n	3bf4 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
  MPU->RNR = rnr;
    3bee:	4a06      	ldr	r2, [pc, #24]	; (3c08 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    3bf0:	2807      	cmp	r0, #7
    3bf2:	dd00      	ble.n	3bf6 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    3bf4:	bd08      	pop	{r3, pc}
    3bf6:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    3bfa:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    3bfe:	3001      	adds	r0, #1
    3c00:	e7f6      	b.n	3bf0 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    3c02:	bf00      	nop
    3c04:	20001c08 	.word	0x20001c08
    3c08:	e000ed00 	.word	0xe000ed00

00003c0c <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    3c0c:	4914      	ldr	r1, [pc, #80]	; (3c60 <z_arm_mpu_init+0x54>)
    3c0e:	6808      	ldr	r0, [r1, #0]
    3c10:	2808      	cmp	r0, #8
{
    3c12:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    3c14:	d821      	bhi.n	3c5a <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    3c16:	f7ff ffcd 	bl	3bb4 <arm_core_mpu_disable>
    3c1a:	4c12      	ldr	r4, [pc, #72]	; (3c64 <z_arm_mpu_init+0x58>)
    3c1c:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    3c1e:	2200      	movs	r2, #0
    3c20:	4290      	cmp	r0, r2
    3c22:	f101 010c 	add.w	r1, r1, #12
    3c26:	d105      	bne.n	3c34 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    3c28:	4b0f      	ldr	r3, [pc, #60]	; (3c68 <z_arm_mpu_init+0x5c>)
    3c2a:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    3c2c:	f7ff ffb6 	bl	3b9c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    3c30:	2000      	movs	r0, #0
}
    3c32:	bd10      	pop	{r4, pc}
    3c34:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3c38:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    3c3c:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    3c40:	4313      	orrs	r3, r2
    3c42:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3c46:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3c4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
    3c4e:	f043 0301 	orr.w	r3, r3, #1
    3c52:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    3c56:	3201      	adds	r2, #1
    3c58:	e7e2      	b.n	3c20 <z_arm_mpu_init+0x14>
		return -1;
    3c5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3c5e:	e7e8      	b.n	3c32 <z_arm_mpu_init+0x26>
    3c60:	0000abf4 	.word	0x0000abf4
    3c64:	e000ed00 	.word	0xe000ed00
    3c68:	20001c08 	.word	0x20001c08

00003c6c <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    3c6c:	4b01      	ldr	r3, [pc, #4]	; (3c74 <__stdout_hook_install+0x8>)
    3c6e:	6018      	str	r0, [r3, #0]
}
    3c70:	4770      	bx	lr
    3c72:	bf00      	nop
    3c74:	20000130 	.word	0x20000130

00003c78 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    3c78:	f04f 0320 	mov.w	r3, #32
    3c7c:	f3ef 8211 	mrs	r2, BASEPRI
    3c80:	f383 8812 	msr	BASEPRI_MAX, r3
    3c84:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    3c88:	4906      	ldr	r1, [pc, #24]	; (3ca4 <nordicsemi_nrf52_init+0x2c>)
    3c8a:	2301      	movs	r3, #1
    3c8c:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    3c90:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    3c94:	f8c1 3578 	str.w	r3, [r1, #1400]	; 0x578
	__asm__ volatile(
    3c98:	f382 8811 	msr	BASEPRI, r2
    3c9c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    3ca0:	2000      	movs	r0, #0
    3ca2:	4770      	bx	lr
    3ca4:	4001e000 	.word	0x4001e000

00003ca8 <sys_arch_reboot>:
    *p_gpregret = val;
    3ca8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3cac:	b2c0      	uxtb	r0, r0
    3cae:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    3cb2:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3cb6:	4905      	ldr	r1, [pc, #20]	; (3ccc <sys_arch_reboot+0x24>)
    3cb8:	4b05      	ldr	r3, [pc, #20]	; (3cd0 <sys_arch_reboot+0x28>)
    3cba:	68ca      	ldr	r2, [r1, #12]
    3cbc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3cc0:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3cc2:	60cb      	str	r3, [r1, #12]
    3cc4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    3cc8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    3cca:	e7fd      	b.n	3cc8 <sys_arch_reboot+0x20>
    3ccc:	e000ed00 	.word	0xe000ed00
    3cd0:	05fa0004 	.word	0x05fa0004

00003cd4 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    3cd4:	b120      	cbz	r0, 3ce0 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    3cd6:	4b03      	ldr	r3, [pc, #12]	; (3ce4 <arch_busy_wait+0x10>)
    3cd8:	0180      	lsls	r0, r0, #6
    3cda:	f043 0301 	orr.w	r3, r3, #1
    3cde:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    3ce0:	4770      	bx	lr
    3ce2:	bf00      	nop
    3ce4:	0000ab60 	.word	0x0000ab60

00003ce8 <endpoint_ctx>:

static inline bool ep_is_valid(const uint8_t ep)
{
	uint8_t ep_num = USB_EP_GET_IDX(ep);

	if (NRF_USBD_EPIN_CHECK(ep)) {
    3ce8:	0602      	lsls	r2, r0, #24
	uint8_t ep_num = USB_EP_GET_IDX(ep);
    3cea:	f000 037f 	and.w	r3, r0, #127	; 0x7f
	if (NRF_USBD_EPIN_CHECK(ep)) {
    3cee:	d512      	bpl.n	3d16 <endpoint_ctx+0x2e>
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    3cf0:	2b08      	cmp	r3, #8
    3cf2:	d105      	bne.n	3d00 <endpoint_ctx+0x18>

	ctx = get_usbd_ctx();
	ep_num = NRF_USBD_EP_NR_GET(ep);

	if (NRF_USBD_EPIN_CHECK(ep)) {
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    3cf4:	0701      	lsls	r1, r0, #28
	ep_num = NRF_USBD_EP_NR_GET(ep);
    3cf6:	f000 030f 	and.w	r3, r0, #15
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    3cfa:	d506      	bpl.n	3d0a <endpoint_ctx+0x22>
			return &ctx->ep_ctx[EP_ISOIN_INDEX];
    3cfc:	480e      	ldr	r0, [pc, #56]	; (3d38 <endpoint_ctx+0x50>)
    3cfe:	4770      	bx	lr
			if (ep_num >= CFG_EPIN_CNT) {
    3d00:	f010 0f78 	tst.w	r0, #120	; 0x78
    3d04:	d112      	bne.n	3d2c <endpoint_ctx+0x44>
	ep_num = NRF_USBD_EP_NR_GET(ep);
    3d06:	f000 030f 	and.w	r3, r0, #15
		} else {
			return &ctx->ep_ctx[ep_num];
    3d0a:	204c      	movs	r0, #76	; 0x4c
    3d0c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    3d10:	4b0a      	ldr	r3, [pc, #40]	; (3d3c <endpoint_ctx+0x54>)
    3d12:	4418      	add	r0, r3
    3d14:	4770      	bx	lr
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    3d16:	2b08      	cmp	r3, #8
    3d18:	d105      	bne.n	3d26 <endpoint_ctx+0x3e>
		}
	} else {
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    3d1a:	0702      	lsls	r2, r0, #28
	ep_num = NRF_USBD_EP_NR_GET(ep);
    3d1c:	f000 030f 	and.w	r3, r0, #15
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    3d20:	d506      	bpl.n	3d30 <endpoint_ctx+0x48>
			return &ctx->ep_ctx[EP_ISOOUT_INDEX];
    3d22:	4807      	ldr	r0, [pc, #28]	; (3d40 <endpoint_ctx+0x58>)
    3d24:	4770      	bx	lr
			if (ep_num >= CFG_EPOUT_CNT) {
    3d26:	f010 0f78 	tst.w	r0, #120	; 0x78
    3d2a:	d0f6      	beq.n	3d1a <endpoint_ctx+0x32>
		return NULL;
    3d2c:	2000      	movs	r0, #0
					    ep_num];
		}
	}

	return NULL;
}
    3d2e:	4770      	bx	lr
			return &ctx->ep_ctx[CFG_EPIN_CNT +
    3d30:	4804      	ldr	r0, [pc, #16]	; (3d44 <endpoint_ctx+0x5c>)
    3d32:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    3d36:	4770      	bx	lr
    3d38:	20000f58 	.word	0x20000f58
    3d3c:	20000e0c 	.word	0x20000e0c
    3d40:	20001078 	.word	0x20001078
    3d44:	20000f78 	.word	0x20000f78

00003d48 <usbd_work_schedule>:
 *
 * Should be called after usbd_evt_put().
 */
static inline void usbd_work_schedule(void)
{
	k_work_submit_to_queue(&usbd_work_queue, &get_usbd_ctx()->usb_work);
    3d48:	4901      	ldr	r1, [pc, #4]	; (3d50 <usbd_work_schedule+0x8>)
    3d4a:	4802      	ldr	r0, [pc, #8]	; (3d54 <usbd_work_schedule+0xc>)
    3d4c:	f006 bb63 	b.w	a416 <k_work_submit_to_queue>
    3d50:	20000e34 	.word	0x20000e34
    3d54:	20000470 	.word	0x20000470

00003d58 <usbd_evt_put>:
 * @brief Enqueue USBD event.
 *
 * @param Pointer to the previously allocated and filled event structure.
 */
static inline void usbd_evt_put(struct usbd_event *ev)
{
    3d58:	4601      	mov	r1, r0
	k_fifo_put(&usbd_evt_fifo, ev);
    3d5a:	4801      	ldr	r0, [pc, #4]	; (3d60 <usbd_evt_put+0x8>)
    3d5c:	f006 baf6 	b.w	a34c <k_queue_append>
    3d60:	200002d0 	.word	0x200002d0

00003d64 <usbd_evt_get>:
	return z_impl_k_queue_get(queue, timeout);
    3d64:	4802      	ldr	r0, [pc, #8]	; (3d70 <usbd_evt_get+0xc>)
    3d66:	2200      	movs	r2, #0
    3d68:	2300      	movs	r3, #0
    3d6a:	f003 bfa7 	b.w	7cbc <z_impl_k_queue_get>
    3d6e:	bf00      	nop
    3d70:	200002d0 	.word	0x200002d0

00003d74 <usbd_evt_flush>:

/**
 * @brief Drop all enqueued events.
 */
static inline void usbd_evt_flush(void)
{
    3d74:	b510      	push	{r4, lr}
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    3d76:	4c05      	ldr	r4, [pc, #20]	; (3d8c <usbd_evt_flush+0x18>)
	struct usbd_event *ev;

	do {
		ev = usbd_evt_get();
    3d78:	f7ff fff4 	bl	3d64 <usbd_evt_get>
		if (ev) {
    3d7c:	b120      	cbz	r0, 3d88 <usbd_evt_flush+0x14>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    3d7e:	1d01      	adds	r1, r0, #4
    3d80:	4620      	mov	r0, r4
    3d82:	f006 fa2b 	bl	a1dc <k_mem_slab_free>
			usbd_evt_free(ev);
		}
	} while (ev != NULL);
    3d86:	e7f7      	b.n	3d78 <usbd_evt_flush+0x4>
}
    3d88:	bd10      	pop	{r4, pc}
    3d8a:	bf00      	nop
    3d8c:	20000250 	.word	0x20000250

00003d90 <usbd_evt_alloc>:
 * This function should be called prior to usbd_evt_put().
 *
 * @returns Pointer to the allocated event or NULL if there was no space left.
 */
static inline struct usbd_event *usbd_evt_alloc(void)
{
    3d90:	b507      	push	{r0, r1, r2, lr}
	struct usbd_event *ev;
	struct usbd_mem_block block;

	if (k_mem_slab_alloc(&fifo_elem_slab,
    3d92:	2300      	movs	r3, #0
    3d94:	480e      	ldr	r0, [pc, #56]	; (3dd0 <usbd_evt_alloc+0x40>)
    3d96:	2200      	movs	r2, #0
    3d98:	a901      	add	r1, sp, #4
    3d9a:	f003 fdd5 	bl	7948 <k_mem_slab_alloc>
    3d9e:	b190      	cbz	r0, 3dc6 <usbd_evt_alloc+0x36>
		 * Allocation may fail if workqueue thread is starved or event
		 * queue size is too small (CONFIG_USB_NRFX_EVT_QUEUE_SIZE).
		 * Wipe all events, free the space and schedule
		 * reinitialization.
		 */
		usbd_evt_flush();
    3da0:	f7ff ffe8 	bl	3d74 <usbd_evt_flush>

		if (k_mem_slab_alloc(&fifo_elem_slab, (void **)&block.data, K_NO_WAIT)) {
    3da4:	480a      	ldr	r0, [pc, #40]	; (3dd0 <usbd_evt_alloc+0x40>)
    3da6:	2200      	movs	r2, #0
    3da8:	2300      	movs	r3, #0
    3daa:	a901      	add	r1, sp, #4
    3dac:	f003 fdcc 	bl	7948 <k_mem_slab_alloc>
    3db0:	b938      	cbnz	r0, 3dc2 <usbd_evt_alloc+0x32>
			LOG_ERR("USBD event memory corrupted");
			__ASSERT_NO_MSG(0);
			return NULL;
		}

		ev = (struct usbd_event *)block.data;
    3db2:	9801      	ldr	r0, [sp, #4]
		ev->block = block;
		ev->evt_type = USBD_EVT_REINIT;
    3db4:	2304      	movs	r3, #4
		ev->block = block;
    3db6:	6040      	str	r0, [r0, #4]
		ev->evt_type = USBD_EVT_REINIT;
    3db8:	7403      	strb	r3, [r0, #16]
		usbd_evt_put(ev);
    3dba:	f7ff ffcd 	bl	3d58 <usbd_evt_put>
		usbd_work_schedule();
    3dbe:	f7ff ffc3 	bl	3d48 <usbd_work_schedule>

		return NULL;
    3dc2:	2000      	movs	r0, #0
    3dc4:	e001      	b.n	3dca <usbd_evt_alloc+0x3a>
	}

	ev = (struct usbd_event *)block.data;
    3dc6:	9801      	ldr	r0, [sp, #4]
	ev->block = block;
    3dc8:	6040      	str	r0, [r0, #4]

	return ev;
}
    3dca:	b003      	add	sp, #12
    3dcc:	f85d fb04 	ldr.w	pc, [sp], #4
    3dd0:	20000250 	.word	0x20000250

00003dd4 <usb_dc_power_event_handler>:

static void usb_dc_power_event_handler(nrfx_power_usb_evt_t event)
{
	enum usbd_periph_state new_state;

	switch (event) {
    3dd4:	2802      	cmp	r0, #2
{
    3dd6:	b510      	push	{r4, lr}
    3dd8:	d811      	bhi.n	3dfe <usb_dc_power_event_handler+0x2a>
    3dda:	4b09      	ldr	r3, [pc, #36]	; (3e00 <usb_dc_power_event_handler+0x2c>)
    3ddc:	5c1c      	ldrb	r4, [r3, r0]
	struct usbd_event *ev = usbd_evt_alloc();
    3dde:	f7ff ffd7 	bl	3d90 <usbd_evt_alloc>
	if (!ev) {
    3de2:	b160      	cbz	r0, 3dfe <usb_dc_power_event_handler+0x2a>
	ev->evt_type = USBD_EVT_POWER;
    3de4:	2200      	movs	r2, #0
    3de6:	7402      	strb	r2, [r0, #16]
	ev->evt.pwr_evt.state = state;
    3de8:	7204      	strb	r4, [r0, #8]
	usbd_evt_put(ev);
    3dea:	f7ff ffb5 	bl	3d58 <usbd_evt_put>
	if (usbd_ctx.attached) {
    3dee:	4b05      	ldr	r3, [pc, #20]	; (3e04 <usb_dc_power_event_handler+0x30>)
    3df0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    3df4:	b11b      	cbz	r3, 3dfe <usb_dc_power_event_handler+0x2a>
		LOG_ERR("Unknown USB power event %d", event);
		return;
	}

	submit_dc_power_event(new_state);
}
    3df6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usbd_work_schedule();
    3dfa:	f7ff bfa5 	b.w	3d48 <usbd_work_schedule>
}
    3dfe:	bd10      	pop	{r4, pc}
    3e00:	0000afc4 	.word	0x0000afc4
    3e04:	20000e0c 	.word	0x20000e0c

00003e08 <usbd_event_transfer_data>:
		}
	}
}

static void usbd_event_transfer_data(nrfx_usbd_evt_t const *const p_event)
{
    3e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct nrf_usbd_ep_ctx *ep_ctx =
		endpoint_ctx(p_event->data.eptransfer.ep);
    3e0a:	7887      	ldrb	r7, [r0, #2]
{
    3e0c:	4606      	mov	r6, r0
		endpoint_ctx(p_event->data.eptransfer.ep);
    3e0e:	4638      	mov	r0, r7
    3e10:	f7ff ff6a 	bl	3ce8 <endpoint_ctx>

	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    3e14:	063b      	lsls	r3, r7, #24
		switch (p_event->data.eptransfer.status) {
    3e16:	78f5      	ldrb	r5, [r6, #3]
		endpoint_ctx(p_event->data.eptransfer.ep);
    3e18:	4604      	mov	r4, r0
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    3e1a:	d512      	bpl.n	3e42 <usbd_event_transfer_data+0x3a>
		switch (p_event->data.eptransfer.status) {
    3e1c:	2d00      	cmp	r5, #0
    3e1e:	d143      	bne.n	3ea8 <usbd_event_transfer_data+0xa0>
		case NRFX_USBD_EP_OK: {
			struct usbd_event *ev = usbd_evt_alloc();
    3e20:	f7ff ffb6 	bl	3d90 <usbd_evt_alloc>

			if (!ev) {
    3e24:	4603      	mov	r3, r0
    3e26:	2800      	cmp	r0, #0
    3e28:	d03e      	beq.n	3ea8 <usbd_event_transfer_data+0xa0>

			LOG_DBG("write complete, ep 0x%02x",
				(uint32_t)p_event->data.eptransfer.ep);

			ep_ctx->write_in_progress = false;
			ev->evt_type = USBD_EVT_EP;
    3e2a:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    3e2c:	77a5      	strb	r5, [r4, #30]
			ev->evt_type = USBD_EVT_EP;
    3e2e:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    3e30:	2203      	movs	r2, #3
    3e32:	7302      	strb	r2, [r0, #12]
				(uint32_t)p_event->data.eptransfer.ep);

			ep_ctx->read_pending = true;
			ev->evt_type = USBD_EVT_EP;
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
			ev->evt.ep_evt.ep = ep_ctx;
    3e34:	609c      	str	r4, [r3, #8]

			ev->evt_type = USBD_EVT_EP;
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
			ev->evt.ep_evt.ep = ep_ctx;

			usbd_evt_put(ev);
    3e36:	f7ff ff8f 	bl	3d58 <usbd_evt_put>
				p_event->data.eptransfer.ep);
		}
		break;
		}
	}
}
    3e3a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			usbd_work_schedule();
    3e3e:	f7ff bf83 	b.w	3d48 <usbd_work_schedule>
		switch (p_event->data.eptransfer.status) {
    3e42:	b14d      	cbz	r5, 3e58 <usbd_event_transfer_data+0x50>
    3e44:	2d01      	cmp	r5, #1
    3e46:	d12f      	bne.n	3ea8 <usbd_event_transfer_data+0xa0>
			struct usbd_event *ev = usbd_evt_alloc();
    3e48:	f7ff ffa2 	bl	3d90 <usbd_evt_alloc>
			if (!ev) {
    3e4c:	4603      	mov	r3, r0
    3e4e:	b358      	cbz	r0, 3ea8 <usbd_event_transfer_data+0xa0>
			ep_ctx->read_pending = true;
    3e50:	7765      	strb	r5, [r4, #29]
			ev->evt_type = USBD_EVT_EP;
    3e52:	7405      	strb	r5, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    3e54:	7305      	strb	r5, [r0, #12]
    3e56:	e7ed      	b.n	3e34 <usbd_event_transfer_data+0x2c>
			struct usbd_event *ev = usbd_evt_alloc();
    3e58:	f7ff ff9a 	bl	3d90 <usbd_evt_alloc>
			if (!ev) {
    3e5c:	b320      	cbz	r0, 3ea8 <usbd_event_transfer_data+0xa0>
				p_event->data.eptransfer.ep);
    3e5e:	78b2      	ldrb	r2, [r6, #2]

NRF_STATIC_INLINE uint32_t nrf_usbd_ep_amount_get(NRF_USBD_Type const * p_reg, uint8_t ep)
{
    uint32_t ret;

    if (NRF_USBD_EPIN_CHECK(ep))
    3e60:	4b12      	ldr	r3, [pc, #72]	; (3eac <usbd_event_transfer_data+0xa4>)
    3e62:	f012 0f80 	tst.w	r2, #128	; 0x80
    3e66:	f002 0108 	and.w	r1, r2, #8
    3e6a:	d011      	beq.n	3e90 <usbd_event_transfer_data+0x88>
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    3e6c:	b141      	cbz	r1, 3e80 <usbd_event_transfer_data+0x78>
        {
            ret = p_reg->ISOIN.AMOUNT;
    3e6e:	f8d3 36a8 	ldr.w	r3, [r3, #1704]	; 0x6a8
			ep_ctx->buf.len = nrf_usbd_ep_amount_get(NRF_USBD,
    3e72:	60e3      	str	r3, [r4, #12]
			ev->evt_type = USBD_EVT_EP;
    3e74:	2301      	movs	r3, #1
    3e76:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    3e78:	2302      	movs	r3, #2
    3e7a:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    3e7c:	6084      	str	r4, [r0, #8]
    3e7e:	e7da      	b.n	3e36 <usbd_event_transfer_data+0x2e>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPIN[epnr].AMOUNT;
    3e80:	f002 020f 	and.w	r2, r2, #15
    3e84:	2114      	movs	r1, #20
    3e86:	fb01 3302 	mla	r3, r1, r2, r3
    3e8a:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    3e8e:	e7f0      	b.n	3e72 <usbd_event_transfer_data+0x6a>
        }
    }
    else
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    3e90:	b111      	cbz	r1, 3e98 <usbd_event_transfer_data+0x90>
        {
            ret = p_reg->ISOOUT.AMOUNT;
    3e92:	f8d3 37a8 	ldr.w	r3, [r3, #1960]	; 0x7a8
    3e96:	e7ec      	b.n	3e72 <usbd_event_transfer_data+0x6a>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPOUT[epnr].AMOUNT;
    3e98:	f002 020f 	and.w	r2, r2, #15
    3e9c:	2114      	movs	r1, #20
    3e9e:	fb01 3302 	mla	r3, r1, r2, r3
    3ea2:	f8d3 3708 	ldr.w	r3, [r3, #1800]	; 0x708
    3ea6:	e7e4      	b.n	3e72 <usbd_event_transfer_data+0x6a>
}
    3ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3eaa:	bf00      	nop
    3eac:	40027000 	.word	0x40027000

00003eb0 <usb_init>:
	}
	return 0;
}

static int usb_init(void)
{
    3eb0:	b513      	push	{r0, r1, r4, lr}

	static const nrfx_power_usbevt_config_t usbevt_config = {
		.handler = usb_dc_power_event_handler
	};

	err = nrfx_usbd_init(usbd_event_handler);
    3eb2:	4812      	ldr	r0, [pc, #72]	; (3efc <usb_init+0x4c>)
    3eb4:	f002 ff54 	bl	6d60 <nrfx_usbd_init>
	if (err != NRFX_SUCCESS) {
    3eb8:	4b11      	ldr	r3, [pc, #68]	; (3f00 <usb_init+0x50>)
    3eba:	4298      	cmp	r0, r3
    3ebc:	d11a      	bne.n	3ef4 <usb_init+0x44>
	}

	/* Ignore the return value, as NRFX_ERROR_ALREADY_INITIALIZED is not
	 * a problem here.
	 */
	(void)nrfx_power_init(&power_config);
    3ebe:	4811      	ldr	r0, [pc, #68]	; (3f04 <usb_init+0x54>)
    3ec0:	f002 f8ee 	bl	60a0 <nrfx_power_init>
	nrfx_power_usbevt_init(&usbevt_config);

	k_work_queue_start(&usbd_work_queue,
    3ec4:	2400      	movs	r4, #0
	nrfx_power_usbevt_init(&usbevt_config);
    3ec6:	4810      	ldr	r0, [pc, #64]	; (3f08 <usb_init+0x58>)
    3ec8:	f002 f930 	bl	612c <nrfx_power_usbevt_init>
	k_work_queue_start(&usbd_work_queue,
    3ecc:	490f      	ldr	r1, [pc, #60]	; (3f0c <usb_init+0x5c>)
    3ece:	4810      	ldr	r0, [pc, #64]	; (3f10 <usb_init+0x60>)
    3ed0:	9400      	str	r4, [sp, #0]
    3ed2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3ed6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3eda:	f004 f861 	bl	7fa0 <k_work_queue_start>
	return z_impl_k_thread_name_set(thread, str);
    3ede:	490d      	ldr	r1, [pc, #52]	; (3f14 <usb_init+0x64>)
    3ee0:	480b      	ldr	r0, [pc, #44]	; (3f10 <usb_init+0x60>)
    3ee2:	f006 f9aa 	bl	a23a <z_impl_k_thread_name_set>
			   usbd_work_queue_stack,
			   K_KERNEL_STACK_SIZEOF(usbd_work_queue_stack),
			   CONFIG_SYSTEM_WORKQUEUE_PRIORITY, NULL);

	k_thread_name_set(&usbd_work_queue.thread, "usbd_workq");
	k_work_init(&ctx->usb_work, usbd_work_handler);
    3ee6:	480c      	ldr	r0, [pc, #48]	; (3f18 <usb_init+0x68>)
    3ee8:	490c      	ldr	r1, [pc, #48]	; (3f1c <usb_init+0x6c>)
    3eea:	f006 fa77 	bl	a3dc <k_work_init>

	return 0;
    3eee:	4620      	mov	r0, r4
}
    3ef0:	b002      	add	sp, #8
    3ef2:	bd10      	pop	{r4, pc}
		return -EIO;
    3ef4:	f06f 0004 	mvn.w	r0, #4
    3ef8:	e7fa      	b.n	3ef0 <usb_init+0x40>
    3efa:	bf00      	nop
    3efc:	00003f61 	.word	0x00003f61
    3f00:	0bad0000 	.word	0x0bad0000
    3f04:	0000afc7 	.word	0x0000afc7
    3f08:	0000ac14 	.word	0x0000ac14
    3f0c:	20002080 	.word	0x20002080
    3f10:	20000470 	.word	0x20000470
    3f14:	0000afb9 	.word	0x0000afb9
    3f18:	20000e34 	.word	0x20000e34
    3f1c:	000040e5 	.word	0x000040e5

00003f20 <hfxo_stop.constprop.0.isra.0>:
static int hfxo_stop(struct nrf_usbd_ctx *ctx)
    3f20:	b510      	push	{r4, lr}
    3f22:	490e      	ldr	r1, [pc, #56]	; (3f5c <hfxo_stop.constprop.0.isra.0+0x3c>)
    3f24:	f3bf 8f5b 	dmb	ish
    3f28:	2300      	movs	r3, #0
    3f2a:	e851 2f00 	ldrex	r2, [r1]
    3f2e:	2a01      	cmp	r2, #1
    3f30:	d103      	bne.n	3f3a <hfxo_stop.constprop.0.isra.0+0x1a>
    3f32:	e841 3000 	strex	r0, r3, [r1]
    3f36:	2800      	cmp	r0, #0
    3f38:	d1f7      	bne.n	3f2a <hfxo_stop.constprop.0.isra.0+0xa>
    3f3a:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 1, 0)) {
    3f3e:	d10c      	bne.n	3f5a <hfxo_stop.constprop.0.isra.0+0x3a>
		return onoff_cancel_or_release(ctx->hfxo_mgr, &ctx->hfxo_cli);
    3f40:	f851 4c04 	ldr.w	r4, [r1, #-4]
 * @retval negative other errors produced by onoff_release().
 */
static inline int onoff_cancel_or_release(struct onoff_manager *mgr,
					  struct onoff_client *cli)
{
	int rv = onoff_cancel(mgr, cli);
    3f44:	3914      	subs	r1, #20
    3f46:	4620      	mov	r0, r4
    3f48:	f005 fa6f 	bl	942a <onoff_cancel>

	if (rv == -EALREADY) {
    3f4c:	3078      	adds	r0, #120	; 0x78
    3f4e:	d104      	bne.n	3f5a <hfxo_stop.constprop.0.isra.0+0x3a>
		rv = onoff_release(mgr);
    3f50:	4620      	mov	r0, r4
}
    3f52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3f56:	f005 ba43 	b.w	93e0 <onoff_release>
    3f5a:	bd10      	pop	{r4, pc}
    3f5c:	20000e2c 	.word	0x20000e2c

00003f60 <usbd_event_handler>:
{
    3f60:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f62:	4606      	mov	r6, r0
    3f64:	b089      	sub	sp, #36	; 0x24
	struct usbd_event evt = {0};
    3f66:	2214      	movs	r2, #20
    3f68:	2100      	movs	r1, #0
    3f6a:	a803      	add	r0, sp, #12
    3f6c:	f005 fd40 	bl	99f0 <memset>
	switch (p_event->type) {
    3f70:	7833      	ldrb	r3, [r6, #0]
    3f72:	3b01      	subs	r3, #1
    3f74:	2b05      	cmp	r3, #5
    3f76:	d821      	bhi.n	3fbc <usbd_event_handler+0x5c>
    3f78:	e8df f003 	tbb	[pc, r3]
    3f7c:	1414037a 	.word	0x1414037a
    3f80:	166a      	.short	0x166a
    3f82:	2303      	movs	r3, #3
		evt.evt.pwr_evt.state = USBD_SUSPENDED;
    3f84:	f88d 3014 	strb.w	r3, [sp, #20]
		evt.evt_type = USBD_EVT_POWER;
    3f88:	2400      	movs	r4, #0
		ev = usbd_evt_alloc();
    3f8a:	f7ff ff01 	bl	3d90 <usbd_evt_alloc>
		if (!ev) {
    3f8e:	4603      	mov	r3, r0
    3f90:	b1a0      	cbz	r0, 3fbc <usbd_event_handler+0x5c>
		ev->evt_type = evt.evt_type;
    3f92:	7404      	strb	r4, [r0, #16]
		ev->evt = evt.evt;
    3f94:	f100 0208 	add.w	r2, r0, #8
    3f98:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
    3f9c:	e882 0003 	stmia.w	r2, {r0, r1}
		usbd_evt_put(ev);
    3fa0:	4618      	mov	r0, r3
    3fa2:	e01d      	b.n	3fe0 <usbd_event_handler+0x80>
	switch (p_event->type) {
    3fa4:	2304      	movs	r3, #4
    3fa6:	e7ed      	b.n	3f84 <usbd_event_handler+0x24>
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    3fa8:	78b7      	ldrb	r7, [r6, #2]
    3faa:	4638      	mov	r0, r7
    3fac:	f7ff fe9c 	bl	3ce8 <endpoint_ctx>
		switch (ep_ctx->cfg.type) {
    3fb0:	7a83      	ldrb	r3, [r0, #10]
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    3fb2:	4604      	mov	r4, r0
		switch (ep_ctx->cfg.type) {
    3fb4:	b123      	cbz	r3, 3fc0 <usbd_event_handler+0x60>
    3fb6:	3b01      	subs	r3, #1
    3fb8:	2b02      	cmp	r3, #2
    3fba:	d943      	bls.n	4044 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x44>
}
    3fbc:	b009      	add	sp, #36	; 0x24
    3fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    3fc0:	063b      	lsls	r3, r7, #24
		switch (p_event->data.eptransfer.status) {
    3fc2:	78f5      	ldrb	r5, [r6, #3]
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    3fc4:	d513      	bpl.n	3fee <usbd_event_handler+0x8e>
		switch (p_event->data.eptransfer.status) {
    3fc6:	2d00      	cmp	r5, #0
    3fc8:	d1f8      	bne.n	3fbc <usbd_event_handler+0x5c>
			struct usbd_event *ev = usbd_evt_alloc();
    3fca:	f7ff fee1 	bl	3d90 <usbd_evt_alloc>
			if (!ev) {
    3fce:	4603      	mov	r3, r0
    3fd0:	2800      	cmp	r0, #0
    3fd2:	d0f3      	beq.n	3fbc <usbd_event_handler+0x5c>
			ev->evt_type = USBD_EVT_EP;
    3fd4:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    3fd6:	77a5      	strb	r5, [r4, #30]
			ev->evt_type = USBD_EVT_EP;
    3fd8:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    3fda:	2203      	movs	r2, #3
    3fdc:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    3fde:	609c      	str	r4, [r3, #8]
		usbd_evt_put(ev);
    3fe0:	f7ff feba 	bl	3d58 <usbd_evt_put>
}
    3fe4:	b009      	add	sp, #36	; 0x24
    3fe6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		usbd_work_schedule();
    3fea:	f7ff bead 	b.w	3d48 <usbd_work_schedule>
		switch (p_event->data.eptransfer.status) {
    3fee:	b155      	cbz	r5, 4006 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x6>
    3ff0:	2d01      	cmp	r5, #1
    3ff2:	d1e3      	bne.n	3fbc <usbd_event_handler+0x5c>
			struct usbd_event *ev = usbd_evt_alloc();
    3ff4:	f7ff fecc 	bl	3d90 <usbd_evt_alloc>
			if (!ev) {
    3ff8:	4603      	mov	r3, r0
    3ffa:	2800      	cmp	r0, #0
    3ffc:	d0de      	beq.n	3fbc <usbd_event_handler+0x5c>
			ep_ctx->read_pending = true;
    3ffe:	7765      	strb	r5, [r4, #29]
			ev->evt_type = USBD_EVT_EP;
    4000:	7405      	strb	r5, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    4002:	7305      	strb	r5, [r0, #12]
    4004:	e7eb      	b.n	3fde <usbd_event_handler+0x7e>
			struct usbd_event *ev = usbd_evt_alloc();
    4006:	f7ff fec3 	bl	3d90 <usbd_evt_alloc>
			if (!ev) {
    400a:	4607      	mov	r7, r0
    400c:	2800      	cmp	r0, #0
    400e:	d0d5      	beq.n	3fbc <usbd_event_handler+0x5c>
			ev->evt_type = USBD_EVT_EP;
    4010:	2301      	movs	r3, #1
    4012:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    4014:	2302      	movs	r3, #2
    4016:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    4018:	6084      	str	r4, [r0, #8]
			err_code = nrfx_usbd_ep_status_get(
    401a:	f104 010c 	add.w	r1, r4, #12
    401e:	78b0      	ldrb	r0, [r6, #2]
    4020:	f006 f852 	bl	a0c8 <nrfx_usbd_ep_status_get>
			if (ctx->ctrl_read_len > ep_ctx->buf.len) {
    4024:	4a13      	ldr	r2, [pc, #76]	; (4074 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x74>)
    4026:	68e1      	ldr	r1, [r4, #12]
    4028:	f8b2 328c 	ldrh.w	r3, [r2, #652]	; 0x28c
    402c:	428b      	cmp	r3, r1
    402e:	d906      	bls.n	403e <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x3e>
				ctx->ctrl_read_len -= ep_ctx->buf.len;
    4030:	1a5b      	subs	r3, r3, r1
    4032:	f8a2 328c 	strh.w	r3, [r2, #652]	; 0x28c
				nrfx_usbd_setup_data_clear();
    4036:	f003 f8cf 	bl	71d8 <nrfx_usbd_setup_data_clear>
			usbd_evt_put(ev);
    403a:	4638      	mov	r0, r7
    403c:	e7d0      	b.n	3fe0 <usbd_event_handler+0x80>
				ctx->ctrl_read_len = 0U;
    403e:	f8a2 528c 	strh.w	r5, [r2, #652]	; 0x28c
    4042:	e7fa      	b.n	403a <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x3a>
			usbd_event_transfer_data(p_event);
    4044:	4630      	mov	r0, r6
}
    4046:	b009      	add	sp, #36	; 0x24
    4048:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			usbd_event_transfer_data(p_event);
    404c:	f7ff bedc 	b.w	3e08 <usbd_event_transfer_data>
		nrfx_usbd_setup_get(&drv_setup);
    4050:	a801      	add	r0, sp, #4
    4052:	f003 f89b 	bl	718c <nrfx_usbd_setup_get>
		if ((drv_setup.bRequest != USB_SREQ_SET_ADDRESS)
    4056:	f89d 3005 	ldrb.w	r3, [sp, #5]
    405a:	2b05      	cmp	r3, #5
    405c:	d104      	bne.n	4068 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x68>
		    || (USB_REQTYPE_GET_TYPE(drv_setup.bmRequestType)
    405e:	f89d 3004 	ldrb.w	r3, [sp, #4]
    4062:	f013 0f60 	tst.w	r3, #96	; 0x60
    4066:	d0a9      	beq.n	3fbc <usbd_event_handler+0x5c>
			evt.evt.ep_evt.ep = ep_ctx;
    4068:	4b03      	ldr	r3, [pc, #12]	; (4078 <CONFIG_COVERAGE_GCOV_HEAP_SIZE+0x78>)
    406a:	9305      	str	r3, [sp, #20]
			evt.evt_type = USBD_EVT_EP;
    406c:	2401      	movs	r4, #1
    406e:	e78c      	b.n	3f8a <usbd_event_handler+0x2a>
	switch (p_event->type) {
    4070:	2402      	movs	r4, #2
    4072:	e78a      	b.n	3f8a <usbd_event_handler+0x2a>
    4074:	20000e0c 	.word	0x20000e0c
    4078:	20000f78 	.word	0x20000f78

0000407c <eps_ctx_init>:
{
    407c:	b538      	push	{r3, r4, r5, lr}
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    407e:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    4080:	f064 007f 	orn	r0, r4, #127	; 0x7f
    4084:	b2c0      	uxtb	r0, r0
    4086:	f7ff fe2f 	bl	3ce8 <endpoint_ctx>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    408a:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    408c:	f005 fcce 	bl	9a2c <ep_ctx_reset>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    4090:	2c08      	cmp	r4, #8
    4092:	d1f5      	bne.n	4080 <eps_ctx_init+0x4>
    4094:	4d0e      	ldr	r5, [pc, #56]	; (40d0 <eps_ctx_init+0x54>)
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    4096:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    4098:	b2e0      	uxtb	r0, r4
    409a:	f7ff fe25 	bl	3ce8 <endpoint_ctx>
		if (!ep_ctx->buf.block.data) {
    409e:	6903      	ldr	r3, [r0, #16]
    40a0:	b903      	cbnz	r3, 40a4 <eps_ctx_init+0x28>
			ep_ctx->buf.block.data = ep_out_bufs[i];
    40a2:	6105      	str	r5, [r0, #16]
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    40a4:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    40a6:	f005 fcc1 	bl	9a2c <ep_ctx_reset>
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    40aa:	2c08      	cmp	r4, #8
    40ac:	f105 0540 	add.w	r5, r5, #64	; 0x40
    40b0:	d1f2      	bne.n	4098 <eps_ctx_init+0x1c>
		ep_ctx_reset(ep_ctx);
    40b2:	4808      	ldr	r0, [pc, #32]	; (40d4 <eps_ctx_init+0x58>)
    40b4:	f005 fcba 	bl	9a2c <ep_ctx_reset>
		if (!ep_ctx->buf.block.data) {
    40b8:	4b07      	ldr	r3, [pc, #28]	; (40d8 <eps_ctx_init+0x5c>)
    40ba:	f8d3 227c 	ldr.w	r2, [r3, #636]	; 0x27c
    40be:	b912      	cbnz	r2, 40c6 <eps_ctx_init+0x4a>
			ep_ctx->buf.block.data = ep_isoout_bufs[0];
    40c0:	4a06      	ldr	r2, [pc, #24]	; (40dc <eps_ctx_init+0x60>)
    40c2:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
		ep_ctx_reset(ep_ctx);
    40c6:	4806      	ldr	r0, [pc, #24]	; (40e0 <eps_ctx_init+0x64>)
    40c8:	f005 fcb0 	bl	9a2c <ep_ctx_reset>
}
    40cc:	2000      	movs	r0, #0
    40ce:	bd38      	pop	{r3, r4, r5, pc}
    40d0:	2000149c 	.word	0x2000149c
    40d4:	20000f58 	.word	0x20000f58
    40d8:	20000e0c 	.word	0x20000e0c
    40dc:	2000109c 	.word	0x2000109c
    40e0:	20001078 	.word	0x20001078

000040e4 <usbd_work_handler>:
{
    40e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return get_usbd_ctx()->ready;
    40e8:	4ca7      	ldr	r4, [pc, #668]	; (4388 <usbd_work_handler+0x2a4>)
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    40ea:	f8df 82a0 	ldr.w	r8, [pc, #672]	; 438c <usbd_work_handler+0x2a8>
{
    40ee:	b085      	sub	sp, #20
    40f0:	4607      	mov	r7, r0
	while ((ev = usbd_evt_get()) != NULL) {
    40f2:	f7ff fe37 	bl	3d64 <usbd_evt_get>
    40f6:	b910      	cbnz	r0, 40fe <usbd_work_handler+0x1a>
}
    40f8:	b005      	add	sp, #20
    40fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return get_usbd_ctx()->ready;
    40fe:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    4102:	7c02      	ldrb	r2, [r0, #16]
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    4104:	f100 0904 	add.w	r9, r0, #4
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    4108:	b93b      	cbnz	r3, 411a <usbd_work_handler+0x36>
    410a:	2a00      	cmp	r2, #0
    410c:	f000 8088 	beq.w	4220 <usbd_work_handler+0x13c>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    4110:	489e      	ldr	r0, [pc, #632]	; (438c <usbd_work_handler+0x2a8>)
    4112:	4649      	mov	r1, r9
    4114:	f006 f862 	bl	a1dc <k_mem_slab_free>
}
    4118:	e7eb      	b.n	40f2 <usbd_work_handler+0xe>
		switch (ev->evt_type) {
    411a:	2a04      	cmp	r2, #4
    411c:	d844      	bhi.n	41a8 <usbd_work_handler+0xc4>
    411e:	e8df f012 	tbh	[pc, r2, lsl #1]
    4122:	007f      	.short	0x007f
    4124:	01020005 	.word	0x01020005
    4128:	01410118 	.word	0x01410118
	switch (ep_evt->evt_type) {
    412c:	7b03      	ldrb	r3, [r0, #12]
	struct nrf_usbd_ep_ctx *ep_ctx = ep_evt->ep;
    412e:	6885      	ldr	r5, [r0, #8]
	switch (ep_evt->evt_type) {
    4130:	2b03      	cmp	r3, #3
    4132:	d839      	bhi.n	41a8 <usbd_work_handler+0xc4>
    4134:	e8df f003 	tbb	[pc, r3]
    4138:	615c3f02 	.word	0x615c3f02
	usbd_setup = (struct usb_setup_packet *)ep_ctx->buf.data;
    413c:	696e      	ldr	r6, [r5, #20]
	memset(usbd_setup, 0, sizeof(struct usb_setup_packet));
    413e:	2208      	movs	r2, #8
    4140:	2100      	movs	r1, #0
    4142:	4630      	mov	r0, r6
    4144:	f005 fc54 	bl	99f0 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    4148:	4b91      	ldr	r3, [pc, #580]	; (4390 <usbd_work_handler+0x2ac>)
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    414a:	4892      	ldr	r0, [pc, #584]	; (4394 <usbd_work_handler+0x2b0>)
    414c:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    4150:	7032      	strb	r2, [r6, #0]
    return (uint8_t)(p_reg->BREQUEST);
    4152:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    4156:	7072      	strb	r2, [r6, #1]
    const uint16_t val = p_reg->WVALUEL;
    4158:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    415c:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    4160:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wValue = nrf_usbd_setup_wvalue_get(NRF_USBD);
    4164:	8072      	strh	r2, [r6, #2]
    const uint16_t val = p_reg->WINDEXL;
    4166:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    416a:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    416e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wIndex = nrf_usbd_setup_windex_get(NRF_USBD);
    4172:	80b2      	strh	r2, [r6, #4]
    const uint16_t val = p_reg->WLENGTHL;
    4174:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    4178:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
    417c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    4180:	2208      	movs	r2, #8
	usbd_setup->wLength = nrf_usbd_setup_wlength_get(NRF_USBD);
    4182:	80f3      	strh	r3, [r6, #6]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    4184:	4631      	mov	r1, r6
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    4186:	60ea      	str	r2, [r5, #12]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    4188:	f005 fc27 	bl	99da <memcpy>
	ep_ctx->cfg.cb(ep_ctx->cfg.addr, USB_DC_EP_SETUP);
    418c:	682b      	ldr	r3, [r5, #0]
    418e:	7a68      	ldrb	r0, [r5, #9]
    4190:	2100      	movs	r1, #0
    4192:	4798      	blx	r3
	if (usb_reqtype_is_to_device(usbd_setup) && usbd_setup->wLength) {
    4194:	f996 3000 	ldrsb.w	r3, [r6]
    4198:	2b00      	cmp	r3, #0
    419a:	db08      	blt.n	41ae <usbd_work_handler+0xca>
    419c:	88f3      	ldrh	r3, [r6, #6]
    419e:	b133      	cbz	r3, 41ae <usbd_work_handler+0xca>
		ctx->ctrl_read_len = usbd_setup->wLength;
    41a0:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
		nrfx_usbd_setup_data_clear();
    41a4:	f003 f818 	bl	71d8 <nrfx_usbd_setup_data_clear>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    41a8:	4649      	mov	r1, r9
    41aa:	4640      	mov	r0, r8
    41ac:	e7b2      	b.n	4114 <usbd_work_handler+0x30>
		ctx->ctrl_read_len = 0U;
    41ae:	2300      	movs	r3, #0
    41b0:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
    41b4:	e7f8      	b.n	41a8 <usbd_work_handler+0xc4>
	if (!ep_ctx->read_pending) {
    41b6:	7f6b      	ldrb	r3, [r5, #29]
    41b8:	2b00      	cmp	r3, #0
    41ba:	d0f5      	beq.n	41a8 <usbd_work_handler+0xc4>
	if (!ep_ctx->read_complete) {
    41bc:	7f2b      	ldrb	r3, [r5, #28]
    41be:	2b00      	cmp	r3, #0
    41c0:	d0f2      	beq.n	41a8 <usbd_work_handler+0xc4>
	ep_ctx->read_pending = false;
    41c2:	2600      	movs	r6, #0
    41c4:	776e      	strb	r6, [r5, #29]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    41c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    41ca:	4873      	ldr	r0, [pc, #460]	; (4398 <usbd_work_handler+0x2b4>)
	ep_ctx->read_complete = false;
    41cc:	772e      	strb	r6, [r5, #28]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    41ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    41d2:	f005 fc3e 	bl	9a52 <k_mutex_lock.constprop.0.isra.0>
	NRFX_USBD_TRANSFER_OUT(transfer, ep_ctx->buf.data,
    41d6:	696b      	ldr	r3, [r5, #20]
    41d8:	9301      	str	r3, [sp, #4]
    41da:	686b      	ldr	r3, [r5, #4]
    41dc:	e9cd 3602 	strd	r3, r6, [sp, #8]
	nrfx_err_t err = nrfx_usbd_ep_transfer(
    41e0:	a901      	add	r1, sp, #4
    41e2:	7a68      	ldrb	r0, [r5, #9]
    41e4:	f002 fdfe 	bl	6de4 <nrfx_usbd_ep_transfer>
	k_mutex_unlock(&ctx->drv_lock);
    41e8:	486b      	ldr	r0, [pc, #428]	; (4398 <usbd_work_handler+0x2b4>)
    41ea:	f005 fc34 	bl	9a56 <k_mutex_unlock.isra.0>
    41ee:	e7db      	b.n	41a8 <usbd_work_handler+0xc4>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    41f0:	682b      	ldr	r3, [r5, #0]
    41f2:	2101      	movs	r1, #1
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    41f4:	7a68      	ldrb	r0, [r5, #9]
    41f6:	4798      	blx	r3
		break;
    41f8:	e7d6      	b.n	41a8 <usbd_work_handler+0xc4>
		if (ep_ctx->cfg.type == USB_DC_EP_CONTROL &&
    41fa:	7aab      	ldrb	r3, [r5, #10]
    41fc:	b96b      	cbnz	r3, 421a <usbd_work_handler+0x136>
    41fe:	7feb      	ldrb	r3, [r5, #31]
    4200:	b95b      	cbnz	r3, 421a <usbd_work_handler+0x136>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4202:	4865      	ldr	r0, [pc, #404]	; (4398 <usbd_work_handler+0x2b4>)
    4204:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    4208:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    420c:	f005 fc21 	bl	9a52 <k_mutex_lock.constprop.0.isra.0>
			nrfx_usbd_setup_clear();
    4210:	f003 f812 	bl	7238 <nrfx_usbd_setup_clear>
			k_mutex_unlock(&ctx->drv_lock);
    4214:	4860      	ldr	r0, [pc, #384]	; (4398 <usbd_work_handler+0x2b4>)
    4216:	f005 fc1e 	bl	9a56 <k_mutex_unlock.isra.0>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    421a:	682b      	ldr	r3, [r5, #0]
    421c:	2102      	movs	r1, #2
    421e:	e7e9      	b.n	41f4 <usbd_work_handler+0x110>
	switch (pwr_evt->state) {
    4220:	7a02      	ldrb	r2, [r0, #8]
    4222:	2a04      	cmp	r2, #4
    4224:	d8c0      	bhi.n	41a8 <usbd_work_handler+0xc4>
    4226:	e8df f002 	tbb	[pc, r2]
    422a:	0359      	.short	0x0359
    422c:	6723      	.short	0x6723
    422e:	73          	.byte	0x73
    422f:	00          	.byte	0x00
		if (!nrfx_usbd_is_enabled()) {
    4230:	f002 fd60 	bl	6cf4 <nrfx_usbd_is_enabled>
    4234:	4605      	mov	r5, r0
    4236:	2800      	cmp	r0, #0
    4238:	d1b6      	bne.n	41a8 <usbd_work_handler+0xc4>
			nrfx_usbd_enable();
    423a:	f002 fc97 	bl	6b6c <nrfx_usbd_enable>
    423e:	f3bf 8f5b 	dmb	ish
    4242:	4956      	ldr	r1, [pc, #344]	; (439c <usbd_work_handler+0x2b8>)
    4244:	2301      	movs	r3, #1
    4246:	e851 2f00 	ldrex	r2, [r1]
    424a:	2a00      	cmp	r2, #0
    424c:	d103      	bne.n	4256 <usbd_work_handler+0x172>
    424e:	e841 3000 	strex	r0, r3, [r1]
    4252:	2800      	cmp	r0, #0
    4254:	d1f7      	bne.n	4246 <usbd_work_handler+0x162>
    4256:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 0, 1)) {
    425a:	d1a5      	bne.n	41a8 <usbd_work_handler+0xc4>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    425c:	f841 5c08 	str.w	r5, [r1, #-8]
    4260:	f841 5c10 	str.w	r5, [r1, #-16]
		return onoff_request(ctx->hfxo_mgr, &ctx->hfxo_cli);
    4264:	69e0      	ldr	r0, [r4, #28]
    4266:	6163      	str	r3, [r4, #20]
    4268:	3914      	subs	r1, #20
    426a:	f005 f861 	bl	9330 <onoff_request>
    426e:	e79b      	b.n	41a8 <usbd_work_handler+0xc4>
	switch (pwr_evt->state) {
    4270:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    4272:	f065 007f 	orn	r0, r5, #127	; 0x7f
    4276:	b2c0      	uxtb	r0, r0
    4278:	f7ff fd36 	bl	3ce8 <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    427c:	7a03      	ldrb	r3, [r0, #8]
    427e:	b113      	cbz	r3, 4286 <usbd_work_handler+0x1a2>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    4280:	7a40      	ldrb	r0, [r0, #9]
    4282:	f003 f989 	bl	7598 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPIN_CNT; i++) {
    4286:	3501      	adds	r5, #1
    4288:	2d08      	cmp	r5, #8
    428a:	d1f2      	bne.n	4272 <usbd_work_handler+0x18e>
		if (ep_ctx->cfg.en) {
    428c:	f894 3154 	ldrb.w	r3, [r4, #340]	; 0x154
    4290:	b11b      	cbz	r3, 429a <usbd_work_handler+0x1b6>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    4292:	f894 0155 	ldrb.w	r0, [r4, #341]	; 0x155
    4296:	f003 f97f 	bl	7598 <nrfx_usbd_ep_enable>
	switch (pwr_evt->state) {
    429a:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    429c:	b2e8      	uxtb	r0, r5
    429e:	f7ff fd23 	bl	3ce8 <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    42a2:	7a03      	ldrb	r3, [r0, #8]
    42a4:	b113      	cbz	r3, 42ac <usbd_work_handler+0x1c8>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    42a6:	7a40      	ldrb	r0, [r0, #9]
    42a8:	f003 f976 	bl	7598 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPOUT_CNT; i++) {
    42ac:	3501      	adds	r5, #1
    42ae:	2d08      	cmp	r5, #8
    42b0:	d1f4      	bne.n	429c <usbd_work_handler+0x1b8>
		if (ep_ctx->cfg.en) {
    42b2:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    42b6:	b11b      	cbz	r3, 42c0 <usbd_work_handler+0x1dc>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    42b8:	f894 0275 	ldrb.w	r0, [r4, #629]	; 0x275
    42bc:	f003 f96c 	bl	7598 <nrfx_usbd_ep_enable>
		nrfx_usbd_start(true);
    42c0:	2001      	movs	r0, #1
    42c2:	f002 fcf9 	bl	6cb8 <nrfx_usbd_start>
		ctx->ready = true;
    42c6:	2301      	movs	r3, #1
    42c8:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
		if (ctx->status_cb) {
    42cc:	6823      	ldr	r3, [r4, #0]
    42ce:	2b00      	cmp	r3, #0
    42d0:	f43f af6a 	beq.w	41a8 <usbd_work_handler+0xc4>
			ctx->status_cb(USB_DC_CONNECTED, NULL);
    42d4:	2100      	movs	r1, #0
    42d6:	2002      	movs	r0, #2
				ctx->status_cb(USB_DC_SOF, NULL);
    42d8:	4798      	blx	r3
    42da:	e765      	b.n	41a8 <usbd_work_handler+0xc4>
		ctx->ready = false;
    42dc:	2500      	movs	r5, #0
    42de:	f884 5025 	strb.w	r5, [r4, #37]	; 0x25
		nrfx_usbd_disable();
    42e2:	f003 f915 	bl	7510 <nrfx_usbd_disable>
		err = hfxo_stop(ctx);
    42e6:	f7ff fe1b 	bl	3f20 <hfxo_stop.constprop.0.isra.0>
		if (ctx->status_cb) {
    42ea:	6823      	ldr	r3, [r4, #0]
    42ec:	2b00      	cmp	r3, #0
    42ee:	f43f af5b 	beq.w	41a8 <usbd_work_handler+0xc4>
			ctx->status_cb(USB_DC_DISCONNECTED, NULL);
    42f2:	4629      	mov	r1, r5
    42f4:	2004      	movs	r0, #4
    42f6:	e7ef      	b.n	42d8 <usbd_work_handler+0x1f4>
		if (dev_ready()) {
    42f8:	2b00      	cmp	r3, #0
    42fa:	f43f af55 	beq.w	41a8 <usbd_work_handler+0xc4>
			nrfx_usbd_suspend();
    42fe:	f002 fd03 	bl	6d08 <nrfx_usbd_suspend>
			if (ctx->status_cb) {
    4302:	6823      	ldr	r3, [r4, #0]
    4304:	2b00      	cmp	r3, #0
    4306:	f43f af4f 	beq.w	41a8 <usbd_work_handler+0xc4>
				ctx->status_cb(USB_DC_SUSPEND, NULL);
    430a:	2100      	movs	r1, #0
    430c:	2005      	movs	r0, #5
    430e:	e7e3      	b.n	42d8 <usbd_work_handler+0x1f4>
		if (ctx->status_cb && dev_ready()) {
    4310:	6822      	ldr	r2, [r4, #0]
    4312:	2a00      	cmp	r2, #0
    4314:	f43f af48 	beq.w	41a8 <usbd_work_handler+0xc4>
    4318:	2b00      	cmp	r3, #0
    431a:	f43f af45 	beq.w	41a8 <usbd_work_handler+0xc4>
			ctx->status_cb(USB_DC_RESUME, NULL);
    431e:	2100      	movs	r1, #0
    4320:	2006      	movs	r0, #6
    4322:	4790      	blx	r2
    4324:	e740      	b.n	41a8 <usbd_work_handler+0xc4>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4326:	f107 0510 	add.w	r5, r7, #16
    432a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    432e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    4332:	4628      	mov	r0, r5
    4334:	f005 fb8d 	bl	9a52 <k_mutex_lock.constprop.0.isra.0>
			eps_ctx_init();
    4338:	f7ff fea0 	bl	407c <eps_ctx_init>
			k_mutex_unlock(&ctx->drv_lock);
    433c:	4628      	mov	r0, r5
    433e:	f005 fb8a 	bl	9a56 <k_mutex_unlock.isra.0>
			if (ctx->status_cb) {
    4342:	f857 3c28 	ldr.w	r3, [r7, #-40]
    4346:	2b00      	cmp	r3, #0
    4348:	f43f af2e 	beq.w	41a8 <usbd_work_handler+0xc4>
				ctx->status_cb(USB_DC_RESET, NULL);
    434c:	2100      	movs	r1, #0
    434e:	2001      	movs	r0, #1
    4350:	e7c2      	b.n	42d8 <usbd_work_handler+0x1f4>
	if (ep_ctx->cfg.en) {
    4352:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    4356:	b17b      	cbz	r3, 4378 <usbd_work_handler+0x294>
		ep_ctx->read_pending = true;
    4358:	2501      	movs	r5, #1
    435a:	f884 5289 	strb.w	r5, [r4, #649]	; 0x289
		ep_ctx->read_complete = true;
    435e:	f884 5288 	strb.w	r5, [r4, #648]	; 0x288
		ev = usbd_evt_alloc();
    4362:	f7ff fd15 	bl	3d90 <usbd_evt_alloc>
		if (!ev) {
    4366:	b138      	cbz	r0, 4378 <usbd_work_handler+0x294>
		ev->evt.ep_evt.ep = ep_ctx;
    4368:	4a0d      	ldr	r2, [pc, #52]	; (43a0 <usbd_work_handler+0x2bc>)
		ev->evt_type = USBD_EVT_EP;
    436a:	7405      	strb	r5, [r0, #16]
		ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    436c:	7305      	strb	r5, [r0, #12]
		ev->evt.ep_evt.ep = ep_ctx;
    436e:	6082      	str	r2, [r0, #8]
		usbd_evt_put(ev);
    4370:	f7ff fcf2 	bl	3d58 <usbd_evt_put>
		usbd_work_schedule();
    4374:	f7ff fce8 	bl	3d48 <usbd_work_schedule>
			if (ctx->status_cb) {
    4378:	f857 3c28 	ldr.w	r3, [r7, #-40]
    437c:	2b00      	cmp	r3, #0
    437e:	f43f af13 	beq.w	41a8 <usbd_work_handler+0xc4>
				ctx->status_cb(USB_DC_SOF, NULL);
    4382:	2100      	movs	r1, #0
    4384:	200a      	movs	r0, #10
    4386:	e7a7      	b.n	42d8 <usbd_work_handler+0x1f4>
    4388:	20000e0c 	.word	0x20000e0c
    438c:	20000250 	.word	0x20000250
    4390:	40027000 	.word	0x40027000
    4394:	20000e10 	.word	0x20000e10
    4398:	20000e44 	.word	0x20000e44
    439c:	20000e2c 	.word	0x20000e2c
    43a0:	20001078 	.word	0x20001078
	nrfx_power_usbevt_disable();
    43a4:	f005 fdd7 	bl	9f56 <nrfx_power_usbevt_disable>
	nrfx_usbd_disable();
    43a8:	f003 f8b2 	bl	7510 <nrfx_usbd_disable>
	nrfx_usbd_uninit();
    43ac:	f002 fbd4 	bl	6b58 <nrfx_usbd_uninit>
	usbd_evt_flush();
    43b0:	f7ff fce0 	bl	3d74 <usbd_evt_flush>
	ret = eps_ctx_init();
    43b4:	f7ff fe62 	bl	407c <eps_ctx_init>
	nrfx_power_usbevt_enable();
    43b8:	f005 fdc6 	bl	9f48 <nrfx_power_usbevt_enable>
	err = nrfx_usbd_init(usbd_event_handler);
    43bc:	4801      	ldr	r0, [pc, #4]	; (43c4 <usbd_work_handler+0x2e0>)
    43be:	f002 fccf 	bl	6d60 <nrfx_usbd_init>
}
    43c2:	e6f1      	b.n	41a8 <usbd_work_handler+0xc4>
    43c4:	00003f61 	.word	0x00003f61

000043c8 <usb_dc_attach>:
{
    43c8:	b538      	push	{r3, r4, r5, lr}
	if (ctx->attached) {
    43ca:	4d16      	ldr	r5, [pc, #88]	; (4424 <usb_dc_attach+0x5c>)
    43cc:	f895 4024 	ldrb.w	r4, [r5, #36]	; 0x24
    43d0:	bb2c      	cbnz	r4, 441e <usb_dc_attach+0x56>
	return z_impl_k_mutex_init(mutex);
    43d2:	f105 0038 	add.w	r0, r5, #56	; 0x38
    43d6:	f005 ff44 	bl	a262 <z_impl_k_mutex_init>
		z_nrf_clock_control_get_onoff(
    43da:	4620      	mov	r0, r4
    43dc:	f000 fb10 	bl	4a00 <z_nrf_clock_control_get_onoff>
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    43e0:	4622      	mov	r2, r4
    43e2:	2101      	movs	r1, #1
	ctx->hfxo_mgr =
    43e4:	61e8      	str	r0, [r5, #28]
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    43e6:	2027      	movs	r0, #39	; 0x27
    43e8:	f7ff f896 	bl	3518 <z_arm_irq_priority_set>
	nrfx_power_usbevt_enable();
    43ec:	f005 fdac 	bl	9f48 <nrfx_power_usbevt_enable>
	ret = eps_ctx_init();
    43f0:	f7ff fe44 	bl	407c <eps_ctx_init>
	if (ret == 0) {
    43f4:	4604      	mov	r4, r0
    43f6:	b910      	cbnz	r0, 43fe <usb_dc_attach+0x36>
		ctx->attached = true;
    43f8:	2301      	movs	r3, #1
    43fa:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
    43fe:	4b0a      	ldr	r3, [pc, #40]	; (4428 <usb_dc_attach+0x60>)
	if (!k_fifo_is_empty(&usbd_evt_fifo)) {
    4400:	681b      	ldr	r3, [r3, #0]
    4402:	b10b      	cbz	r3, 4408 <usb_dc_attach+0x40>
		usbd_work_schedule();
    4404:	f7ff fca0 	bl	3d48 <usbd_work_schedule>
#endif // NRF_POWER_HAS_MAINREGSTATUS

#if NRF_POWER_HAS_USBREG
NRF_STATIC_INLINE uint32_t nrf_power_usbregstatus_get(NRF_POWER_Type const * p_reg)
{
    return p_reg->USBREGSTATUS;
    4408:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    440c:	f8d3 3438 	ldr.w	r3, [r3, #1080]	; 0x438
#ifndef NRFX_DECLARE_ONLY
#if NRF_POWER_HAS_USBREG
NRFX_STATIC_INLINE nrfx_power_usb_state_t nrfx_power_usbstatus_get(void)
{
    uint32_t status = nrf_power_usbregstatus_get(NRF_POWER);
    if(0 == (status & NRF_POWER_USBREGSTATUS_VBUSDETECT_MASK))
    4410:	07db      	lsls	r3, r3, #31
    4412:	d502      	bpl.n	441a <usb_dc_attach+0x52>
		usb_dc_power_event_handler(NRFX_POWER_USB_EVT_DETECTED);
    4414:	2000      	movs	r0, #0
    4416:	f7ff fcdd 	bl	3dd4 <usb_dc_power_event_handler>
}
    441a:	4620      	mov	r0, r4
    441c:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
    441e:	2400      	movs	r4, #0
    4420:	e7fb      	b.n	441a <usb_dc_attach+0x52>
    4422:	bf00      	nop
    4424:	20000e0c 	.word	0x20000e0c
    4428:	200002d0 	.word	0x200002d0

0000442c <usb_dc_set_address>:
	return get_usbd_ctx()->attached;
    442c:	4b07      	ldr	r3, [pc, #28]	; (444c <usb_dc_set_address+0x20>)
	if (!dev_attached() || !dev_ready()) {
    442e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
    4432:	b13a      	cbz	r2, 4444 <usb_dc_set_address+0x18>
    4434:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
		return -ENODEV;
    4438:	2b00      	cmp	r3, #0
    443a:	bf14      	ite	ne
    443c:	2000      	movne	r0, #0
    443e:	f06f 0012 	mvneq.w	r0, #18
    4442:	4770      	bx	lr
    4444:	f06f 0012 	mvn.w	r0, #18
}
    4448:	4770      	bx	lr
    444a:	bf00      	nop
    444c:	20000e0c 	.word	0x20000e0c

00004450 <usb_dc_ep_configure>:
{
    4450:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    4452:	4b10      	ldr	r3, [pc, #64]	; (4494 <usb_dc_ep_configure+0x44>)
	if (!dev_attached()) {
    4454:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
{
    4458:	4604      	mov	r4, r0
	if (!dev_attached()) {
    445a:	b1c3      	cbz	r3, 448e <usb_dc_ep_configure+0x3e>
	ep_ctx = endpoint_ctx(ep_cfg->ep_addr);
    445c:	7805      	ldrb	r5, [r0, #0]
    445e:	4628      	mov	r0, r5
    4460:	f7ff fc42 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    4464:	b910      	cbnz	r0, 446c <usb_dc_ep_configure+0x1c>
		return -EINVAL;
    4466:	f06f 0015 	mvn.w	r0, #21
}
    446a:	bd38      	pop	{r3, r4, r5, pc}
	ep_ctx->cfg.addr = ep_cfg->ep_addr;
    446c:	7245      	strb	r5, [r0, #9]
	ep_ctx->cfg.type = ep_cfg->ep_type;
    446e:	7923      	ldrb	r3, [r4, #4]
    4470:	7283      	strb	r3, [r0, #10]
	ep_ctx->cfg.max_sz = ep_cfg->ep_mps;
    4472:	8863      	ldrh	r3, [r4, #2]
    4474:	6043      	str	r3, [r0, #4]
	if (!NRF_USBD_EPISO_CHECK(ep_cfg->ep_addr)) {
    4476:	7820      	ldrb	r0, [r4, #0]
    4478:	8861      	ldrh	r1, [r4, #2]
    447a:	f010 0f08 	tst.w	r0, #8
    447e:	d102      	bne.n	4486 <usb_dc_ep_configure+0x36>
		if ((ep_cfg->ep_mps & (ep_cfg->ep_mps - 1)) != 0U) {
    4480:	1e4b      	subs	r3, r1, #1
    4482:	420b      	tst	r3, r1
    4484:	d1ef      	bne.n	4466 <usb_dc_ep_configure+0x16>
	nrfx_usbd_ep_max_packet_size_set(ep_addr_to_nrfx(ep_cfg->ep_addr),
    4486:	f005 fe1a 	bl	a0be <nrfx_usbd_ep_max_packet_size_set>
	return 0;
    448a:	2000      	movs	r0, #0
    448c:	e7ed      	b.n	446a <usb_dc_ep_configure+0x1a>
		return -ENODEV;
    448e:	f06f 0012 	mvn.w	r0, #18
    4492:	e7ea      	b.n	446a <usb_dc_ep_configure+0x1a>
    4494:	20000e0c 	.word	0x20000e0c

00004498 <usb_dc_ep_set_stall>:
{
    4498:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    449a:	4b12      	ldr	r3, [pc, #72]	; (44e4 <usb_dc_ep_set_stall+0x4c>)
	if (!dev_attached() || !dev_ready()) {
    449c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    44a0:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
    44a2:	b1ca      	cbz	r2, 44d8 <usb_dc_ep_set_stall+0x40>
    44a4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    44a8:	b1b3      	cbz	r3, 44d8 <usb_dc_ep_set_stall+0x40>
	ep_ctx = endpoint_ctx(ep);
    44aa:	f7ff fc1d 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    44ae:	4604      	mov	r4, r0
    44b0:	b1a8      	cbz	r0, 44de <usb_dc_ep_set_stall+0x46>
	switch (ep_ctx->cfg.type) {
    44b2:	7a83      	ldrb	r3, [r0, #10]
    44b4:	2b01      	cmp	r3, #1
    44b6:	d012      	beq.n	44de <usb_dc_ep_set_stall+0x46>
    44b8:	d907      	bls.n	44ca <usb_dc_ep_set_stall+0x32>
    44ba:	3b02      	subs	r3, #2
    44bc:	2b01      	cmp	r3, #1
    44be:	d907      	bls.n	44d0 <usb_dc_ep_set_stall+0x38>
	ep_ctx->buf.curr = ep_ctx->buf.data;
    44c0:	6963      	ldr	r3, [r4, #20]
    44c2:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len = 0U;
    44c4:	2000      	movs	r0, #0
    44c6:	60e0      	str	r0, [r4, #12]
}
    44c8:	bd38      	pop	{r3, r4, r5, pc}
		nrfx_usbd_setup_stall();
    44ca:	f002 febd 	bl	7248 <nrfx_usbd_setup_stall>
		break;
    44ce:	e7f7      	b.n	44c0 <usb_dc_ep_set_stall+0x28>
		nrfx_usbd_ep_stall(ep_addr_to_nrfx(ep));
    44d0:	4628      	mov	r0, r5
    44d2:	f002 fe2d 	bl	7130 <nrfx_usbd_ep_stall>
		break;
    44d6:	e7f3      	b.n	44c0 <usb_dc_ep_set_stall+0x28>
		return -ENODEV;
    44d8:	f06f 0012 	mvn.w	r0, #18
    44dc:	e7f4      	b.n	44c8 <usb_dc_ep_set_stall+0x30>
	switch (ep_ctx->cfg.type) {
    44de:	f06f 0015 	mvn.w	r0, #21
    44e2:	e7f1      	b.n	44c8 <usb_dc_ep_set_stall+0x30>
    44e4:	20000e0c 	.word	0x20000e0c

000044e8 <usb_dc_ep_clear_stall>:
{
    44e8:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    44ea:	4b0e      	ldr	r3, [pc, #56]	; (4524 <usb_dc_ep_clear_stall+0x3c>)
	if (!dev_attached() || !dev_ready()) {
    44ec:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    44f0:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
    44f2:	b182      	cbz	r2, 4516 <usb_dc_ep_clear_stall+0x2e>
    44f4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    44f8:	b16b      	cbz	r3, 4516 <usb_dc_ep_clear_stall+0x2e>
	ep_ctx = endpoint_ctx(ep);
    44fa:	f7ff fbf5 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    44fe:	b168      	cbz	r0, 451c <usb_dc_ep_clear_stall+0x34>
	if (NRF_USBD_EPISO_CHECK(ep)) {
    4500:	f015 0408 	ands.w	r4, r5, #8
    4504:	d10a      	bne.n	451c <usb_dc_ep_clear_stall+0x34>
	nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    4506:	4628      	mov	r0, r5
    4508:	f002 fe34 	bl	7174 <nrfx_usbd_ep_dtoggle_clear>
	nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    450c:	4628      	mov	r0, r5
    450e:	f003 f897 	bl	7640 <nrfx_usbd_ep_stall_clear>
	return 0;
    4512:	4620      	mov	r0, r4
}
    4514:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    4516:	f06f 0012 	mvn.w	r0, #18
    451a:	e7fb      	b.n	4514 <usb_dc_ep_clear_stall+0x2c>
		return -EINVAL;
    451c:	f06f 0015 	mvn.w	r0, #21
    4520:	e7f8      	b.n	4514 <usb_dc_ep_clear_stall+0x2c>
    4522:	bf00      	nop
    4524:	20000e0c 	.word	0x20000e0c

00004528 <usb_dc_ep_is_stalled>:
{
    4528:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    452a:	4b0c      	ldr	r3, [pc, #48]	; (455c <usb_dc_ep_is_stalled+0x34>)
	if (!dev_attached() || !dev_ready()) {
    452c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4530:	4605      	mov	r5, r0
    4532:	460c      	mov	r4, r1
	if (!dev_attached() || !dev_ready()) {
    4534:	b162      	cbz	r2, 4550 <usb_dc_ep_is_stalled+0x28>
    4536:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    453a:	b14b      	cbz	r3, 4550 <usb_dc_ep_is_stalled+0x28>
	ep_ctx = endpoint_ctx(ep);
    453c:	f7ff fbd4 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    4540:	b148      	cbz	r0, 4556 <usb_dc_ep_is_stalled+0x2e>
	if (!stalled) {
    4542:	b144      	cbz	r4, 4556 <usb_dc_ep_is_stalled+0x2e>
	*stalled = (uint8_t) nrfx_usbd_ep_stall_check(ep_addr_to_nrfx(ep));
    4544:	4628      	mov	r0, r5
    4546:	f002 fdfb 	bl	7140 <nrfx_usbd_ep_stall_check>
    454a:	7020      	strb	r0, [r4, #0]
	return 0;
    454c:	2000      	movs	r0, #0
}
    454e:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    4550:	f06f 0012 	mvn.w	r0, #18
    4554:	e7fb      	b.n	454e <usb_dc_ep_is_stalled+0x26>
		return -EINVAL;
    4556:	f06f 0015 	mvn.w	r0, #21
    455a:	e7f8      	b.n	454e <usb_dc_ep_is_stalled+0x26>
    455c:	20000e0c 	.word	0x20000e0c

00004560 <usb_dc_ep_enable>:
{
    4560:	b570      	push	{r4, r5, r6, lr}
	return get_usbd_ctx()->attached;
    4562:	4e13      	ldr	r6, [pc, #76]	; (45b0 <usb_dc_ep_enable+0x50>)
	if (!dev_attached()) {
    4564:	f896 3024 	ldrb.w	r3, [r6, #36]	; 0x24
{
    4568:	4604      	mov	r4, r0
	if (!dev_attached()) {
    456a:	b1c3      	cbz	r3, 459e <usb_dc_ep_enable+0x3e>
	ep_ctx = endpoint_ctx(ep);
    456c:	f7ff fbbc 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    4570:	4605      	mov	r5, r0
    4572:	b1b8      	cbz	r0, 45a4 <usb_dc_ep_enable+0x44>
	if (!NRF_USBD_EPISO_CHECK(ep)) {
    4574:	0723      	lsls	r3, r4, #28
    4576:	d405      	bmi.n	4584 <usb_dc_ep_enable+0x24>
		nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    4578:	4620      	mov	r0, r4
    457a:	f002 fdfb 	bl	7174 <nrfx_usbd_ep_dtoggle_clear>
		nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    457e:	4620      	mov	r0, r4
    4580:	f003 f85e 	bl	7640 <nrfx_usbd_ep_stall_clear>
	if (ep_ctx->cfg.en) {
    4584:	7a2b      	ldrb	r3, [r5, #8]
    4586:	b983      	cbnz	r3, 45aa <usb_dc_ep_enable+0x4a>
	ep_ctx->cfg.en = true;
    4588:	2301      	movs	r3, #1
    458a:	722b      	strb	r3, [r5, #8]
	if (dev_ready()) {
    458c:	f896 3025 	ldrb.w	r3, [r6, #37]	; 0x25
    4590:	b90b      	cbnz	r3, 4596 <usb_dc_ep_enable+0x36>
	return 0;
    4592:	2000      	movs	r0, #0
}
    4594:	bd70      	pop	{r4, r5, r6, pc}
		nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep));
    4596:	4620      	mov	r0, r4
    4598:	f002 fffe 	bl	7598 <nrfx_usbd_ep_enable>
    459c:	e7f9      	b.n	4592 <usb_dc_ep_enable+0x32>
		return -ENODEV;
    459e:	f06f 0012 	mvn.w	r0, #18
    45a2:	e7f7      	b.n	4594 <usb_dc_ep_enable+0x34>
		return -EINVAL;
    45a4:	f06f 0015 	mvn.w	r0, #21
    45a8:	e7f4      	b.n	4594 <usb_dc_ep_enable+0x34>
		return -EALREADY;
    45aa:	f06f 0077 	mvn.w	r0, #119	; 0x77
    45ae:	e7f1      	b.n	4594 <usb_dc_ep_enable+0x34>
    45b0:	20000e0c 	.word	0x20000e0c

000045b4 <usb_dc_ep_write>:
{
    45b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return get_usbd_ctx()->attached;
    45b8:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 46a0 <usb_dc_ep_write+0xec>
{
    45bc:	461e      	mov	r6, r3
	if (!dev_attached() || !dev_ready()) {
    45be:	f898 3024 	ldrb.w	r3, [r8, #36]	; 0x24
{
    45c2:	b085      	sub	sp, #20
    45c4:	4607      	mov	r7, r0
    45c6:	4689      	mov	r9, r1
    45c8:	4615      	mov	r5, r2
	if (!dev_attached() || !dev_ready()) {
    45ca:	2b00      	cmp	r3, #0
    45cc:	d061      	beq.n	4692 <usb_dc_ep_write+0xde>
    45ce:	f898 3025 	ldrb.w	r3, [r8, #37]	; 0x25
    45d2:	2b00      	cmp	r3, #0
    45d4:	d05d      	beq.n	4692 <usb_dc_ep_write+0xde>
	if (NRF_USBD_EPOUT_CHECK(ep)) {
    45d6:	0603      	lsls	r3, r0, #24
    45d8:	d55e      	bpl.n	4698 <usb_dc_ep_write+0xe4>
	ep_ctx = endpoint_ctx(ep);
    45da:	f7ff fb85 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    45de:	4604      	mov	r4, r0
    45e0:	2800      	cmp	r0, #0
    45e2:	d059      	beq.n	4698 <usb_dc_ep_write+0xe4>
	if (!ep_ctx->cfg.en) {
    45e4:	7a03      	ldrb	r3, [r0, #8]
    45e6:	2b00      	cmp	r3, #0
    45e8:	d056      	beq.n	4698 <usb_dc_ep_write+0xe4>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    45ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    45ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    45f2:	f108 0038 	add.w	r0, r8, #56	; 0x38
    45f6:	f005 fa2c 	bl	9a52 <k_mutex_lock.constprop.0.isra.0>
	if (ep_ctx->write_in_progress) {
    45fa:	7fa3      	ldrb	r3, [r4, #30]
    45fc:	b14b      	cbz	r3, 4612 <usb_dc_ep_write+0x5e>
		k_mutex_unlock(&ctx->drv_lock);
    45fe:	f108 0038 	add.w	r0, r8, #56	; 0x38
    4602:	f005 fa28 	bl	9a56 <k_mutex_unlock.isra.0>
		return -EAGAIN;
    4606:	f06f 040a 	mvn.w	r4, #10
}
    460a:	4620      	mov	r0, r4
    460c:	b005      	add	sp, #20
    460e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    4612:	7aa3      	ldrb	r3, [r4, #10]
	if (!data_len && ep_ctx->trans_zlp) {
    4614:	b1c5      	cbz	r5, 4648 <usb_dc_ep_write+0x94>
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    4616:	b33b      	cbz	r3, 4668 <usb_dc_ep_write+0xb4>
	ep_ctx->write_in_progress = true;
    4618:	2301      	movs	r3, #1
    461a:	77a3      	strb	r3, [r4, #30]
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    461c:	f04f 0800 	mov.w	r8, #0
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    4620:	a901      	add	r1, sp, #4
    4622:	4638      	mov	r0, r7
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    4624:	e9cd 9501 	strd	r9, r5, [sp, #4]
    4628:	f8cd 800c 	str.w	r8, [sp, #12]
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    462c:	f002 fbda 	bl	6de4 <nrfx_usbd_ep_transfer>
	if (err != NRFX_SUCCESS) {
    4630:	4b1c      	ldr	r3, [pc, #112]	; (46a4 <usb_dc_ep_write+0xf0>)
    4632:	4298      	cmp	r0, r3
    4634:	d029      	beq.n	468a <usb_dc_ep_write+0xd6>
		ep_ctx->write_in_progress = false;
    4636:	f884 801e 	strb.w	r8, [r4, #30]
		if (ret_bytes) {
    463a:	bb1e      	cbnz	r6, 4684 <usb_dc_ep_write+0xd0>
		result = -EIO;
    463c:	f06f 0404 	mvn.w	r4, #4
	k_mutex_unlock(&ctx->drv_lock);
    4640:	4819      	ldr	r0, [pc, #100]	; (46a8 <usb_dc_ep_write+0xf4>)
    4642:	f005 fa08 	bl	9a56 <k_mutex_unlock.isra.0>
	return result;
    4646:	e7e0      	b.n	460a <usb_dc_ep_write+0x56>
	if (!data_len && ep_ctx->trans_zlp) {
    4648:	7fe2      	ldrb	r2, [r4, #31]
    464a:	b102      	cbz	r2, 464e <usb_dc_ep_write+0x9a>
		ep_ctx->trans_zlp = false;
    464c:	77e5      	strb	r5, [r4, #31]
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    464e:	2b00      	cmp	r3, #0
    4650:	d1e2      	bne.n	4618 <usb_dc_ep_write+0x64>
	    && (nrfx_usbd_last_setup_dir_get() != ep)) {
    4652:	f002 fe01 	bl	7258 <nrfx_usbd_last_setup_dir_get>
    4656:	42b8      	cmp	r0, r7
    4658:	d0de      	beq.n	4618 <usb_dc_ep_write+0x64>
		nrfx_usbd_setup_clear();
    465a:	f002 fded 	bl	7238 <nrfx_usbd_setup_clear>
		k_mutex_unlock(&ctx->drv_lock);
    465e:	4812      	ldr	r0, [pc, #72]	; (46a8 <usb_dc_ep_write+0xf4>)
    4660:	f005 f9f9 	bl	9a56 <k_mutex_unlock.isra.0>
		return 0;
    4664:	2400      	movs	r4, #0
    4666:	e7d0      	b.n	460a <usb_dc_ep_write+0x56>
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    4668:	f8b8 300a 	ldrh.w	r3, [r8, #10]
    466c:	42ab      	cmp	r3, r5
    466e:	d9f0      	bls.n	4652 <usb_dc_ep_write+0x9e>
		    !(data_len % ep_ctx->cfg.max_sz)) {
    4670:	6862      	ldr	r2, [r4, #4]
    4672:	fbb5 f3f2 	udiv	r3, r5, r2
    4676:	fb02 5313 	mls	r3, r2, r3, r5
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    467a:	2b00      	cmp	r3, #0
    467c:	d1e9      	bne.n	4652 <usb_dc_ep_write+0x9e>
			ep_ctx->trans_zlp = true;
    467e:	2301      	movs	r3, #1
    4680:	77e3      	strb	r3, [r4, #31]
	if ((ep_ctx->cfg.type == USB_DC_EP_CONTROL)
    4682:	e7e6      	b.n	4652 <usb_dc_ep_write+0x9e>
			*ret_bytes = 0;
    4684:	f8c6 8000 	str.w	r8, [r6]
    4688:	e7d8      	b.n	463c <usb_dc_ep_write+0x88>
		if (ret_bytes) {
    468a:	b106      	cbz	r6, 468e <usb_dc_ep_write+0xda>
			*ret_bytes = data_len;
    468c:	6035      	str	r5, [r6, #0]
	int result = 0;
    468e:	2400      	movs	r4, #0
    4690:	e7d6      	b.n	4640 <usb_dc_ep_write+0x8c>
		return -ENODEV;
    4692:	f06f 0412 	mvn.w	r4, #18
    4696:	e7b8      	b.n	460a <usb_dc_ep_write+0x56>
		return -EINVAL;
    4698:	f06f 0415 	mvn.w	r4, #21
    469c:	e7b5      	b.n	460a <usb_dc_ep_write+0x56>
    469e:	bf00      	nop
    46a0:	20000e0c 	.word	0x20000e0c
    46a4:	0bad0000 	.word	0x0bad0000
    46a8:	20000e44 	.word	0x20000e44

000046ac <usb_dc_ep_read_wait>:
{
    46ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    46b0:	461d      	mov	r5, r3
	return get_usbd_ctx()->attached;
    46b2:	4b20      	ldr	r3, [pc, #128]	; (4734 <usb_dc_ep_read_wait+0x88>)
{
    46b4:	4617      	mov	r7, r2
	if (!dev_attached() || !dev_ready()) {
    46b6:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    46ba:	460e      	mov	r6, r1
	if (!dev_attached() || !dev_ready()) {
    46bc:	2a00      	cmp	r2, #0
    46be:	d033      	beq.n	4728 <usb_dc_ep_read_wait+0x7c>
    46c0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    46c4:	b383      	cbz	r3, 4728 <usb_dc_ep_read_wait+0x7c>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    46c6:	0603      	lsls	r3, r0, #24
    46c8:	d431      	bmi.n	472e <usb_dc_ep_read_wait+0x82>
	if (!data && max_data_len) {
    46ca:	b901      	cbnz	r1, 46ce <usb_dc_ep_read_wait+0x22>
    46cc:	bb7f      	cbnz	r7, 472e <usb_dc_ep_read_wait+0x82>
	ep_ctx = endpoint_ctx(ep);
    46ce:	f7ff fb0b 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    46d2:	4604      	mov	r4, r0
    46d4:	b358      	cbz	r0, 472e <usb_dc_ep_read_wait+0x82>
	if (!ep_ctx->cfg.en) {
    46d6:	7a03      	ldrb	r3, [r0, #8]
    46d8:	b34b      	cbz	r3, 472e <usb_dc_ep_read_wait+0x82>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    46da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    46de:	4816      	ldr	r0, [pc, #88]	; (4738 <usb_dc_ep_read_wait+0x8c>)
    46e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    46e4:	f005 f9b5 	bl	9a52 <k_mutex_lock.constprop.0.isra.0>
	bytes_to_copy = MIN(max_data_len, ep_ctx->buf.len);
    46e8:	68e3      	ldr	r3, [r4, #12]
    46ea:	429f      	cmp	r7, r3
    46ec:	46b8      	mov	r8, r7
    46ee:	bf28      	it	cs
    46f0:	4698      	movcs	r8, r3
	if (!data && !max_data_len) {
    46f2:	b946      	cbnz	r6, 4706 <usb_dc_ep_read_wait+0x5a>
    46f4:	b93f      	cbnz	r7, 4706 <usb_dc_ep_read_wait+0x5a>
		if (read_bytes) {
    46f6:	b105      	cbz	r5, 46fa <usb_dc_ep_read_wait+0x4e>
			*read_bytes = ep_ctx->buf.len;
    46f8:	602b      	str	r3, [r5, #0]
		k_mutex_unlock(&ctx->drv_lock);
    46fa:	480f      	ldr	r0, [pc, #60]	; (4738 <usb_dc_ep_read_wait+0x8c>)
    46fc:	f005 f9ab 	bl	9a56 <k_mutex_unlock.isra.0>
		return 0;
    4700:	2000      	movs	r0, #0
}
    4702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	memcpy(data, ep_ctx->buf.curr, bytes_to_copy);
    4706:	69a1      	ldr	r1, [r4, #24]
    4708:	4642      	mov	r2, r8
    470a:	4630      	mov	r0, r6
    470c:	f005 f965 	bl	99da <memcpy>
	ep_ctx->buf.curr += bytes_to_copy;
    4710:	69a3      	ldr	r3, [r4, #24]
    4712:	4443      	add	r3, r8
    4714:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len -= bytes_to_copy;
    4716:	68e3      	ldr	r3, [r4, #12]
    4718:	eba3 0308 	sub.w	r3, r3, r8
    471c:	60e3      	str	r3, [r4, #12]
	if (read_bytes) {
    471e:	2d00      	cmp	r5, #0
    4720:	d0eb      	beq.n	46fa <usb_dc_ep_read_wait+0x4e>
		*read_bytes = bytes_to_copy;
    4722:	f8c5 8000 	str.w	r8, [r5]
    4726:	e7e8      	b.n	46fa <usb_dc_ep_read_wait+0x4e>
		return -ENODEV;
    4728:	f06f 0012 	mvn.w	r0, #18
    472c:	e7e9      	b.n	4702 <usb_dc_ep_read_wait+0x56>
		return -EINVAL;
    472e:	f06f 0015 	mvn.w	r0, #21
    4732:	e7e6      	b.n	4702 <usb_dc_ep_read_wait+0x56>
    4734:	20000e0c 	.word	0x20000e0c
    4738:	20000e44 	.word	0x20000e44

0000473c <usb_dc_ep_read_continue>:
{
    473c:	b570      	push	{r4, r5, r6, lr}
	return get_usbd_ctx()->attached;
    473e:	4d1e      	ldr	r5, [pc, #120]	; (47b8 <usb_dc_ep_read_continue+0x7c>)
	if (!dev_attached() || !dev_ready()) {
    4740:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
{
    4744:	4603      	mov	r3, r0
	if (!dev_attached() || !dev_ready()) {
    4746:	b382      	cbz	r2, 47aa <usb_dc_ep_read_continue+0x6e>
    4748:	f895 2025 	ldrb.w	r2, [r5, #37]	; 0x25
    474c:	b36a      	cbz	r2, 47aa <usb_dc_ep_read_continue+0x6e>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    474e:	061b      	lsls	r3, r3, #24
    4750:	d42e      	bmi.n	47b0 <usb_dc_ep_read_continue+0x74>
	ep_ctx = endpoint_ctx(ep);
    4752:	f7ff fac9 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    4756:	4604      	mov	r4, r0
    4758:	b350      	cbz	r0, 47b0 <usb_dc_ep_read_continue+0x74>
	if (!ep_ctx->cfg.en) {
    475a:	7a03      	ldrb	r3, [r0, #8]
    475c:	b343      	cbz	r3, 47b0 <usb_dc_ep_read_continue+0x74>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    475e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4762:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    4766:	f105 0038 	add.w	r0, r5, #56	; 0x38
    476a:	f005 f972 	bl	9a52 <k_mutex_lock.constprop.0.isra.0>
	if (!ep_ctx->buf.len) {
    476e:	68e3      	ldr	r3, [r4, #12]
    4770:	b9b3      	cbnz	r3, 47a0 <usb_dc_ep_read_continue+0x64>
		ep_ctx->read_complete = true;
    4772:	2601      	movs	r6, #1
		ep_ctx->buf.curr = ep_ctx->buf.data;
    4774:	6963      	ldr	r3, [r4, #20]
		ep_ctx->read_complete = true;
    4776:	7726      	strb	r6, [r4, #28]
		ep_ctx->buf.curr = ep_ctx->buf.data;
    4778:	61a3      	str	r3, [r4, #24]
		if (ep_ctx->read_pending) {
    477a:	7f63      	ldrb	r3, [r4, #29]
    477c:	b183      	cbz	r3, 47a0 <usb_dc_ep_read_continue+0x64>
			struct usbd_event *ev = usbd_evt_alloc();
    477e:	f7ff fb07 	bl	3d90 <usbd_evt_alloc>
			if (!ev) {
    4782:	b930      	cbnz	r0, 4792 <usb_dc_ep_read_continue+0x56>
				k_mutex_unlock(&ctx->drv_lock);
    4784:	f105 0038 	add.w	r0, r5, #56	; 0x38
    4788:	f005 f965 	bl	9a56 <k_mutex_unlock.isra.0>
				return -ENOMEM;
    478c:	f06f 000b 	mvn.w	r0, #11
}
    4790:	bd70      	pop	{r4, r5, r6, pc}
			ev->evt_type = USBD_EVT_EP;
    4792:	7406      	strb	r6, [r0, #16]
			ev->evt.ep_evt.ep = ep_ctx;
    4794:	6084      	str	r4, [r0, #8]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    4796:	7306      	strb	r6, [r0, #12]
			usbd_evt_put(ev);
    4798:	f7ff fade 	bl	3d58 <usbd_evt_put>
			usbd_work_schedule();
    479c:	f7ff fad4 	bl	3d48 <usbd_work_schedule>
	k_mutex_unlock(&ctx->drv_lock);
    47a0:	4806      	ldr	r0, [pc, #24]	; (47bc <usb_dc_ep_read_continue+0x80>)
    47a2:	f005 f958 	bl	9a56 <k_mutex_unlock.isra.0>
	return 0;
    47a6:	2000      	movs	r0, #0
    47a8:	e7f2      	b.n	4790 <usb_dc_ep_read_continue+0x54>
		return -ENODEV;
    47aa:	f06f 0012 	mvn.w	r0, #18
    47ae:	e7ef      	b.n	4790 <usb_dc_ep_read_continue+0x54>
		return -EINVAL;
    47b0:	f06f 0015 	mvn.w	r0, #21
    47b4:	e7ec      	b.n	4790 <usb_dc_ep_read_continue+0x54>
    47b6:	bf00      	nop
    47b8:	20000e0c 	.word	0x20000e0c
    47bc:	20000e44 	.word	0x20000e44

000047c0 <usb_dc_ep_set_callback>:
{
    47c0:	b510      	push	{r4, lr}
	return get_usbd_ctx()->attached;
    47c2:	4b08      	ldr	r3, [pc, #32]	; (47e4 <usb_dc_ep_set_callback+0x24>)
	if (!dev_attached()) {
    47c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
{
    47c8:	460c      	mov	r4, r1
	if (!dev_attached()) {
    47ca:	b12b      	cbz	r3, 47d8 <usb_dc_ep_set_callback+0x18>
	ep_ctx = endpoint_ctx(ep);
    47cc:	f7ff fa8c 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    47d0:	b128      	cbz	r0, 47de <usb_dc_ep_set_callback+0x1e>
	ep_ctx->cfg.cb = cb;
    47d2:	6004      	str	r4, [r0, #0]
	return 0;
    47d4:	2000      	movs	r0, #0
}
    47d6:	bd10      	pop	{r4, pc}
		return -ENODEV;
    47d8:	f06f 0012 	mvn.w	r0, #18
    47dc:	e7fb      	b.n	47d6 <usb_dc_ep_set_callback+0x16>
		return -EINVAL;
    47de:	f06f 0015 	mvn.w	r0, #21
    47e2:	e7f8      	b.n	47d6 <usb_dc_ep_set_callback+0x16>
    47e4:	20000e0c 	.word	0x20000e0c

000047e8 <usb_dc_set_status_callback>:
	get_usbd_ctx()->status_cb = cb;
    47e8:	4b01      	ldr	r3, [pc, #4]	; (47f0 <usb_dc_set_status_callback+0x8>)
    47ea:	6018      	str	r0, [r3, #0]
}
    47ec:	4770      	bx	lr
    47ee:	bf00      	nop
    47f0:	20000e0c 	.word	0x20000e0c

000047f4 <usb_dc_ep_mps>:
{
    47f4:	b508      	push	{r3, lr}
	return get_usbd_ctx()->attached;
    47f6:	4b07      	ldr	r3, [pc, #28]	; (4814 <usb_dc_ep_mps+0x20>)
	if (!dev_attached()) {
    47f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    47fc:	b123      	cbz	r3, 4808 <usb_dc_ep_mps+0x14>
	ep_ctx = endpoint_ctx(ep);
    47fe:	f7ff fa73 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    4802:	b120      	cbz	r0, 480e <usb_dc_ep_mps+0x1a>
	return ep_ctx->cfg.max_sz;
    4804:	6840      	ldr	r0, [r0, #4]
}
    4806:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4808:	f06f 0012 	mvn.w	r0, #18
    480c:	e7fb      	b.n	4806 <usb_dc_ep_mps+0x12>
		return -EINVAL;
    480e:	f06f 0015 	mvn.w	r0, #21
    4812:	e7f8      	b.n	4806 <usb_dc_ep_mps+0x12>
    4814:	20000e0c 	.word	0x20000e0c

00004818 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    4818:	4b08      	ldr	r3, [pc, #32]	; (483c <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    481a:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    481c:	1ac3      	subs	r3, r0, r3
{
    481e:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4820:	4907      	ldr	r1, [pc, #28]	; (4840 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    4822:	109b      	asrs	r3, r3, #2
{
    4824:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4826:	4359      	muls	r1, r3
    4828:	4806      	ldr	r0, [pc, #24]	; (4844 <onoff_stop+0x2c>)
    482a:	2240      	movs	r2, #64	; 0x40
    482c:	f005 f971 	bl	9b12 <stop>
	notify(mgr, res);
    4830:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4832:	4601      	mov	r1, r0
	notify(mgr, res);
    4834:	4620      	mov	r0, r4
}
    4836:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    483a:	4718      	bx	r3
    483c:	200016b0 	.word	0x200016b0
    4840:	b6db6db7 	.word	0xb6db6db7
    4844:	0000a858 	.word	0x0000a858

00004848 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4848:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    484a:	4c0c      	ldr	r4, [pc, #48]	; (487c <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    484c:	4a0c      	ldr	r2, [pc, #48]	; (4880 <onoff_start+0x38>)
    484e:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    4850:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4852:	9300      	str	r3, [sp, #0]
{
    4854:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4856:	460b      	mov	r3, r1
    4858:	490a      	ldr	r1, [pc, #40]	; (4884 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    485a:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    485c:	4361      	muls	r1, r4
{
    485e:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4860:	4809      	ldr	r0, [pc, #36]	; (4888 <onoff_start+0x40>)
    4862:	f005 f983 	bl	9b6c <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    4866:	1e01      	subs	r1, r0, #0
    4868:	da05      	bge.n	4876 <onoff_start+0x2e>
		notify(mgr, err);
    486a:	4630      	mov	r0, r6
    486c:	462b      	mov	r3, r5
	}
}
    486e:	b002      	add	sp, #8
    4870:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    4874:	4718      	bx	r3
}
    4876:	b002      	add	sp, #8
    4878:	bd70      	pop	{r4, r5, r6, pc}
    487a:	bf00      	nop
    487c:	200016b0 	.word	0x200016b0
    4880:	00009bd9 	.word	0x00009bd9
    4884:	b6db6db7 	.word	0xb6db6db7
    4888:	0000a858 	.word	0x0000a858

0000488c <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    488c:	2200      	movs	r2, #0
{
    488e:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4890:	2101      	movs	r1, #1
{
    4892:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4894:	4610      	mov	r0, r2
    4896:	f7fe fe3f 	bl	3518 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    489a:	480f      	ldr	r0, [pc, #60]	; (48d8 <clk_init+0x4c>)
    489c:	f001 f842 	bl	5924 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    48a0:	4b0e      	ldr	r3, [pc, #56]	; (48dc <clk_init+0x50>)
    48a2:	4298      	cmp	r0, r3
    48a4:	d115      	bne.n	48d2 <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    48a6:	f001 f84d 	bl	5944 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    48aa:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    48ac:	490c      	ldr	r1, [pc, #48]	; (48e0 <clk_init+0x54>)
    48ae:	4630      	mov	r0, r6
    48b0:	f004 fd2b 	bl	930a <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    48b4:	2800      	cmp	r0, #0
    48b6:	db0b      	blt.n	48d0 <clk_init+0x44>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    48b8:	2501      	movs	r5, #1
    48ba:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
    48bc:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    48be:	4908      	ldr	r1, [pc, #32]	; (48e0 <clk_init+0x54>)
    48c0:	f104 001c 	add.w	r0, r4, #28
    48c4:	f004 fd21 	bl	930a <onoff_manager_init>
		if (err < 0) {
    48c8:	2800      	cmp	r0, #0
    48ca:	db01      	blt.n	48d0 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    48cc:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    48ce:	2000      	movs	r0, #0
}
    48d0:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    48d2:	f06f 0004 	mvn.w	r0, #4
    48d6:	e7fb      	b.n	48d0 <clk_init+0x44>
    48d8:	00004919 	.word	0x00004919
    48dc:	0bad0000 	.word	0x0bad0000
    48e0:	0000ac18 	.word	0x0000ac18

000048e4 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    48e4:	b570      	push	{r4, r5, r6, lr}
    48e6:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    48e8:	230c      	movs	r3, #12
    48ea:	4809      	ldr	r0, [pc, #36]	; (4910 <clkstarted_handle.constprop.0+0x2c>)
    48ec:	434b      	muls	r3, r1
    48ee:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    48f0:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    48f4:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    48f6:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    48f8:	4418      	add	r0, r3
	sub_data->cb = NULL;
    48fa:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    48fc:	f005 f8f6 	bl	9aec <set_on_state>
	if (callback) {
    4900:	b12d      	cbz	r5, 490e <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    4902:	4632      	mov	r2, r6
    4904:	462b      	mov	r3, r5
    4906:	4803      	ldr	r0, [pc, #12]	; (4914 <clkstarted_handle.constprop.0+0x30>)
}
    4908:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    490c:	4718      	bx	r3
}
    490e:	bd70      	pop	{r4, r5, r6, pc}
    4910:	200016b0 	.word	0x200016b0
    4914:	0000a858 	.word	0x0000a858

00004918 <clock_event_handler>:
	switch (event) {
    4918:	b110      	cbz	r0, 4920 <clock_event_handler+0x8>
    491a:	2801      	cmp	r0, #1
    491c:	d004      	beq.n	4928 <clock_event_handler+0x10>
    491e:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    4920:	4b03      	ldr	r3, [pc, #12]	; (4930 <clock_event_handler+0x18>)
    4922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    4924:	075b      	lsls	r3, r3, #29
    4926:	d101      	bne.n	492c <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    4928:	f7ff bfdc 	b.w	48e4 <clkstarted_handle.constprop.0>
}
    492c:	4770      	bx	lr
    492e:	bf00      	nop
    4930:	200016b0 	.word	0x200016b0

00004934 <generic_hfclk_start>:
{
    4934:	b508      	push	{r3, lr}
	__asm__ volatile(
    4936:	f04f 0320 	mov.w	r3, #32
    493a:	f3ef 8111 	mrs	r1, BASEPRI
    493e:	f383 8812 	msr	BASEPRI_MAX, r3
    4942:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    4946:	4a12      	ldr	r2, [pc, #72]	; (4990 <generic_hfclk_start+0x5c>)
    4948:	6813      	ldr	r3, [r2, #0]
    494a:	f043 0002 	orr.w	r0, r3, #2
    494e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    4950:	07da      	lsls	r2, r3, #31
    4952:	d408      	bmi.n	4966 <generic_hfclk_start+0x32>
	__asm__ volatile(
    4954:	f381 8811 	msr	BASEPRI, r1
    4958:	f3bf 8f6f 	isb	sy
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    495c:	2001      	movs	r0, #1
}
    495e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4962:	f005 ba4f 	b.w	9e04 <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4966:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    496a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    496e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    4972:	07d3      	lsls	r3, r2, #31
    4974:	d5ee      	bpl.n	4954 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    4976:	4807      	ldr	r0, [pc, #28]	; (4994 <generic_hfclk_start+0x60>)
    4978:	f005 f8b8 	bl	9aec <set_on_state>
    497c:	f381 8811 	msr	BASEPRI, r1
    4980:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    4984:	2000      	movs	r0, #0
}
    4986:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    498a:	f7ff bfab 	b.w	48e4 <clkstarted_handle.constprop.0>
    498e:	bf00      	nop
    4990:	20001700 	.word	0x20001700
    4994:	200016f0 	.word	0x200016f0

00004998 <api_blocking_start>:
{
    4998:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    499a:	2200      	movs	r2, #0
    499c:	2301      	movs	r3, #1
    499e:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    49a2:	4a09      	ldr	r2, [pc, #36]	; (49c8 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    49a4:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    49a8:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    49aa:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    49ae:	f005 f90c 	bl	9bca <api_start>
	if (err < 0) {
    49b2:	2800      	cmp	r0, #0
    49b4:	db05      	blt.n	49c2 <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    49b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    49ba:	2300      	movs	r3, #0
    49bc:	4668      	mov	r0, sp
    49be:	f003 f9d1 	bl	7d64 <z_impl_k_sem_take>
}
    49c2:	b005      	add	sp, #20
    49c4:	f85d fb04 	ldr.w	pc, [sp], #4
    49c8:	00009bf7 	.word	0x00009bf7

000049cc <generic_hfclk_stop>:
{
    49cc:	b510      	push	{r4, lr}
	__asm__ volatile(
    49ce:	f04f 0320 	mov.w	r3, #32
    49d2:	f3ef 8411 	mrs	r4, BASEPRI
    49d6:	f383 8812 	msr	BASEPRI_MAX, r3
    49da:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
    49de:	4a07      	ldr	r2, [pc, #28]	; (49fc <generic_hfclk_stop+0x30>)
    49e0:	6813      	ldr	r3, [r2, #0]
    49e2:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
    49e6:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
    49e8:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
    49ea:	d402      	bmi.n	49f2 <generic_hfclk_stop+0x26>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    49ec:	2001      	movs	r0, #1
    49ee:	f005 fa45 	bl	9e7c <nrfx_clock_stop>
	__asm__ volatile(
    49f2:	f384 8811 	msr	BASEPRI, r4
    49f6:	f3bf 8f6f 	isb	sy
}
    49fa:	bd10      	pop	{r4, pc}
    49fc:	20001700 	.word	0x20001700

00004a00 <z_nrf_clock_control_get_onoff>:
}
    4a00:	4a02      	ldr	r2, [pc, #8]	; (4a0c <z_nrf_clock_control_get_onoff+0xc>)
	return &data->mgr[type];
    4a02:	b2c3      	uxtb	r3, r0
}
    4a04:	201c      	movs	r0, #28
    4a06:	fb03 2000 	mla	r0, r3, r0, r2
    4a0a:	4770      	bx	lr
    4a0c:	200016b0 	.word	0x200016b0

00004a10 <z_nrf_clock_control_lf_on>:
{
    4a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    4a14:	4938      	ldr	r1, [pc, #224]	; (4af8 <z_nrf_clock_control_lf_on+0xe8>)
    4a16:	f3bf 8f5b 	dmb	ish
    4a1a:	4607      	mov	r7, r0
    4a1c:	2201      	movs	r2, #1
    4a1e:	e851 3f00 	ldrex	r3, [r1]
    4a22:	e841 2000 	strex	r0, r2, [r1]
    4a26:	2800      	cmp	r0, #0
    4a28:	d1f9      	bne.n	4a1e <z_nrf_clock_control_lf_on+0xe>
    4a2a:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    4a2e:	b933      	cbnz	r3, 4a3e <z_nrf_clock_control_lf_on+0x2e>
    4a30:	4932      	ldr	r1, [pc, #200]	; (4afc <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    4a32:	4833      	ldr	r0, [pc, #204]	; (4b00 <z_nrf_clock_control_lf_on+0xf0>)
    4a34:	604b      	str	r3, [r1, #4]
    4a36:	60cb      	str	r3, [r1, #12]
    4a38:	608a      	str	r2, [r1, #8]
    4a3a:	f004 fc79 	bl	9330 <onoff_request>
	switch (start_mode) {
    4a3e:	1e7b      	subs	r3, r7, #1
    4a40:	2b01      	cmp	r3, #1
    4a42:	d82b      	bhi.n	4a9c <z_nrf_clock_control_lf_on+0x8c>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    4a44:	2f01      	cmp	r7, #1
    4a46:	d107      	bne.n	4a58 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4a48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a4c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    4a50:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    4a54:	2b01      	cmp	r3, #1
    4a56:	d021      	beq.n	4a9c <z_nrf_clock_control_lf_on+0x8c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4a58:	f005 fbe9 	bl	a22e <k_is_in_isr>
    4a5c:	4605      	mov	r5, r0
    4a5e:	b9f8      	cbnz	r0, 4aa0 <z_nrf_clock_control_lf_on+0x90>
	return !z_sys_post_kernel;
    4a60:	4b28      	ldr	r3, [pc, #160]	; (4b04 <z_nrf_clock_control_lf_on+0xf4>)
    4a62:	781b      	ldrb	r3, [r3, #0]
    4a64:	b1e3      	cbz	r3, 4aa0 <z_nrf_clock_control_lf_on+0x90>
    p_reg->INTENCLR = mask;
    4a66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a6a:	2202      	movs	r2, #2
    4a6c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    4a70:	4606      	mov	r6, r0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4a72:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4b08 <z_nrf_clock_control_lf_on+0xf8>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4a76:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    4a7a:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4a7e:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
    4a82:	03d2      	lsls	r2, r2, #15
    4a84:	d516      	bpl.n	4ab4 <z_nrf_clock_control_lf_on+0xa4>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4a86:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    4a8a:	2b01      	cmp	r3, #1
    4a8c:	d001      	beq.n	4a92 <z_nrf_clock_control_lf_on+0x82>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    4a8e:	2f01      	cmp	r7, #1
    4a90:	d110      	bne.n	4ab4 <z_nrf_clock_control_lf_on+0xa4>
	if (isr_mode) {
    4a92:	b35d      	cbz	r5, 4aec <z_nrf_clock_control_lf_on+0xdc>
    4a94:	f386 8811 	msr	BASEPRI, r6
    4a98:	f3bf 8f6f 	isb	sy
}
    4a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    4aa0:	f04f 0320 	mov.w	r3, #32
    4aa4:	f3ef 8611 	mrs	r6, BASEPRI
    4aa8:	f383 8812 	msr	BASEPRI_MAX, r3
    4aac:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4ab0:	2501      	movs	r5, #1
    4ab2:	e7de      	b.n	4a72 <z_nrf_clock_control_lf_on+0x62>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    4ab4:	b1ad      	cbz	r5, 4ae2 <z_nrf_clock_control_lf_on+0xd2>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    4ab6:	4630      	mov	r0, r6
    4ab8:	f7fe fcf2 	bl	34a0 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    4abc:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    4ac0:	2b00      	cmp	r3, #0
    4ac2:	d1da      	bne.n	4a7a <z_nrf_clock_control_lf_on+0x6a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4ac4:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    4ac8:	2a00      	cmp	r2, #0
    4aca:	d0d6      	beq.n	4a7a <z_nrf_clock_control_lf_on+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4acc:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    4ad0:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    4ad4:	2301      	movs	r3, #1
    4ad6:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
    4ada:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4ade:	60a3      	str	r3, [r4, #8]
}
    4ae0:	e7cb      	b.n	4a7a <z_nrf_clock_control_lf_on+0x6a>
	return z_impl_k_sleep(timeout);
    4ae2:	2100      	movs	r1, #0
    4ae4:	2021      	movs	r0, #33	; 0x21
    4ae6:	f003 fd7f 	bl	85e8 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    4aea:	e7e7      	b.n	4abc <z_nrf_clock_control_lf_on+0xac>
    p_reg->INTENSET = mask;
    4aec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4af0:	2202      	movs	r2, #2
    4af2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    4af6:	e7d1      	b.n	4a9c <z_nrf_clock_control_lf_on+0x8c>
    4af8:	200016ac 	.word	0x200016ac
    4afc:	2000169c 	.word	0x2000169c
    4b00:	200016cc 	.word	0x200016cc
    4b04:	20001c1f 	.word	0x20001c1f
    4b08:	e000e100 	.word	0xe000e100

00004b0c <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(void)
{
    4b0c:	b508      	push	{r3, lr}
    4b0e:	4807      	ldr	r0, [pc, #28]	; (4b2c <uart_console_init+0x20>)
    4b10:	f005 fb16 	bl	a140 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    4b14:	b138      	cbz	r0, 4b26 <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
    4b16:	4806      	ldr	r0, [pc, #24]	; (4b30 <uart_console_init+0x24>)
    4b18:	f7ff f8a8 	bl	3c6c <__stdout_hook_install>
	__printk_hook_install(console_out);
    4b1c:	4804      	ldr	r0, [pc, #16]	; (4b30 <uart_console_init+0x24>)
    4b1e:	f7fc fcbf 	bl	14a0 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    4b22:	2000      	movs	r0, #0
}
    4b24:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4b26:	f06f 0012 	mvn.w	r0, #18
    4b2a:	e7fb      	b.n	4b24 <uart_console_init+0x18>
    4b2c:	0000a8a0 	.word	0x0000a8a0
    4b30:	00004b35 	.word	0x00004b35

00004b34 <console_out>:
	if ('\n' == c) {
    4b34:	280a      	cmp	r0, #10
{
    4b36:	b538      	push	{r3, r4, r5, lr}
    4b38:	4d07      	ldr	r5, [pc, #28]	; (4b58 <console_out+0x24>)
    4b3a:	4604      	mov	r4, r0
	if ('\n' == c) {
    4b3c:	d104      	bne.n	4b48 <console_out+0x14>
	api->poll_out(dev, out_char);
    4b3e:	68ab      	ldr	r3, [r5, #8]
    4b40:	210d      	movs	r1, #13
    4b42:	685b      	ldr	r3, [r3, #4]
    4b44:	4628      	mov	r0, r5
    4b46:	4798      	blx	r3
    4b48:	68ab      	ldr	r3, [r5, #8]
    4b4a:	4803      	ldr	r0, [pc, #12]	; (4b58 <console_out+0x24>)
    4b4c:	685b      	ldr	r3, [r3, #4]
    4b4e:	b2e1      	uxtb	r1, r4
    4b50:	4798      	blx	r3
}
    4b52:	4620      	mov	r0, r4
    4b54:	bd38      	pop	{r3, r4, r5, pc}
    4b56:	bf00      	nop
    4b58:	0000a8a0 	.word	0x0000a8a0

00004b5c <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    4b5c:	b530      	push	{r4, r5, lr}
	return port->config;
    4b5e:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4b60:	7b05      	ldrb	r5, [r0, #12]
    4b62:	f001 041f 	and.w	r4, r1, #31
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    4b66:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    4b6a:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4b6c:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    4b70:	d105      	bne.n	4b7e <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    4b72:	4620      	mov	r0, r4
    4b74:	f001 f96a 	bl	5e4c <nrfx_gpiote_trigger_disable>

		return 0;
    4b78:	2000      	movs	r0, #0
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
}
    4b7a:	b005      	add	sp, #20
    4b7c:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
    4b7e:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    4b80:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    4b84:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    4b88:	d114      	bne.n	4bb4 <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    4b8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    4b8e:	bf0c      	ite	eq
    4b90:	2304      	moveq	r3, #4
    4b92:	2305      	movne	r3, #5
    4b94:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4b98:	2300      	movs	r3, #0
    4b9a:	4619      	mov	r1, r3
    4b9c:	aa02      	add	r2, sp, #8
    4b9e:	4620      	mov	r0, r4
    4ba0:	f000 ff92 	bl	5ac8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    4ba4:	4b1f      	ldr	r3, [pc, #124]	; (4c24 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    4ba6:	4298      	cmp	r0, r3
    4ba8:	d139      	bne.n	4c1e <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    4baa:	2101      	movs	r1, #1
    4bac:	4620      	mov	r0, r4
    4bae:	f001 f905 	bl	5dbc <nrfx_gpiote_trigger_enable>
	return 0;
    4bb2:	e7e1      	b.n	4b78 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    4bb4:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    4bb8:	d026      	beq.n	4c08 <gpio_nrfx_pin_interrupt_configure+0xac>
    4bba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    4bbe:	bf14      	ite	ne
    4bc0:	2301      	movne	r3, #1
    4bc2:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    4bc4:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    4bc8:	6883      	ldr	r3, [r0, #8]
    4bca:	40cb      	lsrs	r3, r1
    4bcc:	07d9      	lsls	r1, r3, #31
    4bce:	d4e3      	bmi.n	4b98 <gpio_nrfx_pin_interrupt_configure+0x3c>
    4bd0:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    4bd4:	d1e0      	bne.n	4b98 <gpio_nrfx_pin_interrupt_configure+0x3c>
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    4bd6:	0962      	lsrs	r2, r4, #5
        case 1: return NRF_P1;
    4bd8:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    4bda:	f004 031f 	and.w	r3, r4, #31
        case 1: return NRF_P1;
    4bde:	4a12      	ldr	r2, [pc, #72]	; (4c28 <gpio_nrfx_pin_interrupt_configure+0xcc>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    4be0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    4be4:	bf18      	it	ne
    4be6:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    4bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    4bee:	07db      	lsls	r3, r3, #31
    4bf0:	d4d2      	bmi.n	4b98 <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    4bf2:	f10d 0507 	add.w	r5, sp, #7
    4bf6:	4629      	mov	r1, r5
    4bf8:	4620      	mov	r0, r4
    4bfa:	f001 f88b 	bl	5d14 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    4bfe:	4b0b      	ldr	r3, [pc, #44]	; (4c2c <gpio_nrfx_pin_interrupt_configure+0xd0>)
    4c00:	4298      	cmp	r0, r3
    4c02:	d003      	beq.n	4c0c <gpio_nrfx_pin_interrupt_configure+0xb0>
		trigger_config.p_in_channel = &ch;
    4c04:	9503      	str	r5, [sp, #12]
    4c06:	e7c7      	b.n	4b98 <gpio_nrfx_pin_interrupt_configure+0x3c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    4c08:	2303      	movs	r3, #3
    4c0a:	e7db      	b.n	4bc4 <gpio_nrfx_pin_interrupt_configure+0x68>
			err = nrfx_gpiote_channel_alloc(&ch);
    4c0c:	4628      	mov	r0, r5
    4c0e:	f001 f8cf 	bl	5db0 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    4c12:	4b04      	ldr	r3, [pc, #16]	; (4c24 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    4c14:	4298      	cmp	r0, r3
    4c16:	d0f5      	beq.n	4c04 <gpio_nrfx_pin_interrupt_configure+0xa8>
				return -ENOMEM;
    4c18:	f06f 000b 	mvn.w	r0, #11
    4c1c:	e7ad      	b.n	4b7a <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
    4c1e:	f06f 0015 	mvn.w	r0, #21
    4c22:	e7aa      	b.n	4b7a <gpio_nrfx_pin_interrupt_configure+0x1e>
    4c24:	0bad0000 	.word	0x0bad0000
    4c28:	50000300 	.word	0x50000300
    4c2c:	0bad0004 	.word	0x0bad0004

00004c30 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    4c30:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    4c32:	f001 f8ad 	bl	5d90 <nrfx_gpiote_is_init>
    4c36:	4604      	mov	r4, r0
    4c38:	b968      	cbnz	r0, 4c56 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    4c3a:	f001 f881 	bl	5d40 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    4c3e:	4b08      	ldr	r3, [pc, #32]	; (4c60 <gpio_nrfx_init+0x30>)
    4c40:	4298      	cmp	r0, r3
    4c42:	d10a      	bne.n	4c5a <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    4c44:	4807      	ldr	r0, [pc, #28]	; (4c64 <gpio_nrfx_init+0x34>)
    4c46:	4621      	mov	r1, r4
    4c48:	f001 f85e 	bl	5d08 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    4c4c:	4622      	mov	r2, r4
    4c4e:	2105      	movs	r1, #5
    4c50:	2006      	movs	r0, #6
    4c52:	f7fe fc61 	bl	3518 <z_arm_irq_priority_set>
		return 0;
    4c56:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    4c58:	bd10      	pop	{r4, pc}
		return -EIO;
    4c5a:	f06f 0004 	mvn.w	r0, #4
    4c5e:	e7fb      	b.n	4c58 <gpio_nrfx_init+0x28>
    4c60:	0bad0000 	.word	0x0bad0000
    4c64:	00004c69 	.word	0x00004c69

00004c68 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4c68:	0942      	lsrs	r2, r0, #5
{
    4c6a:	b570      	push	{r4, r5, r6, lr}
    4c6c:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4c6e:	d002      	beq.n	4c76 <nrfx_gpio_handler+0xe>
    4c70:	2a01      	cmp	r2, #1
    4c72:	d017      	beq.n	4ca4 <nrfx_gpio_handler+0x3c>
}
    4c74:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4c76:	4e0d      	ldr	r6, [pc, #52]	; (4cac <nrfx_gpio_handler+0x44>)
	gpio_fire_callbacks(list, port, BIT(pin));
    4c78:	6932      	ldr	r2, [r6, #16]
    4c7a:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4c7c:	2900      	cmp	r1, #0
    4c7e:	d0f9      	beq.n	4c74 <nrfx_gpio_handler+0xc>
    *p_pin = pin_number & 0x1F;
    4c80:	f003 031f 	and.w	r3, r3, #31
    4c84:	2501      	movs	r5, #1
	return node->next;
    4c86:	680c      	ldr	r4, [r1, #0]
    4c88:	409d      	lsls	r5, r3
    4c8a:	2900      	cmp	r1, #0
    4c8c:	d0f2      	beq.n	4c74 <nrfx_gpio_handler+0xc>
		if (cb->pin_mask & pins) {
    4c8e:	688a      	ldr	r2, [r1, #8]
    4c90:	402a      	ands	r2, r5
    4c92:	d002      	beq.n	4c9a <nrfx_gpio_handler+0x32>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    4c94:	684b      	ldr	r3, [r1, #4]
    4c96:	4630      	mov	r0, r6
    4c98:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4c9a:	b12c      	cbz	r4, 4ca8 <nrfx_gpio_handler+0x40>
    4c9c:	6823      	ldr	r3, [r4, #0]
    4c9e:	4621      	mov	r1, r4
    4ca0:	461c      	mov	r4, r3
    4ca2:	e7f2      	b.n	4c8a <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4ca4:	4e02      	ldr	r6, [pc, #8]	; (4cb0 <nrfx_gpio_handler+0x48>)
    4ca6:	e7e7      	b.n	4c78 <nrfx_gpio_handler+0x10>
    4ca8:	4623      	mov	r3, r4
    4caa:	e7f8      	b.n	4c9e <nrfx_gpio_handler+0x36>
    4cac:	0000a888 	.word	0x0000a888
    4cb0:	0000a870 	.word	0x0000a870

00004cb4 <gpio_nrfx_pin_configure>:
{
    4cb4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
    4cb8:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4cba:	7b3b      	ldrb	r3, [r7, #12]
    4cbc:	f001 051f 	and.w	r5, r1, #31
    4cc0:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
    4cc4:	460e      	mov	r6, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    4cc6:	4628      	mov	r0, r5
    4cc8:	f10d 0103 	add.w	r1, sp, #3
{
    4ccc:	4614      	mov	r4, r2
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    4cce:	f001 f821 	bl	5d14 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    4cd2:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    4cd6:	4680      	mov	r8, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    4cd8:	d10b      	bne.n	4cf2 <gpio_nrfx_pin_configure+0x3e>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    4cda:	4628      	mov	r0, r5
    4cdc:	f001 f8de 	bl	5e9c <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    4ce0:	4b3d      	ldr	r3, [pc, #244]	; (4dd8 <gpio_nrfx_pin_configure+0x124>)
    4ce2:	4598      	cmp	r8, r3
    4ce4:	d103      	bne.n	4cee <gpio_nrfx_pin_configure+0x3a>
			err = nrfx_gpiote_channel_free(ch);
    4ce6:	f89d 0003 	ldrb.w	r0, [sp, #3]
    4cea:	f001 f85b 	bl	5da4 <nrfx_gpiote_channel_free>
		return 0;
    4cee:	2000      	movs	r0, #0
    4cf0:	e00c      	b.n	4d0c <gpio_nrfx_pin_configure+0x58>
	nrfx_gpiote_trigger_config_t trigger_config = {
    4cf2:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4cf4:	4619      	mov	r1, r3
    4cf6:	aa02      	add	r2, sp, #8
    4cf8:	4628      	mov	r0, r5
	nrfx_gpiote_trigger_config_t trigger_config = {
    4cfa:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4cfe:	f000 fee3 	bl	5ac8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    4d02:	4b35      	ldr	r3, [pc, #212]	; (4dd8 <gpio_nrfx_pin_configure+0x124>)
    4d04:	4298      	cmp	r0, r3
    4d06:	d004      	beq.n	4d12 <gpio_nrfx_pin_configure+0x5e>
		return NRF_GPIO_PIN_PULLUP;
    4d08:	f06f 0015 	mvn.w	r0, #21
}
    4d0c:	b004      	add	sp, #16
    4d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
    4d12:	4580      	cmp	r8, r0
    4d14:	d103      	bne.n	4d1e <gpio_nrfx_pin_configure+0x6a>
		err = nrfx_gpiote_channel_free(ch);
    4d16:	f89d 0003 	ldrb.w	r0, [sp, #3]
    4d1a:	f001 f843 	bl	5da4 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    4d1e:	03a3      	lsls	r3, r4, #14
    4d20:	d54b      	bpl.n	4dba <gpio_nrfx_pin_configure+0x106>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    4d22:	f240 3306 	movw	r3, #774	; 0x306
    4d26:	4023      	ands	r3, r4
    4d28:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    4d2c:	d019      	beq.n	4d62 <gpio_nrfx_pin_configure+0xae>
    4d2e:	d80c      	bhi.n	4d4a <gpio_nrfx_pin_configure+0x96>
    4d30:	2b06      	cmp	r3, #6
    4d32:	d017      	beq.n	4d64 <gpio_nrfx_pin_configure+0xb0>
    4d34:	d804      	bhi.n	4d40 <gpio_nrfx_pin_configure+0x8c>
    4d36:	b1ab      	cbz	r3, 4d64 <gpio_nrfx_pin_configure+0xb0>
    4d38:	2b02      	cmp	r3, #2
    4d3a:	d1e5      	bne.n	4d08 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0S1;
    4d3c:	2304      	movs	r3, #4
    4d3e:	e011      	b.n	4d64 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    4d40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4d44:	d1e0      	bne.n	4d08 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_H0S1;
    4d46:	2301      	movs	r3, #1
    4d48:	e00c      	b.n	4d64 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    4d4a:	f240 2202 	movw	r2, #514	; 0x202
    4d4e:	4293      	cmp	r3, r2
    4d50:	d027      	beq.n	4da2 <gpio_nrfx_pin_configure+0xee>
    4d52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    4d56:	d026      	beq.n	4da6 <gpio_nrfx_pin_configure+0xf2>
    4d58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4d5c:	d1d4      	bne.n	4d08 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_S0H1;
    4d5e:	2302      	movs	r3, #2
    4d60:	e000      	b.n	4d64 <gpio_nrfx_pin_configure+0xb0>
		*drive = NRF_GPIO_PIN_H0D1;
    4d62:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    4d64:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    4d68:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    4d6c:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    4d70:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    4d72:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    4d76:	bf54      	ite	pl
    4d78:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    4d7c:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    4d7e:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    4d80:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    4d84:	d511      	bpl.n	4daa <gpio_nrfx_pin_configure+0xf6>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    4d86:	687a      	ldr	r2, [r7, #4]
    4d88:	2301      	movs	r3, #1
    4d8a:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    4d8c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    4d90:	2200      	movs	r2, #0
    4d92:	a901      	add	r1, sp, #4
    4d94:	4628      	mov	r0, r5
    4d96:	f000 ff45 	bl	5c24 <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    4d9a:	4b0f      	ldr	r3, [pc, #60]	; (4dd8 <gpio_nrfx_pin_configure+0x124>)
    4d9c:	4298      	cmp	r0, r3
    4d9e:	d0a6      	beq.n	4cee <gpio_nrfx_pin_configure+0x3a>
    4da0:	e7b2      	b.n	4d08 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0H1;
    4da2:	2305      	movs	r3, #5
    4da4:	e7de      	b.n	4d64 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    4da6:	2303      	movs	r3, #3
    4da8:	e7dc      	b.n	4d64 <gpio_nrfx_pin_configure+0xb0>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    4daa:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    4dac:	bf41      	itttt	mi
    4dae:	2301      	movmi	r3, #1
    4db0:	687a      	ldrmi	r2, [r7, #4]
    4db2:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    4db4:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    4db8:	e7ea      	b.n	4d90 <gpio_nrfx_pin_configure+0xdc>
	if (flags & GPIO_PULL_UP) {
    4dba:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4dbc:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    4dc0:	bf54      	ite	pl
    4dc2:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    4dc6:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4dc8:	461a      	mov	r2, r3
    4dca:	a901      	add	r1, sp, #4
    4dcc:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    4dce:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4dd2:	f000 fe79 	bl	5ac8 <nrfx_gpiote_input_configure>
    4dd6:	e7e0      	b.n	4d9a <gpio_nrfx_pin_configure+0xe6>
    4dd8:	0bad0000 	.word	0x0bad0000

00004ddc <i2c_nrfx_twim_init>:
	return ret;
}
#endif /* CONFIG_PM_DEVICE */

static int i2c_nrfx_twim_init(const struct device *dev)
{
    4ddc:	b538      	push	{r3, r4, r5, lr}
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    4dde:	6844      	ldr	r4, [r0, #4]
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    4de0:	6905      	ldr	r5, [r0, #16]

	dev_config->irq_connect();
    4de2:	69e3      	ldr	r3, [r4, #28]
    4de4:	4798      	blx	r3

	int err = pinctrl_apply_state(dev_config->pcfg,
    4de6:	6a20      	ldr	r0, [r4, #32]
    4de8:	f004 ff8d 	bl	9d06 <pinctrl_apply_state.constprop.0>
				      COND_CODE_1(CONFIG_PM_DEVICE_RUNTIME,
						  (PINCTRL_STATE_SLEEP),
						  (PINCTRL_STATE_DEFAULT)));
	if (err < 0) {
    4dec:	2800      	cmp	r0, #0
    4dee:	db0d      	blt.n	4e0c <i2c_nrfx_twim_init+0x30>
		return err;
	}

	if (nrfx_twim_init(&dev_config->twim, &dev_config->twim_config,
    4df0:	462b      	mov	r3, r5
    4df2:	4a08      	ldr	r2, [pc, #32]	; (4e14 <i2c_nrfx_twim_init+0x38>)
    4df4:	f104 0108 	add.w	r1, r4, #8
    4df8:	4620      	mov	r0, r4
    4dfa:	f001 f9f1 	bl	61e0 <nrfx_twim_init>
    4dfe:	4b06      	ldr	r3, [pc, #24]	; (4e18 <i2c_nrfx_twim_init+0x3c>)
    4e00:	4298      	cmp	r0, r3
    4e02:	d104      	bne.n	4e0e <i2c_nrfx_twim_init+0x32>

#ifdef CONFIG_PM_DEVICE_RUNTIME
	pm_device_init_suspended(dev);
	pm_device_runtime_enable(dev);
#else
	nrfx_twim_enable(&dev_config->twim);
    4e04:	4620      	mov	r0, r4
    4e06:	f001 fa4d 	bl	62a4 <nrfx_twim_enable>
#endif

	return 0;
    4e0a:	2000      	movs	r0, #0
}
    4e0c:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    4e0e:	f06f 0004 	mvn.w	r0, #4
    4e12:	e7fb      	b.n	4e0c <i2c_nrfx_twim_init+0x30>
    4e14:	00004e59 	.word	0x00004e59
    4e18:	0bad0000 	.word	0x0bad0000

00004e1c <i2c_nrfx_twim_recover_bus>:
{
    4e1c:	b570      	push	{r4, r5, r6, lr}
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    4e1e:	6844      	ldr	r4, [r0, #4]
	scl_pin = nrf_twim_scl_pin_get(dev_config->twim.p_twim);
    4e20:	6823      	ldr	r3, [r4, #0]
    p_reg->PSEL.SDA = sda_pin;
}

NRF_STATIC_INLINE uint32_t nrf_twim_scl_pin_get(NRF_TWIM_Type const * p_reg)
{
    return p_reg->PSEL.SCL;
    4e22:	f8d3 5508 	ldr.w	r5, [r3, #1288]	; 0x508
}

NRF_STATIC_INLINE uint32_t nrf_twim_sda_pin_get(NRF_TWIM_Type const * p_reg)
{
    return p_reg->PSEL.SDA;
    4e26:	f8d3 650c 	ldr.w	r6, [r3, #1292]	; 0x50c
		nrfx_twim_disable(&dev_config->twim);
    4e2a:	4620      	mov	r0, r4
    4e2c:	f001 fa4a 	bl	62c4 <nrfx_twim_disable>
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    return nrfx_twi_twim_bus_recover(scl_pin, sda_pin);
    4e30:	4631      	mov	r1, r6
    4e32:	4628      	mov	r0, r5
    4e34:	f002 fc22 	bl	767c <nrfx_twi_twim_bus_recover>
    4e38:	4605      	mov	r5, r0
		(void)pinctrl_apply_state(dev_config->pcfg,
    4e3a:	6a20      	ldr	r0, [r4, #32]
    4e3c:	f004 ff63 	bl	9d06 <pinctrl_apply_state.constprop.0>
		nrfx_twim_enable(&dev_config->twim);
    4e40:	4620      	mov	r0, r4
    4e42:	f001 fa2f 	bl	62a4 <nrfx_twim_enable>
	return (err == NRFX_SUCCESS ? 0 : -EBUSY);
    4e46:	4b03      	ldr	r3, [pc, #12]	; (4e54 <i2c_nrfx_twim_recover_bus+0x38>)
    4e48:	429d      	cmp	r5, r3
}
    4e4a:	bf14      	ite	ne
    4e4c:	f06f 000f 	mvnne.w	r0, #15
    4e50:	2000      	moveq	r0, #0
    4e52:	bd70      	pop	{r4, r5, r6, pc}
    4e54:	0bad0000 	.word	0x0bad0000

00004e58 <event_handler>:
	switch (p_event->type) {
    4e58:	7803      	ldrb	r3, [r0, #0]
    4e5a:	2b01      	cmp	r3, #1
    4e5c:	d008      	beq.n	4e70 <event_handler+0x18>
    4e5e:	2b02      	cmp	r3, #2
    4e60:	d008      	beq.n	4e74 <event_handler+0x1c>
    4e62:	b94b      	cbnz	r3, 4e78 <event_handler+0x20>
		dev_data->res = NRFX_SUCCESS;
    4e64:	4b05      	ldr	r3, [pc, #20]	; (4e7c <event_handler+0x24>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    4e66:	620b      	str	r3, [r1, #32]
	z_impl_k_sem_give(sem);
    4e68:	f101 0010 	add.w	r0, r1, #16
    4e6c:	f002 bf5a 	b.w	7d24 <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    4e70:	4b03      	ldr	r3, [pc, #12]	; (4e80 <event_handler+0x28>)
    4e72:	e7f8      	b.n	4e66 <event_handler+0xe>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    4e74:	4b03      	ldr	r3, [pc, #12]	; (4e84 <event_handler+0x2c>)
    4e76:	e7f6      	b.n	4e66 <event_handler+0xe>
		dev_data->res = NRFX_ERROR_INTERNAL;
    4e78:	4b03      	ldr	r3, [pc, #12]	; (4e88 <event_handler+0x30>)
    4e7a:	e7f4      	b.n	4e66 <event_handler+0xe>
    4e7c:	0bad0000 	.word	0x0bad0000
    4e80:	0bae0001 	.word	0x0bae0001
    4e84:	0bae0002 	.word	0x0bae0002
    4e88:	0bad0001 	.word	0x0bad0001

00004e8c <i2c_nrfx_twim_transfer>:
{
    4e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    4e90:	f8d0 a004 	ldr.w	sl, [r0, #4]
	struct i2c_nrfx_twim_data *dev_data = dev->data;
    4e94:	6906      	ldr	r6, [r0, #16]
{
    4e96:	b08b      	sub	sp, #44	; 0x2c
    4e98:	4693      	mov	fp, r2
	nrfx_twim_xfer_desc_t cur_xfer = {
    4e9a:	2214      	movs	r2, #20
{
    4e9c:	461d      	mov	r5, r3
    4e9e:	4681      	mov	r9, r0
	uint16_t concat_buf_size = dev_config->concat_buf_size;
    4ea0:	f8ba 3018 	ldrh.w	r3, [sl, #24]
	uint8_t *msg_buf = dev_data->msg_buf;
    4ea4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
	uint16_t concat_buf_size = dev_config->concat_buf_size;
    4ea8:	9302      	str	r3, [sp, #8]
{
    4eaa:	460c      	mov	r4, r1
	nrfx_twim_xfer_desc_t cur_xfer = {
    4eac:	eb0d 0002 	add.w	r0, sp, r2
    4eb0:	2100      	movs	r1, #0
    4eb2:	f004 fd9d 	bl	99f0 <memset>
    4eb6:	f88d 5015 	strb.w	r5, [sp, #21]
	return z_impl_k_sem_take(sem, timeout);
    4eba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    4ebe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4ec2:	4630      	mov	r0, r6
    4ec4:	f002 ff4e 	bl	7d64 <z_impl_k_sem_take>
	k_sem_take(&dev_data->completion_sync, K_NO_WAIT);
    4ec8:	f106 0310 	add.w	r3, r6, #16
    4ecc:	9301      	str	r3, [sp, #4]
    4ece:	2200      	movs	r2, #0
    4ed0:	2300      	movs	r3, #0
    4ed2:	f106 0010 	add.w	r0, r6, #16
    4ed6:	f002 ff45 	bl	7d64 <z_impl_k_sem_take>
	for (size_t i = 0; i < num_msgs; i++) {
    4eda:	2700      	movs	r7, #0
	uint16_t msg_buf_used = 0;
    4edc:	463d      	mov	r5, r7
	for (size_t i = 0; i < num_msgs; i++) {
    4ede:	455f      	cmp	r7, fp
    4ee0:	d301      	bcc.n	4ee6 <i2c_nrfx_twim_transfer+0x5a>
    4ee2:	2400      	movs	r4, #0
    4ee4:	e068      	b.n	4fb8 <i2c_nrfx_twim_transfer+0x12c>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    4ee6:	7a20      	ldrb	r0, [r4, #8]
    4ee8:	0702      	lsls	r2, r0, #28
    4eea:	f100 808a 	bmi.w	5002 <i2c_nrfx_twim_transfer+0x176>
		bool concat_next = ((i + 1) < num_msgs)
    4eee:	3701      	adds	r7, #1
				&& ((msgs[i].flags & I2C_MSG_READ)
    4ef0:	455f      	cmp	r7, fp
    4ef2:	d20a      	bcs.n	4f0a <i2c_nrfx_twim_transfer+0x7e>
				&& !(msgs[i].flags & I2C_MSG_STOP)
    4ef4:	0783      	lsls	r3, r0, #30
    4ef6:	d408      	bmi.n	4f0a <i2c_nrfx_twim_transfer+0x7e>
				&& !(msgs[i + 1].flags & I2C_MSG_RESTART)
    4ef8:	7d23      	ldrb	r3, [r4, #20]
				    == (msgs[i + 1].flags & I2C_MSG_READ));
    4efa:	ea80 0203 	eor.w	r2, r0, r3
				&& ((msgs[i].flags & I2C_MSG_READ)
    4efe:	f002 0201 	and.w	r2, r2, #1
    4f02:	f003 0304 	and.w	r3, r3, #4
    4f06:	431a      	orrs	r2, r3
    4f08:	d01a      	beq.n	4f40 <i2c_nrfx_twim_transfer+0xb4>
		if (concat_next || (msg_buf_used != 0)) {
    4f0a:	b1dd      	cbz	r5, 4f44 <i2c_nrfx_twim_transfer+0xb8>
		bool concat_next = ((i + 1) < num_msgs)
    4f0c:	2300      	movs	r3, #0
			if ((msg_buf_used + msgs[i].len) > concat_buf_size) {
    4f0e:	6862      	ldr	r2, [r4, #4]
    4f10:	f8dd c008 	ldr.w	ip, [sp, #8]
    4f14:	18a9      	adds	r1, r5, r2
    4f16:	4561      	cmp	r1, ip
    4f18:	d876      	bhi.n	5008 <i2c_nrfx_twim_transfer+0x17c>
			if (!(msgs[i].flags & I2C_MSG_READ)) {
    4f1a:	07c1      	lsls	r1, r0, #31
    4f1c:	d406      	bmi.n	4f2c <i2c_nrfx_twim_transfer+0xa0>
				memcpy(msg_buf + msg_buf_used,
    4f1e:	6821      	ldr	r1, [r4, #0]
    4f20:	9303      	str	r3, [sp, #12]
    4f22:	eb08 0005 	add.w	r0, r8, r5
    4f26:	f004 fd58 	bl	99da <memcpy>
    4f2a:	9b03      	ldr	r3, [sp, #12]
			msg_buf_used += msgs[i].len;
    4f2c:	6862      	ldr	r2, [r4, #4]
    4f2e:	442a      	add	r2, r5
    4f30:	b295      	uxth	r5, r2
		if (concat_next) {
    4f32:	2b00      	cmp	r3, #0
    4f34:	d14f      	bne.n	4fd6 <i2c_nrfx_twim_transfer+0x14a>
		if (msg_buf_used == 0) {
    4f36:	b14d      	cbz	r5, 4f4c <i2c_nrfx_twim_transfer+0xc0>
			cur_xfer.p_primary_buf = msg_buf;
    4f38:	f8cd 8020 	str.w	r8, [sp, #32]
			cur_xfer.primary_length = msg_buf_used;
    4f3c:	462b      	mov	r3, r5
    4f3e:	e009      	b.n	4f54 <i2c_nrfx_twim_transfer+0xc8>
		bool concat_next = ((i + 1) < num_msgs)
    4f40:	2301      	movs	r3, #1
    4f42:	e7e4      	b.n	4f0e <i2c_nrfx_twim_transfer+0x82>
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    4f44:	07c0      	lsls	r0, r0, #31
			   !nrfx_is_in_ram(msgs[i].buf)) {
    4f46:	e9d4 1200 	ldrd	r1, r2, [r4]
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    4f4a:	d51b      	bpl.n	4f84 <i2c_nrfx_twim_transfer+0xf8>
			cur_xfer.p_primary_buf = msgs[i].buf;
    4f4c:	6823      	ldr	r3, [r4, #0]
    4f4e:	9308      	str	r3, [sp, #32]
			cur_xfer.primary_length = msgs[i].len;
    4f50:	6863      	ldr	r3, [r4, #4]
    4f52:	2500      	movs	r5, #0
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    4f54:	7a22      	ldrb	r2, [r4, #8]
			cur_xfer.primary_length = msgs[i].len;
    4f56:	9306      	str	r3, [sp, #24]
			NRFX_TWIM_XFER_RX : NRFX_TWIM_XFER_TX;
    4f58:	f002 0301 	and.w	r3, r2, #1
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
    4f5c:	f082 0202 	eor.w	r2, r2, #2
    4f60:	f3c2 0240 	ubfx	r2, r2, #1, #1
    4f64:	0152      	lsls	r2, r2, #5
    4f66:	a905      	add	r1, sp, #20
    4f68:	4650      	mov	r0, sl
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    4f6a:	f88d 3014 	strb.w	r3, [sp, #20]
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
    4f6e:	f001 f9c7 	bl	6300 <nrfx_twim_xfer>
		if (res != NRFX_SUCCESS) {
    4f72:	4b28      	ldr	r3, [pc, #160]	; (5014 <i2c_nrfx_twim_transfer+0x188>)
    4f74:	4298      	cmp	r0, r3
    4f76:	d013      	beq.n	4fa0 <i2c_nrfx_twim_transfer+0x114>
			if (res == NRFX_ERROR_BUSY) {
    4f78:	330b      	adds	r3, #11
    4f7a:	4298      	cmp	r0, r3
    4f7c:	d11a      	bne.n	4fb4 <i2c_nrfx_twim_transfer+0x128>
				ret = -EBUSY;
    4f7e:	f06f 040f 	mvn.w	r4, #15
    4f82:	e019      	b.n	4fb8 <i2c_nrfx_twim_transfer+0x12c>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    4f84:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
    4f88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    4f8c:	d0de      	beq.n	4f4c <i2c_nrfx_twim_transfer+0xc0>
			if (msgs[i].len > dev_config->flash_buf_max_size) {
    4f8e:	f8ba 301a 	ldrh.w	r3, [sl, #26]
    4f92:	4293      	cmp	r3, r2
    4f94:	d33b      	bcc.n	500e <i2c_nrfx_twim_transfer+0x182>
			memcpy(msg_buf, msgs[i].buf, msgs[i].len);
    4f96:	4640      	mov	r0, r8
    4f98:	f004 fd1f 	bl	99da <memcpy>
			msg_buf_used = msgs[i].len;
    4f9c:	88a5      	ldrh	r5, [r4, #4]
		if (concat_next) {
    4f9e:	e7ca      	b.n	4f36 <i2c_nrfx_twim_transfer+0xaa>
    4fa0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4fa4:	9801      	ldr	r0, [sp, #4]
    4fa6:	2300      	movs	r3, #0
    4fa8:	f002 fedc 	bl	7d64 <z_impl_k_sem_take>
		if (ret != 0) {
    4fac:	b158      	cbz	r0, 4fc6 <i2c_nrfx_twim_transfer+0x13a>
			(void)i2c_nrfx_twim_recover_bus(dev);
    4fae:	4648      	mov	r0, r9
    4fb0:	f7ff ff34 	bl	4e1c <i2c_nrfx_twim_recover_bus>
				ret = -EIO;
    4fb4:	f06f 0404 	mvn.w	r4, #4
	z_impl_k_sem_give(sem);
    4fb8:	4630      	mov	r0, r6
    4fba:	f002 feb3 	bl	7d24 <z_impl_k_sem_give>
}
    4fbe:	4620      	mov	r0, r4
    4fc0:	b00b      	add	sp, #44	; 0x2c
    4fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		res = dev_data->res;
    4fc6:	6a33      	ldr	r3, [r6, #32]
		if (res != NRFX_SUCCESS) {
    4fc8:	4a12      	ldr	r2, [pc, #72]	; (5014 <i2c_nrfx_twim_transfer+0x188>)
    4fca:	4293      	cmp	r3, r2
    4fcc:	d1f2      	bne.n	4fb4 <i2c_nrfx_twim_transfer+0x128>
		if ((msgs[i].flags & I2C_MSG_READ)
    4fce:	7a23      	ldrb	r3, [r4, #8]
    4fd0:	07db      	lsls	r3, r3, #31
    4fd2:	d402      	bmi.n	4fda <i2c_nrfx_twim_transfer+0x14e>
		msg_buf_used = 0;
    4fd4:	2500      	movs	r5, #0
    4fd6:	340c      	adds	r4, #12
    4fd8:	e781      	b.n	4ede <i2c_nrfx_twim_transfer+0x52>
		    && cur_xfer.p_primary_buf == msg_buf) {
    4fda:	9b08      	ldr	r3, [sp, #32]
    4fdc:	4598      	cmp	r8, r3
    4fde:	d1f9      	bne.n	4fd4 <i2c_nrfx_twim_transfer+0x148>
    4fe0:	4623      	mov	r3, r4
    4fe2:	e008      	b.n	4ff6 <i2c_nrfx_twim_transfer+0x16a>
				msg_buf_used -= msgs[j].len;
    4fe4:	1aa9      	subs	r1, r5, r2
				memcpy(msgs[j].buf,
    4fe6:	68d8      	ldr	r0, [r3, #12]
    4fe8:	9303      	str	r3, [sp, #12]
				msg_buf_used -= msgs[j].len;
    4fea:	b28d      	uxth	r5, r1
				memcpy(msgs[j].buf,
    4fec:	fa18 f181 	uxtah	r1, r8, r1
    4ff0:	f004 fcf3 	bl	99da <memcpy>
				j--;
    4ff4:	9b03      	ldr	r3, [sp, #12]
			while (msg_buf_used >= msgs[j].len) {
    4ff6:	685a      	ldr	r2, [r3, #4]
    4ff8:	4295      	cmp	r5, r2
    4ffa:	f1a3 030c 	sub.w	r3, r3, #12
    4ffe:	d2f1      	bcs.n	4fe4 <i2c_nrfx_twim_transfer+0x158>
    5000:	e7e8      	b.n	4fd4 <i2c_nrfx_twim_transfer+0x148>
			ret = -ENOTSUP;
    5002:	f06f 0485 	mvn.w	r4, #133	; 0x85
    5006:	e7d7      	b.n	4fb8 <i2c_nrfx_twim_transfer+0x12c>
				ret = -ENOSPC;
    5008:	f06f 041b 	mvn.w	r4, #27
    500c:	e7d4      	b.n	4fb8 <i2c_nrfx_twim_transfer+0x12c>
				ret = -EINVAL;
    500e:	f06f 0415 	mvn.w	r4, #21
    5012:	e7d1      	b.n	4fb8 <i2c_nrfx_twim_transfer+0x12c>
    5014:	0bad0000 	.word	0x0bad0000

00005018 <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    5018:	b5f0      	push	{r4, r5, r6, r7, lr}
        case 0: return NRF_P0;
    501a:	4e1c      	ldr	r6, [pc, #112]	; (508c <pinctrl_configure_pins+0x74>)
    501c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    5020:	4281      	cmp	r1, r0
    5022:	d101      	bne.n	5028 <pinctrl_configure_pins+0x10>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    5024:	2000      	movs	r0, #0
    5026:	e010      	b.n	504a <pinctrl_configure_pins+0x32>
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    5028:	6803      	ldr	r3, [r0, #0]
		uint32_t pin = NRF_GET_PIN(pins[i]);
    502a:	f003 047f 	and.w	r4, r3, #127	; 0x7f
			pin = 0xFFFFFFFFU;
    502e:	2c7f      	cmp	r4, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    5030:	f3c3 2543 	ubfx	r5, r3, #9, #4
		switch (NRF_GET_FUN(pins[i])) {
    5034:	ea4f 4313 	mov.w	r3, r3, lsr #16
			pin = 0xFFFFFFFFU;
    5038:	bf08      	it	eq
    503a:	f04f 34ff 	moveq.w	r4, #4294967295	; 0xffffffff
		switch (NRF_GET_FUN(pins[i])) {
    503e:	2b0b      	cmp	r3, #11
    5040:	d004      	beq.n	504c <pinctrl_configure_pins+0x34>
    5042:	2b0c      	cmp	r3, #12
    5044:	d01f      	beq.n	5086 <pinctrl_configure_pins+0x6e>
    5046:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    504a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			NRF_PSEL_TWIM(reg, SCL) = pin;
    504c:	f8c2 4508 	str.w	r4, [r2, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    5050:	b905      	cbnz	r5, 5054 <pinctrl_configure_pins+0x3c>
				drive = NRF_DRIVE_S0D1;
    5052:	2506      	movs	r5, #6
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    5054:	f850 3b04 	ldr.w	r3, [r0], #4
    *p_pin = pin_number & 0x1F;
    5058:	f004 071f 	and.w	r7, r4, #31
    505c:	f3c3 3e40 	ubfx	lr, r3, #13, #1
    return pin_number >> 5;
    5060:	0964      	lsrs	r4, r4, #5
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
    5062:	f3c3 13c1 	ubfx	r3, r3, #7, #2
        case 0: return NRF_P0;
    5066:	2c01      	cmp	r4, #1
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    5068:	ea4f 0383 	mov.w	r3, r3, lsl #2
        case 0: return NRF_P0;
    506c:	bf0c      	ite	eq
    506e:	46b4      	moveq	ip, r6
    5070:	f04f 4ca0 	movne.w	ip, #1342177280	; 0x50000000
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    5074:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    5078:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    507c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    5080:	f84c 3024 	str.w	r3, [ip, r4, lsl #2]
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    5084:	e7cc      	b.n	5020 <pinctrl_configure_pins+0x8>
			NRF_PSEL_TWIM(reg, SDA) = pin;
    5086:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    508a:	e7e1      	b.n	5050 <pinctrl_configure_pins+0x38>
    508c:	50000300 	.word	0x50000300

00005090 <hfclk_on_callback>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)task);
}

NRF_STATIC_INLINE void nrf_temp_task_trigger(NRF_TEMP_Type * p_reg, nrf_temp_task_t task)
{
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    5090:	4b01      	ldr	r3, [pc, #4]	; (5098 <hfclk_on_callback+0x8>)
    5092:	2201      	movs	r2, #1
    5094:	601a      	str	r2, [r3, #0]
			      struct onoff_client *cli,
			      uint32_t state,
			      int res)
{
	nrf_temp_task_trigger(NRF_TEMP, NRF_TEMP_TASK_START);
}
    5096:	4770      	bx	lr
    5098:	4000c000 	.word	0x4000c000

0000509c <temp_nrf5_channel_get>:
{
	struct temp_nrf5_data *data = dev->data;
	int32_t uval;


	if (chan != SENSOR_CHAN_DIE_TEMP) {
    509c:	290c      	cmp	r1, #12
	struct temp_nrf5_data *data = dev->data;
    509e:	6903      	ldr	r3, [r0, #16]
	if (chan != SENSOR_CHAN_DIE_TEMP) {
    50a0:	d10b      	bne.n	50ba <temp_nrf5_channel_get+0x1e>
		return -ENOTSUP;
	}

	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    50a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    50a4:	4906      	ldr	r1, [pc, #24]	; (50c0 <temp_nrf5_channel_get+0x24>)
	val->val1 = uval / 1000000;
    50a6:	4807      	ldr	r0, [pc, #28]	; (50c4 <temp_nrf5_channel_get+0x28>)
	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    50a8:	434b      	muls	r3, r1
	val->val1 = uval / 1000000;
    50aa:	fb93 f1f0 	sdiv	r1, r3, r0
	val->val2 = uval % 1000000;
    50ae:	fb00 3311 	mls	r3, r0, r1, r3
	val->val1 = uval / 1000000;
    50b2:	6011      	str	r1, [r2, #0]
	val->val2 = uval % 1000000;
    50b4:	6053      	str	r3, [r2, #4]

	LOG_DBG("Temperature:%d,%d", val->val1, val->val2);

	return 0;
    50b6:	2000      	movs	r0, #0
    50b8:	4770      	bx	lr
		return -ENOTSUP;
    50ba:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    50be:	4770      	bx	lr
    50c0:	0003d090 	.word	0x0003d090
    50c4:	000f4240 	.word	0x000f4240

000050c8 <temp_nrf5_isr>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_temp_event_clear(NRF_TEMP_Type * p_reg, nrf_temp_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    50c8:	4b04      	ldr	r3, [pc, #16]	; (50dc <temp_nrf5_isr+0x14>)

static void temp_nrf5_isr(const void *arg)
{
	const struct device *dev = (const struct device *)arg;
	struct temp_nrf5_data *data = dev->data;
    50ca:	6900      	ldr	r0, [r0, #16]
    50cc:	2200      	movs	r2, #0
    50ce:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    50d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    50d6:	f002 be25 	b.w	7d24 <z_impl_k_sem_give>
    50da:	bf00      	nop
    50dc:	4000c000 	.word	0x4000c000

000050e0 <temp_nrf5_sample_fetch>:
{
    50e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct temp_nrf5_data *data = dev->data;
    50e2:	6905      	ldr	r5, [r0, #16]
	if (data->clk_mgr == NULL) {
    50e4:	6aab      	ldr	r3, [r5, #40]	; 0x28
    50e6:	b363      	cbz	r3, 5142 <temp_nrf5_sample_fetch+0x62>
	if (chan != SENSOR_CHAN_ALL && chan != SENSOR_CHAN_DIE_TEMP) {
    50e8:	2939      	cmp	r1, #57	; 0x39
    50ea:	d001      	beq.n	50f0 <temp_nrf5_sample_fetch+0x10>
    50ec:	290c      	cmp	r1, #12
    50ee:	d12b      	bne.n	5148 <temp_nrf5_sample_fetch+0x68>
	k_mutex_lock(&data->mutex, K_FOREVER);
    50f0:	f105 0610 	add.w	r6, r5, #16
	return z_impl_k_mutex_lock(mutex, timeout);
    50f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    50f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    50fc:	4630      	mov	r0, r6
    50fe:	f002 fd27 	bl	7b50 <z_impl_k_mutex_lock>
					      sys_notify_generic_callback handler)
{
	__ASSERT_NO_MSG(notify != NULL);
	__ASSERT_NO_MSG(handler != NULL);

	*notify = (struct sys_notify){
    5102:	4b13      	ldr	r3, [pc, #76]	; (5150 <temp_nrf5_sample_fetch+0x70>)
    5104:	9301      	str	r3, [sp, #4]
	r = onoff_request(data->clk_mgr, &cli);
    5106:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    5108:	2303      	movs	r3, #3
    510a:	2400      	movs	r4, #0
    510c:	4669      	mov	r1, sp
    510e:	9403      	str	r4, [sp, #12]
    5110:	9302      	str	r3, [sp, #8]
    5112:	f004 f90d 	bl	9330 <onoff_request>
	return z_impl_k_sem_take(sem, timeout);
    5116:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    511a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    511e:	4628      	mov	r0, r5
    5120:	f002 fe20 	bl	7d64 <z_impl_k_sem_take>
	r = onoff_release(data->clk_mgr);
    5124:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    5126:	f004 f95b 	bl	93e0 <onoff_release>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
}

NRF_STATIC_INLINE int32_t nrf_temp_result_get(NRF_TEMP_Type const * p_reg)
{
    int32_t raw_measurement = p_reg->TEMP;
    512a:	4b0a      	ldr	r3, [pc, #40]	; (5154 <temp_nrf5_sample_fetch+0x74>)
    512c:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
	data->sample = nrf_temp_result_get(NRF_TEMP);
    5130:	626a      	str	r2, [r5, #36]	; 0x24
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    5132:	2201      	movs	r2, #1
    5134:	605a      	str	r2, [r3, #4]
	return z_impl_k_mutex_unlock(mutex);
    5136:	4630      	mov	r0, r6
    5138:	f002 fd84 	bl	7c44 <z_impl_k_mutex_unlock>
	return 0;
    513c:	4620      	mov	r0, r4
}
    513e:	b004      	add	sp, #16
    5140:	bd70      	pop	{r4, r5, r6, pc}
		return -EAGAIN;
    5142:	f06f 000a 	mvn.w	r0, #10
    5146:	e7fa      	b.n	513e <temp_nrf5_sample_fetch+0x5e>
		return -ENOTSUP;
    5148:	f06f 0085 	mvn.w	r0, #133	; 0x85
    514c:	e7f7      	b.n	513e <temp_nrf5_sample_fetch+0x5e>
    514e:	bf00      	nop
    5150:	00005091 	.word	0x00005091
    5154:	4000c000 	.word	0x4000c000

00005158 <temp_nrf5_init>:
	.sample_fetch = temp_nrf5_sample_fetch,
	.channel_get = temp_nrf5_channel_get,
};

static int temp_nrf5_init(const struct device *dev)
{
    5158:	b510      	push	{r4, lr}
	struct temp_nrf5_data *data = dev->data;
    515a:	6904      	ldr	r4, [r0, #16]

	/* A null clk_mgr indicates sensor has not been initialized */
	data->clk_mgr =
		z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
    515c:	2000      	movs	r0, #0
    515e:	f7ff fc4f 	bl	4a00 <z_nrf_clock_control_get_onoff>
	data->clk_mgr =
    5162:	62a0      	str	r0, [r4, #40]	; 0x28
	return z_impl_k_sem_init(sem, initial_count, limit);
    5164:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5168:	2100      	movs	r1, #0
    516a:	4620      	mov	r0, r4
    516c:	f005 f8f9 	bl	a362 <z_impl_k_sem_init>
	return z_impl_k_mutex_init(mutex);
    5170:	f104 0010 	add.w	r0, r4, #16
    5174:	f005 f875 	bl	a262 <z_impl_k_mutex_init>
	__ASSERT_NO_MSG(data->clk_mgr);

	k_sem_init(&data->device_sync_sem, 0, K_SEM_MAX_LIMIT);
	k_mutex_init(&data->mutex);

	IRQ_CONNECT(
    5178:	2200      	movs	r2, #0
    517a:	2101      	movs	r1, #1
    517c:	200c      	movs	r0, #12
    517e:	f7fe f9cb 	bl	3518 <z_arm_irq_priority_set>
		DT_INST_IRQN(0),
		DT_INST_IRQ(0, priority),
		temp_nrf5_isr,
		DEVICE_DT_INST_GET(0),
		0);
	irq_enable(DT_INST_IRQN(0));
    5182:	200c      	movs	r0, #12
    5184:	f7fe f998 	bl	34b8 <arch_irq_enable>
    p_reg->INTENSET = mask;
    5188:	4b02      	ldr	r3, [pc, #8]	; (5194 <temp_nrf5_init+0x3c>)
    518a:	2201      	movs	r2, #1
    518c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

	nrf_temp_int_enable(NRF_TEMP, NRF_TEMP_INT_DATARDY_MASK);

	return 0;
}
    5190:	2000      	movs	r0, #0
    5192:	bd10      	pop	{r4, pc}
    5194:	4000c000 	.word	0x4000c000

00005198 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    5198:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    519a:	2301      	movs	r3, #1
    519c:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    519e:	4a0e      	ldr	r2, [pc, #56]	; (51d8 <compare_int_lock+0x40>)
    51a0:	f3bf 8f5b 	dmb	ish
    51a4:	43dc      	mvns	r4, r3
    51a6:	e852 1f00 	ldrex	r1, [r2]
    51aa:	ea01 0504 	and.w	r5, r1, r4
    51ae:	e842 5600 	strex	r6, r5, [r2]
    51b2:	2e00      	cmp	r6, #0
    51b4:	d1f7      	bne.n	51a6 <compare_int_lock+0xe>
    51b6:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    51ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    51be:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    51c0:	4806      	ldr	r0, [pc, #24]	; (51dc <compare_int_lock+0x44>)
    51c2:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    51c6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    51ca:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    51ce:	420b      	tst	r3, r1
}
    51d0:	bf14      	ite	ne
    51d2:	2001      	movne	r0, #1
    51d4:	2000      	moveq	r0, #0
    51d6:	bd70      	pop	{r4, r5, r6, pc}
    51d8:	2000174c 	.word	0x2000174c
    51dc:	40011000 	.word	0x40011000

000051e0 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    51e0:	b470      	push	{r4, r5, r6}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
    51e2:	490e      	ldr	r1, [pc, #56]	; (521c <sys_clock_timeout_handler+0x3c>)
    51e4:	e9d1 3400 	ldrd	r3, r4, [r1]
    51e8:	1ad0      	subs	r0, r2, r3

	last_count += dticks * CYC_PER_TICK;
    51ea:	18c3      	adds	r3, r0, r3
    51ec:	f144 0400 	adc.w	r4, r4, #0
	return absolute_time & COUNTER_MAX;
    51f0:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	last_count += dticks * CYC_PER_TICK;
    51f4:	e9c1 3400 	strd	r3, r4, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    51f8:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    51fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    5200:	d209      	bcs.n	5216 <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    5202:	4b07      	ldr	r3, [pc, #28]	; (5220 <sys_clock_timeout_handler+0x40>)
    5204:	681b      	ldr	r3, [r3, #0]
    5206:	0a1a      	lsrs	r2, r3, #8
    5208:	061b      	lsls	r3, r3, #24
    520a:	199c      	adds	r4, r3, r6
    520c:	4b05      	ldr	r3, [pc, #20]	; (5224 <sys_clock_timeout_handler+0x44>)
    520e:	f142 0500 	adc.w	r5, r2, #0
    5212:	e9c3 4500 	strd	r4, r5, [r3]
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(dticks);
}
    5216:	bc70      	pop	{r4, r5, r6}
	sys_clock_announce(dticks);
    5218:	f003 bb68 	b.w	88ec <sys_clock_announce>
    521c:	20000520 	.word	0x20000520
    5220:	20001750 	.word	0x20001750
    5224:	20000528 	.word	0x20000528

00005228 <compare_int_unlock>:
	if (key) {
    5228:	b311      	cbz	r1, 5270 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    522a:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    522e:	2301      	movs	r3, #1
    5230:	4a10      	ldr	r2, [pc, #64]	; (5274 <compare_int_unlock+0x4c>)
    5232:	4083      	lsls	r3, r0
    5234:	e852 cf00 	ldrex	ip, [r2]
    5238:	ea4c 0c03 	orr.w	ip, ip, r3
    523c:	e842 c100 	strex	r1, ip, [r2]
    5240:	2900      	cmp	r1, #0
    5242:	d1f7      	bne.n	5234 <compare_int_unlock+0xc>
    5244:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    5248:	4a0b      	ldr	r2, [pc, #44]	; (5278 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    524a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    524e:	4083      	lsls	r3, r0
    5250:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    5254:	4b09      	ldr	r3, [pc, #36]	; (527c <compare_int_unlock+0x54>)
    5256:	f3bf 8f5b 	dmb	ish
    525a:	681b      	ldr	r3, [r3, #0]
    525c:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    5260:	40c3      	lsrs	r3, r0
    5262:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5264:	bf42      	ittt	mi
    5266:	4b06      	ldrmi	r3, [pc, #24]	; (5280 <compare_int_unlock+0x58>)
    5268:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    526c:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    5270:	4770      	bx	lr
    5272:	bf00      	nop
    5274:	2000174c 	.word	0x2000174c
    5278:	40011000 	.word	0x40011000
    527c:	20001748 	.word	0x20001748
    5280:	e000e100 	.word	0xe000e100

00005284 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    5284:	4b0d      	ldr	r3, [pc, #52]	; (52bc <z_nrf_rtc_timer_read+0x38>)
    5286:	6818      	ldr	r0, [r3, #0]
    5288:	0a01      	lsrs	r1, r0, #8
    528a:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    528c:	f3bf 8f5f 	dmb	sy
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    5290:	4b0b      	ldr	r3, [pc, #44]	; (52c0 <z_nrf_rtc_timer_read+0x3c>)
    5292:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    5296:	1818      	adds	r0, r3, r0
    5298:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    529c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    52a0:	d20a      	bcs.n	52b8 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    52a2:	4b08      	ldr	r3, [pc, #32]	; (52c4 <z_nrf_rtc_timer_read+0x40>)
    52a4:	e9d3 2300 	ldrd	r2, r3, [r3]
    52a8:	4290      	cmp	r0, r2
    52aa:	eb71 0303 	sbcs.w	r3, r1, r3
    52ae:	d203      	bcs.n	52b8 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    52b0:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    52b4:	f141 0100 	adc.w	r1, r1, #0
}
    52b8:	4770      	bx	lr
    52ba:	bf00      	nop
    52bc:	20001750 	.word	0x20001750
    52c0:	40011000 	.word	0x40011000
    52c4:	20000528 	.word	0x20000528

000052c8 <compare_set>:
{
    52c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    52cc:	4616      	mov	r6, r2
    52ce:	461f      	mov	r7, r3
    52d0:	4604      	mov	r4, r0
	key = compare_int_lock(chan);
    52d2:	f7ff ff61 	bl	5198 <compare_int_lock>
    52d6:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    52d8:	f7ff ffd4 	bl	5284 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    52dc:	42b0      	cmp	r0, r6
    52de:	eb71 0307 	sbcs.w	r3, r1, r7
    52e2:	d251      	bcs.n	5388 <compare_set+0xc0>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
    52e4:	4b3a      	ldr	r3, [pc, #232]	; (53d0 <compare_set+0x108>)
    52e6:	1a30      	subs	r0, r6, r0
    52e8:	eb67 0101 	sbc.w	r1, r7, r1
    52ec:	4298      	cmp	r0, r3
    52ee:	f171 0100 	sbcs.w	r1, r1, #0
    52f2:	d26a      	bcs.n	53ca <compare_set+0x102>
		if (target_time != cc_data[chan].target_time) {
    52f4:	4b37      	ldr	r3, [pc, #220]	; (53d4 <compare_set+0x10c>)
    52f6:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    52fa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    52fe:	429f      	cmp	r7, r3
    5300:	bf08      	it	eq
    5302:	4296      	cmpeq	r6, r2
    5304:	d04e      	beq.n	53a4 <compare_set+0xdc>
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    5306:	4934      	ldr	r1, [pc, #208]	; (53d8 <compare_set+0x110>)
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5308:	f44f 3980 	mov.w	r9, #65536	; 0x10000
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    530c:	f104 0550 	add.w	r5, r4, #80	; 0x50
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5310:	fa09 f904 	lsl.w	r9, r9, r4
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5314:	00ad      	lsls	r5, r5, #2
    5316:	f8c1 9348 	str.w	r9, [r1, #840]	; 0x348
	event_clear(chan);
    531a:	4620      	mov	r0, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    531c:	b2ad      	uxth	r5, r5
    531e:	f004 fd53 	bl	9dc8 <event_clear>
	return absolute_time & COUNTER_MAX;
    5322:	f026 4b7f 	bic.w	fp, r6, #4278190080	; 0xff000000
    5326:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
    p_reg->CC[ch] = cc_val;
    532a:	f504 73a8 	add.w	r3, r4, #336	; 0x150
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    532e:	4a2b      	ldr	r2, [pc, #172]	; (53dc <compare_set+0x114>)
    5330:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5332:	f505 3588 	add.w	r5, r5, #69632	; 0x11000
	uint32_t cc_val = req_cc;
    5336:	46dc      	mov	ip, fp
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
    5338:	f04f 0a03 	mov.w	sl, #3
    p_reg->CC[ch] = cc_val;
    533c:	9b01      	ldr	r3, [sp, #4]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    533e:	f02c 407f 	bic.w	r0, ip, #4278190080	; 0xff000000
    5342:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    p_reg->EVTENSET = mask;
    5346:	f8c1 9344 	str.w	r9, [r1, #836]	; 0x344
     return p_reg->COUNTER;
    534a:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    534e:	f06f 0002 	mvn.w	r0, #2
    5352:	eba0 0008 	sub.w	r0, r0, r8
    5356:	4460      	add	r0, ip
    5358:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    535c:	4290      	cmp	r0, r2
    535e:	d921      	bls.n	53a4 <compare_set+0xdc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5360:	6828      	ldr	r0, [r5, #0]
			if (event_check(chan)) {
    5362:	b160      	cbz	r0, 537e <compare_set+0xb6>
     return p_reg->COUNTER;
    5364:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    5368:	eba8 000b 	sub.w	r0, r8, fp
    536c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
    5370:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5374:	d916      	bls.n	53a4 <compare_set+0xdc>
					event_clear(chan);
    5376:	4620      	mov	r0, r4
    5378:	f004 fd26 	bl	9dc8 <event_clear>
    537c:	4a17      	ldr	r2, [pc, #92]	; (53dc <compare_set+0x114>)
			cc_val = now + cc_inc;
    537e:	eb0a 0c08 	add.w	ip, sl, r8
			cc_inc++;
    5382:	f10a 0a01 	add.w	sl, sl, #1
	for (;;) {
    5386:	e7d9      	b.n	533c <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    5388:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    538a:	4a15      	ldr	r2, [pc, #84]	; (53e0 <compare_set+0x118>)
    538c:	f3bf 8f5b 	dmb	ish
    5390:	40a3      	lsls	r3, r4
    5392:	e852 0f00 	ldrex	r0, [r2]
    5396:	4318      	orrs	r0, r3
    5398:	e842 0100 	strex	r1, r0, [r2]
    539c:	2900      	cmp	r1, #0
    539e:	d1f8      	bne.n	5392 <compare_set+0xca>
    53a0:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    53a4:	490b      	ldr	r1, [pc, #44]	; (53d4 <compare_set+0x10c>)
	cc_data[chan].callback = handler;
    53a6:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    53a8:	0123      	lsls	r3, r4, #4
    53aa:	eb01 1204 	add.w	r2, r1, r4, lsl #4
    53ae:	e9c2 6702 	strd	r6, r7, [r2, #8]
	cc_data[chan].callback = handler;
    53b2:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    53b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    53b6:	6053      	str	r3, [r2, #4]
	return ret;
    53b8:	2500      	movs	r5, #0
	compare_int_unlock(chan, key);
    53ba:	4620      	mov	r0, r4
    53bc:	9900      	ldr	r1, [sp, #0]
    53be:	f7ff ff33 	bl	5228 <compare_int_unlock>
}
    53c2:	4628      	mov	r0, r5
    53c4:	b003      	add	sp, #12
    53c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    53ca:	f06f 0515 	mvn.w	r5, #21
    53ce:	e7f4      	b.n	53ba <compare_set+0xf2>
    53d0:	00800001 	.word	0x00800001
    53d4:	20000510 	.word	0x20000510
    53d8:	40011000 	.word	0x40011000
    53dc:	007ffffd 	.word	0x007ffffd
    53e0:	20001748 	.word	0x20001748

000053e4 <sys_clock_driver_init>:
	int_event_disable_rtc();
	NVIC_ClearPendingIRQ(RTC_IRQn);
}

static int sys_clock_driver_init(void)
{
    53e4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->INTENCLR = mask;
    53e6:	4c1b      	ldr	r4, [pc, #108]	; (5454 <sys_clock_driver_init+0x70>)
    53e8:	4b1b      	ldr	r3, [pc, #108]	; (5458 <sys_clock_driver_init+0x74>)
    53ea:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    p_reg->EVTENCLR = mask;
    53ee:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	int_event_disable_rtc();

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    53f2:	4b1a      	ldr	r3, [pc, #104]	; (545c <sys_clock_driver_init+0x78>)
    p_reg->PRESCALER = val;
    53f4:	2500      	movs	r5, #0
    53f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    53fa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    53fe:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
    5402:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    5406:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    540a:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    540e:	4b14      	ldr	r3, [pc, #80]	; (5460 <sys_clock_driver_init+0x7c>)
    5410:	2602      	movs	r6, #2
    5412:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    5416:	2101      	movs	r1, #1
    5418:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    541c:	2011      	movs	r0, #17
    541e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    5422:	462a      	mov	r2, r5
    5424:	f7fe f878 	bl	3518 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    5428:	2011      	movs	r0, #17
    542a:	f7fe f845 	bl	34b8 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    542e:	4a0d      	ldr	r2, [pc, #52]	; (5464 <sys_clock_driver_init+0x80>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    5430:	2301      	movs	r3, #1
    5432:	60a3      	str	r3, [r4, #8]
    5434:	6023      	str	r3, [r4, #0]
    5436:	6013      	str	r3, [r2, #0]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    5438:	4b0b      	ldr	r3, [pc, #44]	; (5468 <sys_clock_driver_init+0x84>)
    543a:	4a0c      	ldr	r2, [pc, #48]	; (546c <sys_clock_driver_init+0x88>)
    543c:	9300      	str	r3, [sp, #0]
    543e:	9501      	str	r5, [sp, #4]
    5440:	2300      	movs	r3, #0
    5442:	4628      	mov	r0, r5
    5444:	f7ff ff40 	bl	52c8 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    5448:	4630      	mov	r0, r6
    544a:	f7ff fae1 	bl	4a10 <z_nrf_clock_control_lf_on>

	return 0;
}
    544e:	4628      	mov	r0, r5
    5450:	b002      	add	sp, #8
    5452:	bd70      	pop	{r4, r5, r6, pc}
    5454:	40011000 	.word	0x40011000
    5458:	000f0003 	.word	0x000f0003
    545c:	20000510 	.word	0x20000510
    5460:	e000e100 	.word	0xe000e100
    5464:	2000174c 	.word	0x2000174c
    5468:	000051e1 	.word	0x000051e1
    546c:	007fffff 	.word	0x007fffff

00005470 <rtc_nrf_isr>:
{
    5470:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    5474:	4c2f      	ldr	r4, [pc, #188]	; (5534 <rtc_nrf_isr+0xc4>)
    5476:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    547a:	0799      	lsls	r1, r3, #30
    547c:	d50b      	bpl.n	5496 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    547e:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    5482:	b143      	cbz	r3, 5496 <rtc_nrf_isr+0x26>
		overflow_cnt++;
    5484:	4a2c      	ldr	r2, [pc, #176]	; (5538 <rtc_nrf_isr+0xc8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5486:	2300      	movs	r3, #0
    5488:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    548c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    5490:	6813      	ldr	r3, [r2, #0]
    5492:	3301      	adds	r3, #1
    5494:	6013      	str	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    5496:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    549a:	03da      	lsls	r2, r3, #15
    549c:	d52a      	bpl.n	54f4 <rtc_nrf_isr+0x84>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    549e:	f3bf 8f5b 	dmb	ish
    54a2:	4b26      	ldr	r3, [pc, #152]	; (553c <rtc_nrf_isr+0xcc>)
    54a4:	e853 2f00 	ldrex	r2, [r3]
    54a8:	f022 0101 	bic.w	r1, r2, #1
    54ac:	e843 1000 	strex	r0, r1, [r3]
    54b0:	2800      	cmp	r0, #0
    54b2:	d1f7      	bne.n	54a4 <rtc_nrf_isr+0x34>
    54b4:	f3bf 8f5b 	dmb	ish
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    54b8:	07d3      	lsls	r3, r2, #31
    54ba:	d402      	bmi.n	54c2 <rtc_nrf_isr+0x52>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    54bc:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    54c0:	b1c3      	cbz	r3, 54f4 <rtc_nrf_isr+0x84>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    54c2:	2500      	movs	r5, #0
    54c4:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    54c8:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		curr_time = z_nrf_rtc_timer_read();
    54cc:	f7ff feda 	bl	5284 <z_nrf_rtc_timer_read>
    54d0:	f04f 0320 	mov.w	r3, #32
    54d4:	f3ef 8211 	mrs	r2, BASEPRI
    54d8:	f383 8812 	msr	BASEPRI_MAX, r3
    54dc:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    54e0:	4b17      	ldr	r3, [pc, #92]	; (5540 <rtc_nrf_isr+0xd0>)
    54e2:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    54e6:	42b0      	cmp	r0, r6
    54e8:	41b9      	sbcs	r1, r7
    54ea:	d206      	bcs.n	54fa <rtc_nrf_isr+0x8a>
	__asm__ volatile(
    54ec:	f382 8811 	msr	BASEPRI, r2
    54f0:	f3bf 8f6f 	isb	sy
}
    54f4:	b003      	add	sp, #12
    54f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    54fa:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    54fe:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
    5502:	e9c3 8902 	strd	r8, r9, [r3, #8]
			user_context = cc_data[chan].user_context;
    5506:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].callback = NULL;
    550a:	601d      	str	r5, [r3, #0]
    p_reg->EVTENCLR = mask;
    550c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5510:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5514:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    5518:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    551c:	f382 8811 	msr	BASEPRI, r2
    5520:	f3bf 8f6f 	isb	sy
		if (handler) {
    5524:	2900      	cmp	r1, #0
    5526:	d0e5      	beq.n	54f4 <rtc_nrf_isr+0x84>
			handler(chan, expire_time, user_context);
    5528:	9000      	str	r0, [sp, #0]
    552a:	4632      	mov	r2, r6
    552c:	463b      	mov	r3, r7
    552e:	4628      	mov	r0, r5
    5530:	4788      	blx	r1
    5532:	e7df      	b.n	54f4 <rtc_nrf_isr+0x84>
    5534:	40011000 	.word	0x40011000
    5538:	20001750 	.word	0x20001750
    553c:	20001748 	.word	0x20001748
    5540:	20000510 	.word	0x20000510

00005544 <sys_clock_set_timeout>:
	if (ticks == K_TICKS_FOREVER) {
    5544:	1c43      	adds	r3, r0, #1
{
    5546:	b513      	push	{r0, r1, r4, lr}
	if (ticks == K_TICKS_FOREVER) {
    5548:	d022      	beq.n	5590 <sys_clock_set_timeout+0x4c>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    554a:	2801      	cmp	r0, #1
    554c:	dd22      	ble.n	5594 <sys_clock_set_timeout+0x50>
    554e:	4a12      	ldr	r2, [pc, #72]	; (5598 <sys_clock_set_timeout+0x54>)
    5550:	4b12      	ldr	r3, [pc, #72]	; (559c <sys_clock_set_timeout+0x58>)
    5552:	4290      	cmp	r0, r2
    5554:	bfd4      	ite	le
    5556:	4604      	movle	r4, r0
    5558:	461c      	movgt	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    555a:	f7ff fe93 	bl	5284 <z_nrf_rtc_timer_read>
    555e:	4b10      	ldr	r3, [pc, #64]	; (55a0 <sys_clock_set_timeout+0x5c>)
	if (cyc > MAX_CYCLES) {
    5560:	490e      	ldr	r1, [pc, #56]	; (559c <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    5562:	e9d3 2300 	ldrd	r2, r3, [r3]
    5566:	1a80      	subs	r0, r0, r2
		cyc = 0;
    5568:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    556c:	bf28      	it	cs
    556e:	2400      	movcs	r4, #0
	cyc += unannounced;
    5570:	4404      	add	r4, r0
	if (cyc > MAX_CYCLES) {
    5572:	428c      	cmp	r4, r1
    5574:	bf28      	it	cs
    5576:	460c      	movcs	r4, r1
	uint64_t target_time = cyc + last_count;
    5578:	18a2      	adds	r2, r4, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    557a:	490a      	ldr	r1, [pc, #40]	; (55a4 <sys_clock_set_timeout+0x60>)
    557c:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    557e:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    5582:	9001      	str	r0, [sp, #4]
    5584:	f143 0300 	adc.w	r3, r3, #0
    5588:	f7ff fe9e 	bl	52c8 <compare_set>
}
    558c:	b002      	add	sp, #8
    558e:	bd10      	pop	{r4, pc}
		cyc = MAX_TICKS * CYC_PER_TICK;
    5590:	4c02      	ldr	r4, [pc, #8]	; (559c <sys_clock_set_timeout+0x58>)
    5592:	e7e2      	b.n	555a <sys_clock_set_timeout+0x16>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    5594:	2401      	movs	r4, #1
    5596:	e7e0      	b.n	555a <sys_clock_set_timeout+0x16>
    5598:	007ffffe 	.word	0x007ffffe
    559c:	007fffff 	.word	0x007fffff
    55a0:	20000520 	.word	0x20000520
    55a4:	000051e1 	.word	0x000051e1

000055a8 <sys_clock_elapsed>:
{
    55a8:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    55aa:	f7ff fe6b 	bl	5284 <z_nrf_rtc_timer_read>
    55ae:	4b02      	ldr	r3, [pc, #8]	; (55b8 <sys_clock_elapsed+0x10>)
    55b0:	681b      	ldr	r3, [r3, #0]
}
    55b2:	1ac0      	subs	r0, r0, r3
    55b4:	bd08      	pop	{r3, pc}
    55b6:	bf00      	nop
    55b8:	20000520 	.word	0x20000520

000055bc <sys_clock_disable>:
{
    55bc:	b510      	push	{r4, lr}
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    55be:	4c08      	ldr	r4, [pc, #32]	; (55e0 <sys_clock_disable+0x24>)
    55c0:	2301      	movs	r3, #1
    55c2:	6063      	str	r3, [r4, #4]
	irq_disable(RTC_IRQn);
    55c4:	2011      	movs	r0, #17
    55c6:	f7fd ff85 	bl	34d4 <arch_irq_disable>
    p_reg->INTENCLR = mask;
    55ca:	4b06      	ldr	r3, [pc, #24]	; (55e4 <sys_clock_disable+0x28>)
    55cc:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    p_reg->EVTENCLR = mask;
    55d0:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    55d4:	4b04      	ldr	r3, [pc, #16]	; (55e8 <sys_clock_disable+0x2c>)
    55d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    55da:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    55de:	bd10      	pop	{r4, pc}
    55e0:	40011000 	.word	0x40011000
    55e4:	000f0003 	.word	0x000f0003
    55e8:	e000e100 	.word	0xe000e100

000055ec <nrf52_errata_103>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55ec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    55f0:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    55f4:	2a08      	cmp	r2, #8
    55f6:	d106      	bne.n	5606 <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    55f8:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    55fc:	2b05      	cmp	r3, #5
    55fe:	d802      	bhi.n	5606 <nrf52_errata_103+0x1a>
    5600:	4a02      	ldr	r2, [pc, #8]	; (560c <nrf52_errata_103+0x20>)
    5602:	5cd0      	ldrb	r0, [r2, r3]
    5604:	4770      	bx	lr
                {
                    case 0x00ul:
                        return true;
                    case 0x01ul:
                        return false;
    5606:	2000      	movs	r0, #0
                }
            }
        #endif
        return false;
    #endif
}
    5608:	4770      	bx	lr
    560a:	bf00      	nop
    560c:	0000b068 	.word	0x0000b068

00005610 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    5610:	4a02      	ldr	r2, [pc, #8]	; (561c <nvmc_wait+0xc>)
    5612:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    5616:	2b00      	cmp	r3, #0
    5618:	d0fb      	beq.n	5612 <nvmc_wait+0x2>
}
    561a:	4770      	bx	lr
    561c:	4001e000 	.word	0x4001e000

00005620 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_DEFAULT;
}

void SystemInit(void)
{
    5620:	b510      	push	{r4, lr}
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5622:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    5626:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    562a:	2a08      	cmp	r2, #8
    562c:	d14e      	bne.n	56cc <SystemInit+0xac>

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
            NRF_CLOCK->EVENTS_DONE = 0;
    562e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5632:	2100      	movs	r1, #0
    5634:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    5638:	f8c2 1110 	str.w	r1, [r2, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    563c:	f8c2 1538 	str.w	r1, [r2, #1336]	; 0x538

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    5640:	f502 4240 	add.w	r2, r2, #49152	; 0xc000
    5644:	f8d3 1404 	ldr.w	r1, [r3, #1028]	; 0x404
    5648:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    564c:	f8d3 1408 	ldr.w	r1, [r3, #1032]	; 0x408
    5650:	f8c2 1524 	str.w	r1, [r2, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    5654:	f8d3 140c 	ldr.w	r1, [r3, #1036]	; 0x40c
    5658:	f8c2 1528 	str.w	r1, [r2, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    565c:	f8d3 1410 	ldr.w	r1, [r3, #1040]	; 0x410
    5660:	f8c2 152c 	str.w	r1, [r2, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    5664:	f8d3 1414 	ldr.w	r1, [r3, #1044]	; 0x414
    5668:	f8c2 1530 	str.w	r1, [r2, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    566c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    5670:	f8c2 1534 	str.w	r1, [r2, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    5674:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
    5678:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    567c:	f8d3 1420 	ldr.w	r1, [r3, #1056]	; 0x420
    5680:	f8c2 1544 	str.w	r1, [r2, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    5684:	f8d3 1424 	ldr.w	r1, [r3, #1060]	; 0x424
    5688:	f8c2 1548 	str.w	r1, [r2, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    568c:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
    5690:	f8c2 154c 	str.w	r1, [r2, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    5694:	f8d3 142c 	ldr.w	r1, [r3, #1068]	; 0x42c
    5698:	f8c2 1550 	str.w	r1, [r2, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    569c:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
    56a0:	f8c2 1554 	str.w	r1, [r2, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    56a4:	f8d3 1434 	ldr.w	r1, [r3, #1076]	; 0x434
    56a8:	f8c2 1560 	str.w	r1, [r2, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    56ac:	f8d3 1438 	ldr.w	r1, [r3, #1080]	; 0x438
    56b0:	f8c2 1564 	str.w	r1, [r2, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    56b4:	f8d3 143c 	ldr.w	r1, [r3, #1084]	; 0x43c
    56b8:	f8c2 1568 	str.w	r1, [r2, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    56bc:	f8d3 1440 	ldr.w	r1, [r3, #1088]	; 0x440
    56c0:	f8c2 156c 	str.w	r1, [r2, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    56c4:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
    56c8:	f8c2 3570 	str.w	r3, [r2, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    56cc:	f7ff ff8e 	bl	55ec <nrf52_errata_103>
    56d0:	b118      	cbz	r0, 56da <SystemInit+0xba>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    56d2:	4b3a      	ldr	r3, [pc, #232]	; (57bc <SystemInit+0x19c>)
    56d4:	4a3a      	ldr	r2, [pc, #232]	; (57c0 <SystemInit+0x1a0>)
    56d6:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    56da:	f7ff ff87 	bl	55ec <nrf52_errata_103>
    56de:	b118      	cbz	r0, 56e8 <SystemInit+0xc8>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    56e0:	4b38      	ldr	r3, [pc, #224]	; (57c4 <SystemInit+0x1a4>)
    56e2:	22fb      	movs	r2, #251	; 0xfb
    56e4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    56e8:	f7ff ff80 	bl	55ec <nrf52_errata_103>
    56ec:	b170      	cbz	r0, 570c <SystemInit+0xec>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    56ee:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    56f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    56f6:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    56fa:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    56fe:	f022 020f 	bic.w	r2, r2, #15
    5702:	f003 030f 	and.w	r3, r3, #15
    5706:	4313      	orrs	r3, r2
    5708:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    570c:	f7ff ff6e 	bl	55ec <nrf52_errata_103>
    5710:	b120      	cbz	r0, 571c <SystemInit+0xfc>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    5712:	4b2d      	ldr	r3, [pc, #180]	; (57c8 <SystemInit+0x1a8>)
    5714:	f44f 7200 	mov.w	r2, #512	; 0x200
    5718:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    571c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    5720:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    5724:	2b08      	cmp	r3, #8
    5726:	d11a      	bne.n	575e <SystemInit+0x13e>

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    5728:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    572c:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    5730:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    5732:	bf44      	itt	mi
    5734:	f06f 0201 	mvnmi.w	r2, #1
    5738:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    573c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5740:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
            {
                switch(var2)
    5744:	2b05      	cmp	r3, #5
    5746:	d802      	bhi.n	574e <SystemInit+0x12e>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    5748:	4a20      	ldr	r2, [pc, #128]	; (57cc <SystemInit+0x1ac>)
    574a:	5cd3      	ldrb	r3, [r2, r3]
    574c:	b13b      	cbz	r3, 575e <SystemInit+0x13e>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    574e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5752:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    5756:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    575a:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    575e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5762:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    5766:	2a00      	cmp	r2, #0
    5768:	db03      	blt.n	5772 <SystemInit+0x152>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    576a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    576e:	2b00      	cmp	r3, #0
    5770:	da22      	bge.n	57b8 <SystemInit+0x198>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5772:	4917      	ldr	r1, [pc, #92]	; (57d0 <SystemInit+0x1b0>)
    5774:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5776:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    577a:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    577e:	2412      	movs	r4, #18
    nvmc_wait();
    5780:	f7ff ff46 	bl	5610 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5784:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    5788:	f7ff ff42 	bl	5610 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    578c:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    5790:	f7ff ff3e 	bl	5610 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5794:	2300      	movs	r3, #0
    5796:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    579a:	f7ff ff39 	bl	5610 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    579e:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    57a2:	490c      	ldr	r1, [pc, #48]	; (57d4 <SystemInit+0x1b4>)
    57a4:	4b0c      	ldr	r3, [pc, #48]	; (57d8 <SystemInit+0x1b8>)
    57a6:	68ca      	ldr	r2, [r1, #12]
    57a8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    57ac:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    57ae:	60cb      	str	r3, [r1, #12]
    57b0:	f3bf 8f4f 	dsb	sy
    __NOP();
    57b4:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    57b6:	e7fd      	b.n	57b4 <SystemInit+0x194>
            nvmc_wait();
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif
}
    57b8:	bd10      	pop	{r4, pc}
    57ba:	bf00      	nop
    57bc:	40005000 	.word	0x40005000
    57c0:	00038148 	.word	0x00038148
    57c4:	4000f000 	.word	0x4000f000
    57c8:	40029000 	.word	0x40029000
    57cc:	0000b062 	.word	0x0000b062
    57d0:	4001e000 	.word	0x4001e000
    57d4:	e000ed00 	.word	0xe000ed00
    57d8:	05fa0004 	.word	0x05fa0004

000057dc <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    57dc:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    57de:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    57e0:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    57e2:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    57e6:	fab2 f382 	clz	r3, r2
    57ea:	f1c3 031f 	rsb	r3, r3, #31
    57ee:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    57f0:	fa05 f403 	lsl.w	r4, r5, r3
    57f4:	ea22 0404 	bic.w	r4, r2, r4
    57f8:	e850 6f00 	ldrex	r6, [r0]
    57fc:	4296      	cmp	r6, r2
    57fe:	d104      	bne.n	580a <nrfx_flag32_alloc+0x2e>
    5800:	e840 4c00 	strex	ip, r4, [r0]
    5804:	f1bc 0f00 	cmp.w	ip, #0
    5808:	d1f6      	bne.n	57f8 <nrfx_flag32_alloc+0x1c>
    580a:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    580e:	d1e7      	bne.n	57e0 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    5810:	4801      	ldr	r0, [pc, #4]	; (5818 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    5812:	700b      	strb	r3, [r1, #0]
}
    5814:	bd70      	pop	{r4, r5, r6, pc}
    5816:	bf00      	nop
    5818:	0bad0000 	.word	0x0bad0000

0000581c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    581c:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    581e:	6803      	ldr	r3, [r0, #0]
    5820:	40cb      	lsrs	r3, r1
    5822:	07db      	lsls	r3, r3, #31
    5824:	d414      	bmi.n	5850 <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    5826:	2301      	movs	r3, #1
    5828:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    582a:	6802      	ldr	r2, [r0, #0]
    582c:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    5830:	ea43 0102 	orr.w	r1, r3, r2
    5834:	e850 4f00 	ldrex	r4, [r0]
    5838:	4294      	cmp	r4, r2
    583a:	d104      	bne.n	5846 <nrfx_flag32_free+0x2a>
    583c:	e840 1c00 	strex	ip, r1, [r0]
    5840:	f1bc 0f00 	cmp.w	ip, #0
    5844:	d1f6      	bne.n	5834 <nrfx_flag32_free+0x18>
    5846:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    584a:	d1ee      	bne.n	582a <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    584c:	4801      	ldr	r0, [pc, #4]	; (5854 <nrfx_flag32_free+0x38>)
}
    584e:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5850:	4801      	ldr	r0, [pc, #4]	; (5858 <nrfx_flag32_free+0x3c>)
    5852:	e7fc      	b.n	584e <nrfx_flag32_free+0x32>
    5854:	0bad0000 	.word	0x0bad0000
    5858:	0bad0004 	.word	0x0bad0004

0000585c <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    585c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    585e:	4604      	mov	r4, r0
    5860:	b118      	cbz	r0, 586a <clock_stop+0xe>
    5862:	2801      	cmp	r0, #1
    5864:	d022      	beq.n	58ac <clock_stop+0x50>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    5866:	b003      	add	sp, #12
    5868:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
    586a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    586e:	2202      	movs	r2, #2
    5870:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5874:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    5878:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    587c:	2201      	movs	r2, #1
    587e:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    5880:	4607      	mov	r7, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    5882:	2301      	movs	r3, #1
    5884:	f88d 3007 	strb.w	r3, [sp, #7]
    5888:	f242 7510 	movw	r5, #10000	; 0x2710
    588c:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    5890:	b1cc      	cbz	r4, 58c6 <clock_stop+0x6a>
    5892:	2c01      	cmp	r4, #1
    5894:	d1e7      	bne.n	5866 <clock_stop+0xa>
            if (p_clk_src != NULL)
    5896:	b3c7      	cbz	r7, 590a <clock_stop+0xae>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5898:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    589c:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    58a0:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    58a2:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    58a6:	03da      	lsls	r2, r3, #15
    58a8:	d521      	bpl.n	58ee <clock_stop+0x92>
    58aa:	e016      	b.n	58da <clock_stop+0x7e>
    p_reg->INTENCLR = mask;
    58ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    58b0:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    58b2:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    58b6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    58ba:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    58be:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    58c0:	f10d 0707 	add.w	r7, sp, #7
    58c4:	e7dd      	b.n	5882 <clock_stop+0x26>
            if (p_clk_src != NULL)
    58c6:	b1b7      	cbz	r7, 58f6 <clock_stop+0x9a>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    58c8:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    58cc:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    58d0:	603b      	str	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    58d2:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    58d6:	03d8      	lsls	r0, r3, #15
    58d8:	d5c5      	bpl.n	5866 <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    58da:	f89d 0007 	ldrb.w	r0, [sp, #7]
    58de:	2801      	cmp	r0, #1
    58e0:	d103      	bne.n	58ea <clock_stop+0x8e>
    58e2:	f004 fa8d 	bl	9e00 <nrfx_busy_wait>
    58e6:	3d01      	subs	r5, #1
    58e8:	d1d2      	bne.n	5890 <clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    58ea:	2c01      	cmp	r4, #1
    58ec:	d1bb      	bne.n	5866 <clock_stop+0xa>
            m_clock_cb.hfclk_started = false;
    58ee:	4b0c      	ldr	r3, [pc, #48]	; (5920 <clock_stop+0xc4>)
    58f0:	2200      	movs	r2, #0
    58f2:	715a      	strb	r2, [r3, #5]
    58f4:	e7b7      	b.n	5866 <clock_stop+0xa>
    58f6:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    58fa:	03d9      	lsls	r1, r3, #15
    58fc:	d5b3      	bpl.n	5866 <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    58fe:	2001      	movs	r0, #1
    5900:	f004 fa7e 	bl	9e00 <nrfx_busy_wait>
    5904:	3d01      	subs	r5, #1
    5906:	d1f6      	bne.n	58f6 <clock_stop+0x9a>
    5908:	e7ad      	b.n	5866 <clock_stop+0xa>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    590a:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    590e:	03db      	lsls	r3, r3, #15
    5910:	d5ed      	bpl.n	58ee <clock_stop+0x92>
    5912:	2001      	movs	r0, #1
    5914:	f004 fa74 	bl	9e00 <nrfx_busy_wait>
    5918:	3d01      	subs	r5, #1
    591a:	d1f6      	bne.n	590a <clock_stop+0xae>
    591c:	e7e7      	b.n	58ee <clock_stop+0x92>
    591e:	bf00      	nop
    5920:	20001754 	.word	0x20001754

00005924 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    5924:	4b04      	ldr	r3, [pc, #16]	; (5938 <nrfx_clock_init+0x14>)
    5926:	791a      	ldrb	r2, [r3, #4]
    5928:	b922      	cbnz	r2, 5934 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    592a:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    592c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    592e:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    5930:	4802      	ldr	r0, [pc, #8]	; (593c <nrfx_clock_init+0x18>)
    5932:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    5934:	4802      	ldr	r0, [pc, #8]	; (5940 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5936:	4770      	bx	lr
    5938:	20001754 	.word	0x20001754
    593c:	0bad0000 	.word	0x0bad0000
    5940:	0bad000c 	.word	0x0bad000c

00005944 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    5944:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5946:	2000      	movs	r0, #0
    5948:	f7fd fdd8 	bl	34fc <arch_irq_is_enabled>
    594c:	b908      	cbnz	r0, 5952 <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    594e:	f7fd fdb3 	bl	34b8 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5952:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5956:	2200      	movs	r2, #0
    5958:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
#endif
#if NRF_CLOCK_HAS_HFCLK192M
    nrf_clock_hfclk192m_src_set(NRF_CLOCK, (nrf_clock_hfclk_t)NRFX_CLOCK_CONFIG_HFCLK192M_SRC);
#endif
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
    595c:	4b01      	ldr	r3, [pc, #4]	; (5964 <nrfx_clock_enable+0x20>)
    595e:	2201      	movs	r2, #1
    5960:	701a      	strb	r2, [r3, #0]
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    5962:	bd08      	pop	{r3, pc}
    5964:	20001c19 	.word	0x20001c19

00005968 <nrfx_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    5968:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    596a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    596e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    5972:	b16a      	cbz	r2, 5990 <nrfx_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5974:	2200      	movs	r2, #0
    5976:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    597a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    597e:	2201      	movs	r2, #1
    5980:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    5984:	4b11      	ldr	r3, [pc, #68]	; (59cc <nrfx_clock_irq_handler+0x64>)
    5986:	7958      	ldrb	r0, [r3, #5]
    5988:	b910      	cbnz	r0, 5990 <nrfx_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    598a:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    598c:	681b      	ldr	r3, [r3, #0]
    598e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5990:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5994:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    5998:	b172      	cbz	r2, 59b8 <nrfx_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    599a:	2200      	movs	r2, #0
    599c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    59a0:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    59a4:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    59a8:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    59ac:	0792      	lsls	r2, r2, #30
    59ae:	d104      	bne.n	59ba <nrfx_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    59b0:	2201      	movs	r2, #1
    59b2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    59b6:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    59b8:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    59ba:	2202      	movs	r2, #2
    59bc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    59c0:	4b02      	ldr	r3, [pc, #8]	; (59cc <nrfx_clock_irq_handler+0x64>)
}
    59c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    59c6:	681b      	ldr	r3, [r3, #0]
    59c8:	2001      	movs	r0, #1
    59ca:	4718      	bx	r3
    59cc:	20001754 	.word	0x20001754

000059d0 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    59d0:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    59d2:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    59d6:	095b      	lsrs	r3, r3, #5
        case 0: return NRF_P0;
    59d8:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    59da:	6002      	str	r2, [r0, #0]
}
    59dc:	4802      	ldr	r0, [pc, #8]	; (59e8 <nrf_gpio_pin_port_decode+0x18>)
    59de:	bf18      	it	ne
    59e0:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    59e4:	4770      	bx	lr
    59e6:	bf00      	nop
    59e8:	50000300 	.word	0x50000300

000059ec <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    59ec:	4b03      	ldr	r3, [pc, #12]	; (59fc <pin_in_use_by_te+0x10>)
    59ee:	3008      	adds	r0, #8
    59f0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    59f4:	f3c0 1040 	ubfx	r0, r0, #5, #1
    59f8:	4770      	bx	lr
    59fa:	bf00      	nop
    59fc:	2000015c 	.word	0x2000015c

00005a00 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    5a00:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5a02:	f100 0308 	add.w	r3, r0, #8
    5a06:	4c0c      	ldr	r4, [pc, #48]	; (5a38 <call_handler+0x38>)
    5a08:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    5a0c:	05da      	lsls	r2, r3, #23
{
    5a0e:	4605      	mov	r5, r0
    5a10:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5a12:	d507      	bpl.n	5a24 <call_handler+0x24>
    5a14:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    5a18:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    5a1c:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    5a20:	6852      	ldr	r2, [r2, #4]
    5a22:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    5a24:	68a3      	ldr	r3, [r4, #8]
    5a26:	b12b      	cbz	r3, 5a34 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    5a28:	68e2      	ldr	r2, [r4, #12]
    5a2a:	4631      	mov	r1, r6
    5a2c:	4628      	mov	r0, r5
    }
}
    5a2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    5a32:	4718      	bx	r3
}
    5a34:	bd70      	pop	{r4, r5, r6, pc}
    5a36:	bf00      	nop
    5a38:	2000015c 	.word	0x2000015c

00005a3c <release_handler>:
{
    5a3c:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5a3e:	4a12      	ldr	r2, [pc, #72]	; (5a88 <release_handler+0x4c>)
    5a40:	3008      	adds	r0, #8
    5a42:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    5a46:	05d9      	lsls	r1, r3, #23
    5a48:	d51b      	bpl.n	5a82 <release_handler+0x46>
    5a4a:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    5a4e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5a52:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    5a56:	f102 040e 	add.w	r4, r2, #14
    5a5a:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    5a5c:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    5a60:	f413 7f80 	tst.w	r3, #256	; 0x100
    5a64:	d003      	beq.n	5a6e <release_handler+0x32>
    5a66:	f3c3 2343 	ubfx	r3, r3, #9, #4
    5a6a:	4299      	cmp	r1, r3
    5a6c:	d009      	beq.n	5a82 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    5a6e:	3001      	adds	r0, #1
    5a70:	2830      	cmp	r0, #48	; 0x30
    5a72:	d1f3      	bne.n	5a5c <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    5a74:	2300      	movs	r3, #0
    5a76:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    5a7a:	4804      	ldr	r0, [pc, #16]	; (5a8c <release_handler+0x50>)
}
    5a7c:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    5a7e:	f7ff becd 	b.w	581c <nrfx_flag32_free>
}
    5a82:	bc10      	pop	{r4}
    5a84:	4770      	bx	lr
    5a86:	bf00      	nop
    5a88:	2000015c 	.word	0x2000015c
    5a8c:	200001d0 	.word	0x200001d0

00005a90 <pin_handler_trigger_uninit>:
{
    5a90:	b538      	push	{r3, r4, r5, lr}
    5a92:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    5a94:	f7ff ffaa 	bl	59ec <pin_in_use_by_te>
    5a98:	4c09      	ldr	r4, [pc, #36]	; (5ac0 <pin_handler_trigger_uninit+0x30>)
    5a9a:	f102 0508 	add.w	r5, r2, #8
    5a9e:	b140      	cbz	r0, 5ab2 <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5aa0:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    5aa4:	4907      	ldr	r1, [pc, #28]	; (5ac4 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    5aa6:	0b5b      	lsrs	r3, r3, #13
    5aa8:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    5aac:	2000      	movs	r0, #0
    5aae:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    5ab2:	4610      	mov	r0, r2
    5ab4:	f7ff ffc2 	bl	5a3c <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    5ab8:	2300      	movs	r3, #0
    5aba:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    5abe:	bd38      	pop	{r3, r4, r5, pc}
    5ac0:	2000015c 	.word	0x2000015c
    5ac4:	40006000 	.word	0x40006000

00005ac8 <nrfx_gpiote_input_configure>:
{
    5ac8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    5acc:	4604      	mov	r4, r0
    5ace:	4616      	mov	r6, r2
    5ad0:	461d      	mov	r5, r3
    if (p_input_config)
    5ad2:	b301      	cbz	r1, 5b16 <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5ad4:	4f4e      	ldr	r7, [pc, #312]	; (5c10 <nrfx_gpiote_input_configure+0x148>)
    5ad6:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    5ada:	f837 3018 	ldrh.w	r3, [r7, r8, lsl #1]
    5ade:	079b      	lsls	r3, r3, #30
    5ae0:	d502      	bpl.n	5ae8 <nrfx_gpiote_input_configure+0x20>
    5ae2:	f7ff ff83 	bl	59ec <pin_in_use_by_te>
    5ae6:	bb10      	cbnz	r0, 5b2e <nrfx_gpiote_input_configure+0x66>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    5ae8:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    5aea:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    5aee:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    5af2:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    5af6:	f10d 020f 	add.w	r2, sp, #15
    5afa:	460b      	mov	r3, r1
    5afc:	4620      	mov	r0, r4
    5afe:	f10d 010e 	add.w	r1, sp, #14
    5b02:	f004 f9bd 	bl	9e80 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    5b06:	f837 3018 	ldrh.w	r3, [r7, r8, lsl #1]
    5b0a:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    5b0e:	f043 0301 	orr.w	r3, r3, #1
    5b12:	f827 3018 	strh.w	r3, [r7, r8, lsl #1]
    if (p_trigger_config)
    5b16:	b346      	cbz	r6, 5b6a <nrfx_gpiote_input_configure+0xa2>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5b18:	4b3d      	ldr	r3, [pc, #244]	; (5c10 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    5b1a:	f896 c000 	ldrb.w	ip, [r6]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    5b1e:	6872      	ldr	r2, [r6, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5b20:	f104 0708 	add.w	r7, r4, #8
    5b24:	f833 1017 	ldrh.w	r1, [r3, r7, lsl #1]
        if (pin_is_output(pin))
    5b28:	0788      	lsls	r0, r1, #30
    5b2a:	d502      	bpl.n	5b32 <nrfx_gpiote_input_configure+0x6a>
            if (use_evt)
    5b2c:	b1aa      	cbz	r2, 5b5a <nrfx_gpiote_input_configure+0x92>
            return NRFX_ERROR_INVALID_PARAM;
    5b2e:	4839      	ldr	r0, [pc, #228]	; (5c14 <nrfx_gpiote_input_configure+0x14c>)
    5b30:	e01d      	b.n	5b6e <nrfx_gpiote_input_configure+0xa6>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    5b32:	f021 0120 	bic.w	r1, r1, #32
    5b36:	04c9      	lsls	r1, r1, #19
    5b38:	0cc9      	lsrs	r1, r1, #19
    5b3a:	f823 1017 	strh.w	r1, [r3, r7, lsl #1]
            if (use_evt)
    5b3e:	b162      	cbz	r2, 5b5a <nrfx_gpiote_input_configure+0x92>
                if (!edge)
    5b40:	f1bc 0f03 	cmp.w	ip, #3
    5b44:	d8f3      	bhi.n	5b2e <nrfx_gpiote_input_configure+0x66>
                uint8_t ch = *p_trigger_config->p_in_channel;
    5b46:	6872      	ldr	r2, [r6, #4]
    5b48:	7816      	ldrb	r6, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    5b4a:	f1bc 0f00 	cmp.w	ip, #0
    5b4e:	d111      	bne.n	5b74 <nrfx_gpiote_input_configure+0xac>
    5b50:	4a31      	ldr	r2, [pc, #196]	; (5c18 <nrfx_gpiote_input_configure+0x150>)
    5b52:	f506 76a2 	add.w	r6, r6, #324	; 0x144
    5b56:	f842 c026 	str.w	ip, [r2, r6, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    5b5a:	f833 2017 	ldrh.w	r2, [r3, r7, lsl #1]
    5b5e:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    5b62:	ea42 028c 	orr.w	r2, r2, ip, lsl #2
    5b66:	f823 2017 	strh.w	r2, [r3, r7, lsl #1]
    if (p_handler_config)
    5b6a:	bb45      	cbnz	r5, 5bbe <nrfx_gpiote_input_configure+0xf6>
        err = NRFX_SUCCESS;
    5b6c:	482b      	ldr	r0, [pc, #172]	; (5c1c <nrfx_gpiote_input_configure+0x154>)
}
    5b6e:	b004      	add	sp, #16
    5b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    5b74:	00b2      	lsls	r2, r6, #2
    5b76:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    5b7a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    5b7e:	ea41 3146 	orr.w	r1, r1, r6, lsl #13
    5b82:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    5b86:	f020 0003 	bic.w	r0, r0, #3
    5b8a:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    5b8e:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    5b92:	f420 304f 	bic.w	r0, r0, #211968	; 0x33c00
    5b96:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    5b9a:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5b9e:	0220      	lsls	r0, r4, #8
    5ba0:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    5ba4:	f400 507c 	and.w	r0, r0, #16128	; 0x3f00
    5ba8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    5bac:	ea40 000e 	orr.w	r0, r0, lr
    5bb0:	f041 0120 	orr.w	r1, r1, #32
    5bb4:	f823 1017 	strh.w	r1, [r3, r7, lsl #1]
    5bb8:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    5bbc:	e7cd      	b.n	5b5a <nrfx_gpiote_input_configure+0x92>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    5bbe:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    5bc2:	4620      	mov	r0, r4
    5bc4:	f7ff ff3a 	bl	5a3c <release_handler>
    if (!handler)
    5bc8:	2e00      	cmp	r6, #0
    5bca:	d0cf      	beq.n	5b6c <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    5bcc:	4d10      	ldr	r5, [pc, #64]	; (5c10 <nrfx_gpiote_input_configure+0x148>)
    5bce:	e9d5 2300 	ldrd	r2, r3, [r5]
    5bd2:	4296      	cmp	r6, r2
    5bd4:	d101      	bne.n	5bda <nrfx_gpiote_input_configure+0x112>
    5bd6:	429f      	cmp	r7, r3
    5bd8:	d018      	beq.n	5c0c <nrfx_gpiote_input_configure+0x144>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    5bda:	4811      	ldr	r0, [pc, #68]	; (5c20 <nrfx_gpiote_input_configure+0x158>)
    5bdc:	f10d 010f 	add.w	r1, sp, #15
    5be0:	f7ff fdfc 	bl	57dc <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    5be4:	4b0d      	ldr	r3, [pc, #52]	; (5c1c <nrfx_gpiote_input_configure+0x154>)
    5be6:	4298      	cmp	r0, r3
    5be8:	d1c1      	bne.n	5b6e <nrfx_gpiote_input_configure+0xa6>
        handler_id = (int32_t)id;
    5bea:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    5bee:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    5bf2:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5bf6:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    5bf8:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5bfa:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    5bfe:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    5c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    5c06:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    5c0a:	e7af      	b.n	5b6c <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    5c0c:	2200      	movs	r2, #0
    5c0e:	e7ee      	b.n	5bee <nrfx_gpiote_input_configure+0x126>
    5c10:	2000015c 	.word	0x2000015c
    5c14:	0bad0004 	.word	0x0bad0004
    5c18:	40006000 	.word	0x40006000
    5c1c:	0bad0000 	.word	0x0bad0000
    5c20:	200001d0 	.word	0x200001d0

00005c24 <nrfx_gpiote_output_configure>:
{
    5c24:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c26:	4604      	mov	r4, r0
    5c28:	b085      	sub	sp, #20
    5c2a:	4615      	mov	r5, r2
    if (p_config)
    5c2c:	b319      	cbz	r1, 5c76 <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5c2e:	4e33      	ldr	r6, [pc, #204]	; (5cfc <nrfx_gpiote_output_configure+0xd8>)
    5c30:	f100 0708 	add.w	r7, r0, #8
    5c34:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    5c38:	0793      	lsls	r3, r2, #30
    5c3a:	d403      	bmi.n	5c44 <nrfx_gpiote_output_configure+0x20>
    5c3c:	f7ff fed6 	bl	59ec <pin_in_use_by_te>
    5c40:	2800      	cmp	r0, #0
    5c42:	d158      	bne.n	5cf6 <nrfx_gpiote_output_configure+0xd2>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    5c44:	f012 0f1c 	tst.w	r2, #28
    5c48:	d002      	beq.n	5c50 <nrfx_gpiote_output_configure+0x2c>
    5c4a:	784b      	ldrb	r3, [r1, #1]
    5c4c:	2b01      	cmp	r3, #1
    5c4e:	d052      	beq.n	5cf6 <nrfx_gpiote_output_configure+0xd2>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    5c50:	2301      	movs	r3, #1
    5c52:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    5c56:	2300      	movs	r3, #0
    5c58:	e9cd 1300 	strd	r1, r3, [sp]
    5c5c:	1c4a      	adds	r2, r1, #1
    5c5e:	1c8b      	adds	r3, r1, #2
    5c60:	4620      	mov	r0, r4
    5c62:	f10d 010f 	add.w	r1, sp, #15
    5c66:	f004 f90b 	bl	9e80 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    5c6a:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    5c6e:	f043 0303 	orr.w	r3, r3, #3
    5c72:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    5c76:	b915      	cbnz	r5, 5c7e <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
    5c78:	4821      	ldr	r0, [pc, #132]	; (5d00 <nrfx_gpiote_output_configure+0xdc>)
}
    5c7a:	b005      	add	sp, #20
    5c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5c7e:	4e1f      	ldr	r6, [pc, #124]	; (5cfc <nrfx_gpiote_output_configure+0xd8>)
    5c80:	f104 0708 	add.w	r7, r4, #8
    5c84:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    5c88:	0783      	lsls	r3, r0, #30
    5c8a:	d534      	bpl.n	5cf6 <nrfx_gpiote_output_configure+0xd2>
        uint32_t ch = p_task_config->task_ch;
    5c8c:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    5c90:	4661      	mov	r1, ip
    5c92:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    5c94:	f020 0020 	bic.w	r0, r0, #32
    5c98:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    5c9c:	04c0      	lsls	r0, r0, #19
    5c9e:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    5ca2:	0cc0      	lsrs	r0, r0, #19
    5ca4:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    5ca8:	2300      	movs	r3, #0
    5caa:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    5cae:	786a      	ldrb	r2, [r5, #1]
    5cb0:	2a00      	cmp	r2, #0
    5cb2:	d0e1      	beq.n	5c78 <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    5cb4:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    5cb8:	78ad      	ldrb	r5, [r5, #2]
    5cba:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    5cbe:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5cc2:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5cc6:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    5cca:	0223      	lsls	r3, r4, #8
    5ccc:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    5cd0:	0412      	lsls	r2, r2, #16
    5cd2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5cd6:	ea43 030e 	orr.w	r3, r3, lr
    5cda:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    5cdc:	052a      	lsls	r2, r5, #20
    5cde:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    5ce2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5ce6:	4313      	orrs	r3, r2
    5ce8:	f040 0020 	orr.w	r0, r0, #32
    5cec:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    5cf0:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    5cf4:	e7c0      	b.n	5c78 <nrfx_gpiote_output_configure+0x54>
{
    5cf6:	4803      	ldr	r0, [pc, #12]	; (5d04 <nrfx_gpiote_output_configure+0xe0>)
    5cf8:	e7bf      	b.n	5c7a <nrfx_gpiote_output_configure+0x56>
    5cfa:	bf00      	nop
    5cfc:	2000015c 	.word	0x2000015c
    5d00:	0bad0000 	.word	0x0bad0000
    5d04:	0bad0004 	.word	0x0bad0004

00005d08 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    5d08:	4b01      	ldr	r3, [pc, #4]	; (5d10 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    5d0a:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    5d0e:	4770      	bx	lr
    5d10:	2000015c 	.word	0x2000015c

00005d14 <nrfx_gpiote_channel_get>:
{
    5d14:	b508      	push	{r3, lr}
    5d16:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    5d18:	f7ff fe68 	bl	59ec <pin_in_use_by_te>
    5d1c:	b138      	cbz	r0, 5d2e <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5d1e:	4b05      	ldr	r3, [pc, #20]	; (5d34 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    5d20:	4805      	ldr	r0, [pc, #20]	; (5d38 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5d22:	3208      	adds	r2, #8
    5d24:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    5d28:	0b5b      	lsrs	r3, r3, #13
    5d2a:	700b      	strb	r3, [r1, #0]
}
    5d2c:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5d2e:	4803      	ldr	r0, [pc, #12]	; (5d3c <nrfx_gpiote_channel_get+0x28>)
    5d30:	e7fc      	b.n	5d2c <nrfx_gpiote_channel_get+0x18>
    5d32:	bf00      	nop
    5d34:	2000015c 	.word	0x2000015c
    5d38:	0bad0000 	.word	0x0bad0000
    5d3c:	0bad0004 	.word	0x0bad0004

00005d40 <nrfx_gpiote_init>:
{
    5d40:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    5d42:	4c0f      	ldr	r4, [pc, #60]	; (5d80 <nrfx_gpiote_init+0x40>)
    5d44:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    5d48:	b9bd      	cbnz	r5, 5d7a <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    5d4a:	2260      	movs	r2, #96	; 0x60
    5d4c:	4629      	mov	r1, r5
    5d4e:	f104 0010 	add.w	r0, r4, #16
    5d52:	f003 fe4d 	bl	99f0 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    5d56:	2006      	movs	r0, #6
    5d58:	f7fd fbae 	bl	34b8 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5d5c:	4b09      	ldr	r3, [pc, #36]	; (5d84 <nrfx_gpiote_init+0x44>)
    return err_code;
    5d5e:	480a      	ldr	r0, [pc, #40]	; (5d88 <nrfx_gpiote_init+0x48>)
    5d60:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    5d64:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    5d68:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5d6c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    5d70:	2301      	movs	r3, #1
    5d72:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    5d76:	6763      	str	r3, [r4, #116]	; 0x74
}
    5d78:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    5d7a:	4804      	ldr	r0, [pc, #16]	; (5d8c <nrfx_gpiote_init+0x4c>)
    5d7c:	e7fc      	b.n	5d78 <nrfx_gpiote_init+0x38>
    5d7e:	bf00      	nop
    5d80:	2000015c 	.word	0x2000015c
    5d84:	40006000 	.word	0x40006000
    5d88:	0bad0000 	.word	0x0bad0000
    5d8c:	0bad0005 	.word	0x0bad0005

00005d90 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    5d90:	4b03      	ldr	r3, [pc, #12]	; (5da0 <nrfx_gpiote_is_init+0x10>)
    5d92:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    5d96:	3800      	subs	r0, #0
    5d98:	bf18      	it	ne
    5d9a:	2001      	movne	r0, #1
    5d9c:	4770      	bx	lr
    5d9e:	bf00      	nop
    5da0:	2000015c 	.word	0x2000015c

00005da4 <nrfx_gpiote_channel_free>:
{
    5da4:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    5da6:	4801      	ldr	r0, [pc, #4]	; (5dac <nrfx_gpiote_channel_free+0x8>)
    5da8:	f7ff bd38 	b.w	581c <nrfx_flag32_free>
    5dac:	200001cc 	.word	0x200001cc

00005db0 <nrfx_gpiote_channel_alloc>:
{
    5db0:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    5db2:	4801      	ldr	r0, [pc, #4]	; (5db8 <nrfx_gpiote_channel_alloc+0x8>)
    5db4:	f7ff bd12 	b.w	57dc <nrfx_flag32_alloc>
    5db8:	200001cc 	.word	0x200001cc

00005dbc <nrfx_gpiote_trigger_enable>:
{
    5dbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    5dbe:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5dc0:	f7ff fe14 	bl	59ec <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5dc4:	f104 0208 	add.w	r2, r4, #8
    5dc8:	4b1e      	ldr	r3, [pc, #120]	; (5e44 <nrfx_gpiote_trigger_enable+0x88>)
    5dca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5dce:	b1e8      	cbz	r0, 5e0c <nrfx_gpiote_trigger_enable+0x50>
    5dd0:	f013 0502 	ands.w	r5, r3, #2
    5dd4:	d11a      	bne.n	5e0c <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5dd6:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    5dd8:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    5dda:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    5dde:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    5de2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    5de6:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5dea:	6005      	str	r5, [r0, #0]
    5dec:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    5dee:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    5df2:	f040 0001 	orr.w	r0, r0, #1
    5df6:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    5dfa:	b129      	cbz	r1, 5e08 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    5dfc:	2201      	movs	r2, #1
    5dfe:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    5e02:	4a11      	ldr	r2, [pc, #68]	; (5e48 <nrfx_gpiote_trigger_enable+0x8c>)
    5e04:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    5e08:	b003      	add	sp, #12
    5e0a:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5e0c:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    5e10:	2b04      	cmp	r3, #4
    5e12:	d012      	beq.n	5e3a <nrfx_gpiote_trigger_enable+0x7e>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    5e14:	2b05      	cmp	r3, #5
    5e16:	d012      	beq.n	5e3e <nrfx_gpiote_trigger_enable+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5e18:	a801      	add	r0, sp, #4
    5e1a:	9401      	str	r4, [sp, #4]
    5e1c:	f7ff fdd8 	bl	59d0 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    5e20:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    5e22:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    5e26:	40d9      	lsrs	r1, r3
    5e28:	f001 0101 	and.w	r1, r1, #1
    5e2c:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    5e2e:	4620      	mov	r0, r4
}
    5e30:	b003      	add	sp, #12
    5e32:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    5e36:	f004 b86c 	b.w	9f12 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    5e3a:	2103      	movs	r1, #3
    5e3c:	e7f7      	b.n	5e2e <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    5e3e:	2102      	movs	r1, #2
    5e40:	e7f5      	b.n	5e2e <nrfx_gpiote_trigger_enable+0x72>
    5e42:	bf00      	nop
    5e44:	2000015c 	.word	0x2000015c
    5e48:	40006000 	.word	0x40006000

00005e4c <nrfx_gpiote_trigger_disable>:
{
    5e4c:	b508      	push	{r3, lr}
    5e4e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5e50:	f7ff fdcc 	bl	59ec <pin_in_use_by_te>
    5e54:	b1c0      	cbz	r0, 5e88 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5e56:	f102 0108 	add.w	r1, r2, #8
    5e5a:	4b0e      	ldr	r3, [pc, #56]	; (5e94 <nrfx_gpiote_trigger_disable+0x48>)
    5e5c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5e60:	0799      	lsls	r1, r3, #30
    5e62:	d411      	bmi.n	5e88 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5e64:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    5e66:	2201      	movs	r2, #1
    5e68:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    5e6a:	009b      	lsls	r3, r3, #2
    5e6c:	490a      	ldr	r1, [pc, #40]	; (5e98 <nrfx_gpiote_trigger_disable+0x4c>)
    5e6e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5e72:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    5e76:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    5e7a:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    5e7e:	f022 0203 	bic.w	r2, r2, #3
    5e82:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    5e86:	bd08      	pop	{r3, pc}
    5e88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    5e8c:	2100      	movs	r1, #0
    5e8e:	4610      	mov	r0, r2
    5e90:	f004 b83f 	b.w	9f12 <nrf_gpio_cfg_sense_set>
    5e94:	2000015c 	.word	0x2000015c
    5e98:	40006000 	.word	0x40006000

00005e9c <nrfx_gpiote_pin_uninit>:
{
    5e9c:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    5e9e:	4b0e      	ldr	r3, [pc, #56]	; (5ed8 <nrfx_gpiote_pin_uninit+0x3c>)
    5ea0:	f100 0208 	add.w	r2, r0, #8
{
    5ea4:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    5ea6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    5eaa:	07db      	lsls	r3, r3, #31
    5eac:	d511      	bpl.n	5ed2 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    5eae:	f7ff ffcd 	bl	5e4c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    5eb2:	4620      	mov	r0, r4
    5eb4:	f7ff fdec 	bl	5a90 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5eb8:	a801      	add	r0, sp, #4
    5eba:	9401      	str	r4, [sp, #4]
    5ebc:	f7ff fd88 	bl	59d0 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    5ec0:	9b01      	ldr	r3, [sp, #4]
    5ec2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5ec6:	2202      	movs	r2, #2
    5ec8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    5ecc:	4803      	ldr	r0, [pc, #12]	; (5edc <nrfx_gpiote_pin_uninit+0x40>)
}
    5ece:	b002      	add	sp, #8
    5ed0:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5ed2:	4803      	ldr	r0, [pc, #12]	; (5ee0 <nrfx_gpiote_pin_uninit+0x44>)
    5ed4:	e7fb      	b.n	5ece <nrfx_gpiote_pin_uninit+0x32>
    5ed6:	bf00      	nop
    5ed8:	2000015c 	.word	0x2000015c
    5edc:	0bad0000 	.word	0x0bad0000
    5ee0:	0bad0004 	.word	0x0bad0004

00005ee4 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    5ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5ee8:	4b68      	ldr	r3, [pc, #416]	; (608c <nrfx_gpiote_irq_handler+0x1a8>)
    return p_reg->INTENSET & mask;
    5eea:	4869      	ldr	r0, [pc, #420]	; (6090 <nrfx_gpiote_irq_handler+0x1ac>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5eec:	4969      	ldr	r1, [pc, #420]	; (6094 <nrfx_gpiote_irq_handler+0x1b0>)
    uint32_t status = 0;
    5eee:	2600      	movs	r6, #0
{
    5ef0:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    5ef2:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5ef4:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5ef6:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    5ef8:	b135      	cbz	r5, 5f08 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    5efa:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    5efe:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5f00:	bf1e      	ittt	ne
    5f02:	601c      	strne	r4, [r3, #0]
    5f04:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    5f06:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5f08:	3304      	adds	r3, #4
    5f0a:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    5f0c:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5f10:	d1f1      	bne.n	5ef6 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5f12:	f8df 917c 	ldr.w	r9, [pc, #380]	; 6090 <nrfx_gpiote_irq_handler+0x1ac>
    5f16:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    5f1a:	2b00      	cmp	r3, #0
    5f1c:	f000 8099 	beq.w	6052 <nrfx_gpiote_irq_handler+0x16e>
        *p_masks = gpio_regs[i]->LATCH;
    5f20:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    5f24:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    5f28:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    5f2a:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5f2e:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    5f32:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    5f34:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    5f38:	f04f 0800 	mov.w	r8, #0
            while (latch[i])
    5f3c:	f10d 0a10 	add.w	sl, sp, #16
    5f40:	ea4f 1348 	mov.w	r3, r8, lsl #5
    5f44:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    5f46:	f04f 0b01 	mov.w	fp, #1
    5f4a:	e049      	b.n	5fe0 <nrfx_gpiote_irq_handler+0xfc>
                pin += 32 * i;
    5f4c:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5f4e:	4a52      	ldr	r2, [pc, #328]	; (6098 <nrfx_gpiote_irq_handler+0x1b4>)
                uint32_t pin = NRF_CTZ(latch[i]);
    5f50:	fa94 f4a4 	rbit	r4, r4
    5f54:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    5f58:	441c      	add	r4, r3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    5f5a:	08e0      	lsrs	r0, r4, #3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5f5c:	f104 0308 	add.w	r3, r4, #8
    5f60:	9403      	str	r4, [sp, #12]
    5f62:	f832 7013 	ldrh.w	r7, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    5f66:	f81a 3000 	ldrb.w	r3, [sl, r0]
    bit = BITMASK_RELBIT_GET(bit);
    5f6a:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    5f6e:	fa0b f202 	lsl.w	r2, fp, r2
    5f72:	ea23 0302 	bic.w	r3, r3, r2
    5f76:	f80a 3000 	strb.w	r3, [sl, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5f7a:	a803      	add	r0, sp, #12
    5f7c:	f7ff fd28 	bl	59d0 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5f80:	9b03      	ldr	r3, [sp, #12]
    5f82:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5f86:	08b9      	lsrs	r1, r7, #2
    5f88:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    5f8c:	f3c7 0582 	ubfx	r5, r7, #2, #3
    if (is_level(trigger))
    5f90:	074a      	lsls	r2, r1, #29
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5f92:	462f      	mov	r7, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    5f94:	f3c3 4301 	ubfx	r3, r3, #16, #2
    if (is_level(trigger))
    5f98:	d52c      	bpl.n	5ff4 <nrfx_gpiote_irq_handler+0x110>
        call_handler(pin, trigger);
    5f9a:	4620      	mov	r0, r4
    5f9c:	4639      	mov	r1, r7
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5f9e:	b2dd      	uxtb	r5, r3
    5fa0:	f7ff fd2e 	bl	5a00 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5fa4:	a803      	add	r0, sp, #12
    5fa6:	9403      	str	r4, [sp, #12]
    5fa8:	f7ff fd12 	bl	59d0 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5fac:	9b03      	ldr	r3, [sp, #12]
    5fae:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    5fb2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    5fb6:	f3c3 4301 	ubfx	r3, r3, #16, #2
    5fba:	429d      	cmp	r5, r3
    5fbc:	d107      	bne.n	5fce <nrfx_gpiote_irq_handler+0xea>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    5fbe:	2100      	movs	r1, #0
    5fc0:	4620      	mov	r0, r4
    5fc2:	f003 ffa6 	bl	9f12 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    5fc6:	4629      	mov	r1, r5
    5fc8:	4620      	mov	r0, r4
    5fca:	f003 ffa2 	bl	9f12 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5fce:	a803      	add	r0, sp, #12
    5fd0:	9403      	str	r4, [sp, #12]
    5fd2:	f7ff fcfd 	bl	59d0 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    5fd6:	9b03      	ldr	r3, [sp, #12]
    5fd8:	fa0b f303 	lsl.w	r3, fp, r3
    5fdc:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    5fe0:	f85a 4028 	ldr.w	r4, [sl, r8, lsl #2]
    5fe4:	2c00      	cmp	r4, #0
    5fe6:	d1b1      	bne.n	5f4c <nrfx_gpiote_irq_handler+0x68>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    5fe8:	f1b8 0f00 	cmp.w	r8, #0
    5fec:	d11d      	bne.n	602a <nrfx_gpiote_irq_handler+0x146>
    5fee:	f04f 0801 	mov.w	r8, #1
    5ff2:	e7a5      	b.n	5f40 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    5ff4:	2b02      	cmp	r3, #2
    5ff6:	d10c      	bne.n	6012 <nrfx_gpiote_irq_handler+0x12e>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    5ff8:	2103      	movs	r1, #3
    5ffa:	4620      	mov	r0, r4
    5ffc:	f003 ff89 	bl	9f12 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    6000:	f005 0305 	and.w	r3, r5, #5
    6004:	2b01      	cmp	r3, #1
    6006:	d1e2      	bne.n	5fce <nrfx_gpiote_irq_handler+0xea>
            call_handler(pin, trigger);
    6008:	4639      	mov	r1, r7
    600a:	4620      	mov	r0, r4
    600c:	f7ff fcf8 	bl	5a00 <call_handler>
    6010:	e7dd      	b.n	5fce <nrfx_gpiote_irq_handler+0xea>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    6012:	2102      	movs	r1, #2
    6014:	4620      	mov	r0, r4
    6016:	9301      	str	r3, [sp, #4]
    6018:	f003 ff7b 	bl	9f12 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    601c:	2d03      	cmp	r5, #3
    601e:	d0f3      	beq.n	6008 <nrfx_gpiote_irq_handler+0x124>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    6020:	9b01      	ldr	r3, [sp, #4]
    6022:	2b03      	cmp	r3, #3
    6024:	d1d3      	bne.n	5fce <nrfx_gpiote_irq_handler+0xea>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    6026:	2d02      	cmp	r5, #2
    6028:	e7ed      	b.n	6006 <nrfx_gpiote_irq_handler+0x122>
        *p_masks = gpio_regs[i]->LATCH;
    602a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    602e:	f8c9 417c 	str.w	r4, [r9, #380]	; 0x17c
    6032:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
    6036:	4919      	ldr	r1, [pc, #100]	; (609c <nrfx_gpiote_irq_handler+0x1b8>)
    6038:	f8d2 3520 	ldr.w	r3, [r2, #1312]	; 0x520
    603c:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    603e:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    6042:	f8d1 2520 	ldr.w	r2, [r1, #1312]	; 0x520
    6046:	9205      	str	r2, [sp, #20]
        if (latch[port_idx])
    6048:	4313      	orrs	r3, r2
        gpio_regs[i]->LATCH = *p_masks;
    604a:	f8c1 2520 	str.w	r2, [r1, #1312]	; 0x520
    604e:	f47f af73 	bne.w	5f38 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    6052:	2401      	movs	r4, #1
    while (mask)
    6054:	b916      	cbnz	r6, 605c <nrfx_gpiote_irq_handler+0x178>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    6056:	b007      	add	sp, #28
    6058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    605c:	fa96 f3a6 	rbit	r3, r6
    6060:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    6064:	fa04 f203 	lsl.w	r2, r4, r3
    6068:	009b      	lsls	r3, r3, #2
    606a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    606e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    6072:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    6076:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    607a:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    607e:	f3c0 2005 	ubfx	r0, r0, #8, #6
    6082:	f3c1 4101 	ubfx	r1, r1, #16, #2
    6086:	f7ff fcbb 	bl	5a00 <call_handler>
    608a:	e7e3      	b.n	6054 <nrfx_gpiote_irq_handler+0x170>
    608c:	40006100 	.word	0x40006100
    6090:	40006000 	.word	0x40006000
    6094:	40006120 	.word	0x40006120
    6098:	2000015c 	.word	0x2000015c
    609c:	50000300 	.word	0x50000300

000060a0 <nrfx_power_init>:
    return m_usbevt_handler;
}
#endif

nrfx_err_t nrfx_power_init(nrfx_power_config_t const * p_config)
{
    60a0:	b510      	push	{r4, lr}
    NRFX_ASSERT(p_config);
    if (m_initialized)
    60a2:	4c18      	ldr	r4, [pc, #96]	; (6104 <nrfx_power_init+0x64>)
    60a4:	7823      	ldrb	r3, [r4, #0]
    60a6:	bb53      	cbnz	r3, 60fe <nrfx_power_init+0x5e>
    {
        return NRFX_ERROR_ALREADY_INITIALIZED;
    }

#if NRF_POWER_HAS_DCDCEN_VDDH
    nrf_power_dcdcen_vddh_set(NRF_POWER, p_config->dcdcenhv);
    60a8:	7802      	ldrb	r2, [r0, #0]
    if (enable && nrf52_errata_197())
    60aa:	f3c2 0340 	ubfx	r3, r2, #1, #1
    60ae:	0792      	lsls	r2, r2, #30
    60b0:	d512      	bpl.n	60d8 <nrfx_power_init+0x38>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    60b2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    60b6:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    60ba:	2a08      	cmp	r2, #8
    60bc:	d10b      	bne.n	60d6 <nrfx_power_init+0x36>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    60be:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    60c2:	2b05      	cmp	r3, #5
    60c4:	d807      	bhi.n	60d6 <nrfx_power_init+0x36>
    60c6:	4a10      	ldr	r2, [pc, #64]	; (6108 <nrfx_power_init+0x68>)
    60c8:	5cd3      	ldrb	r3, [r2, r3]
    60ca:	b123      	cbz	r3, 60d6 <nrfx_power_init+0x36>
        *(volatile uint32_t *)0x40000638ul = 1ul;
    60cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    60d0:	2201      	movs	r2, #1
    60d2:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    60d6:	2301      	movs	r3, #1
    60d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    60dc:	f8c2 3580 	str.w	r3, [r2, #1408]	; 0x580
#elif NRF_REGULATORS_HAS_DCDCEN_VDDH
    nrf_regulators_dcdcen_vddh_set(NRF_REGULATORS, p_config->dcdcenhv);
#endif

#if NRF_POWER_HAS_DCDCEN
    nrf_power_dcdcen_set(NRF_POWER, p_config->dcdcen);
    60e0:	7803      	ldrb	r3, [r0, #0]
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    60e2:	f003 0301 	and.w	r3, r3, #1
    60e6:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    60ea:	2000      	movs	r0, #0
    60ec:	f7fd fa06 	bl	34fc <arch_irq_is_enabled>
    60f0:	b908      	cbnz	r0, 60f6 <nrfx_power_init+0x56>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    60f2:	f7fd f9e1 	bl	34b8 <arch_irq_enable>
#endif
#endif // defined(REGULATORS_PRESENT)

    nrfx_power_clock_irq_init();

    m_initialized = true;
    60f6:	2301      	movs	r3, #1
    return NRFX_SUCCESS;
    60f8:	4804      	ldr	r0, [pc, #16]	; (610c <nrfx_power_init+0x6c>)
    m_initialized = true;
    60fa:	7023      	strb	r3, [r4, #0]
}
    60fc:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_ALREADY_INITIALIZED;
    60fe:	4804      	ldr	r0, [pc, #16]	; (6110 <nrfx_power_init+0x70>)
    6100:	e7fc      	b.n	60fc <nrfx_power_init+0x5c>
    6102:	bf00      	nop
    6104:	20001c1a 	.word	0x20001c1a
    6108:	0000b085 	.word	0x0000b085
    610c:	0bad0000 	.word	0x0bad0000
    6110:	0bad000c 	.word	0x0bad000c

00006114 <nrfx_power_usbevt_uninit>:
    p_reg->INTENCLR = mask;
    6114:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6118:	f44f 7260 	mov.w	r2, #896	; 0x380
    611c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}

void nrfx_power_usbevt_uninit(void)
{
    nrfx_power_usbevt_disable();
    m_usbevt_handler = NULL;
    6120:	4b01      	ldr	r3, [pc, #4]	; (6128 <nrfx_power_usbevt_uninit+0x14>)
    6122:	2200      	movs	r2, #0
    6124:	601a      	str	r2, [r3, #0]
}
    6126:	4770      	bx	lr
    6128:	2000175c 	.word	0x2000175c

0000612c <nrfx_power_usbevt_init>:
{
    612c:	b508      	push	{r3, lr}
    nrfx_power_usbevt_uninit();
    612e:	f7ff fff1 	bl	6114 <nrfx_power_usbevt_uninit>
    if (p_config->handler != NULL)
    6132:	6803      	ldr	r3, [r0, #0]
    6134:	b10b      	cbz	r3, 613a <nrfx_power_usbevt_init+0xe>
        m_usbevt_handler = p_config->handler;
    6136:	4a01      	ldr	r2, [pc, #4]	; (613c <nrfx_power_usbevt_init+0x10>)
    6138:	6013      	str	r3, [r2, #0]
}
    613a:	bd08      	pop	{r3, pc}
    613c:	2000175c 	.word	0x2000175c

00006140 <nrfx_power_irq_handler>:

#endif /* NRF_POWER_HAS_USBREG */


void nrfx_power_irq_handler(void)
{
    6140:	b510      	push	{r4, lr}
    return p_reg->INTENSET;
    6142:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6146:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    uint32_t enabled = nrf_power_int_enable_get(NRF_POWER);
    /* Prevent "unused variable" warning when all below blocks are disabled. */
    (void)enabled;

#if NRFX_POWER_SUPPORTS_POFCON
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
    614a:	0762      	lsls	r2, r4, #29
    614c:	d507      	bpl.n	615e <nrfx_power_irq_handler+0x1e>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_POFWARN))
    614e:	f44f 7084 	mov.w	r0, #264	; 0x108
    6152:	f003 feed 	bl	9f30 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
    6156:	b110      	cbz	r0, 615e <nrfx_power_irq_handler+0x1e>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_pofwarn_handler != NULL);
        m_pofwarn_handler();
    6158:	4b1e      	ldr	r3, [pc, #120]	; (61d4 <nrfx_power_irq_handler+0x94>)
    615a:	681b      	ldr	r3, [r3, #0]
    615c:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_SLEEPEVT
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
    615e:	06a3      	lsls	r3, r4, #26
    6160:	d508      	bpl.n	6174 <nrfx_power_irq_handler+0x34>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPENTER))
    6162:	f44f 708a 	mov.w	r0, #276	; 0x114
    6166:	f003 fee3 	bl	9f30 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
    616a:	b118      	cbz	r0, 6174 <nrfx_power_irq_handler+0x34>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_ENTER);
    616c:	4b1a      	ldr	r3, [pc, #104]	; (61d8 <nrfx_power_irq_handler+0x98>)
    616e:	2000      	movs	r0, #0
    6170:	681b      	ldr	r3, [r3, #0]
    6172:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
    6174:	0660      	lsls	r0, r4, #25
    6176:	d508      	bpl.n	618a <nrfx_power_irq_handler+0x4a>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPEXIT))
    6178:	f44f 708c 	mov.w	r0, #280	; 0x118
    617c:	f003 fed8 	bl	9f30 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
    6180:	b118      	cbz	r0, 618a <nrfx_power_irq_handler+0x4a>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_EXIT);
    6182:	4b15      	ldr	r3, [pc, #84]	; (61d8 <nrfx_power_irq_handler+0x98>)
    6184:	2001      	movs	r0, #1
    6186:	681b      	ldr	r3, [r3, #0]
    6188:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_USBREG
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
    618a:	0621      	lsls	r1, r4, #24
    618c:	d508      	bpl.n	61a0 <nrfx_power_irq_handler+0x60>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBDETECTED))
    618e:	f44f 708e 	mov.w	r0, #284	; 0x11c
    6192:	f003 fecd 	bl	9f30 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
    6196:	b118      	cbz	r0, 61a0 <nrfx_power_irq_handler+0x60>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_DETECTED);
    6198:	4b10      	ldr	r3, [pc, #64]	; (61dc <nrfx_power_irq_handler+0x9c>)
    619a:	2000      	movs	r0, #0
    619c:	681b      	ldr	r3, [r3, #0]
    619e:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
    61a0:	05e2      	lsls	r2, r4, #23
    61a2:	d508      	bpl.n	61b6 <nrfx_power_irq_handler+0x76>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBREMOVED))
    61a4:	f44f 7090 	mov.w	r0, #288	; 0x120
    61a8:	f003 fec2 	bl	9f30 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
    61ac:	b118      	cbz	r0, 61b6 <nrfx_power_irq_handler+0x76>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_REMOVED);
    61ae:	4b0b      	ldr	r3, [pc, #44]	; (61dc <nrfx_power_irq_handler+0x9c>)
    61b0:	2001      	movs	r0, #1
    61b2:	681b      	ldr	r3, [r3, #0]
    61b4:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
    61b6:	05a3      	lsls	r3, r4, #22
    61b8:	d50a      	bpl.n	61d0 <nrfx_power_irq_handler+0x90>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBPWRRDY))
    61ba:	f44f 7092 	mov.w	r0, #292	; 0x124
    61be:	f003 feb7 	bl	9f30 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
    61c2:	b128      	cbz	r0, 61d0 <nrfx_power_irq_handler+0x90>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
    61c4:	4b05      	ldr	r3, [pc, #20]	; (61dc <nrfx_power_irq_handler+0x9c>)
    }
#endif
}
    61c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
    61ca:	681b      	ldr	r3, [r3, #0]
    61cc:	2002      	movs	r0, #2
    61ce:	4718      	bx	r3
}
    61d0:	bd10      	pop	{r4, pc}
    61d2:	bf00      	nop
    61d4:	20001764 	.word	0x20001764
    61d8:	20001760 	.word	0x20001760
    61dc:	2000175c 	.word	0x2000175c

000061e0 <nrfx_twim_init>:

nrfx_err_t nrfx_twim_init(nrfx_twim_t const *        p_instance,
                          nrfx_twim_config_t const * p_config,
                          nrfx_twim_evt_handler_t    event_handler,
                          void *                     p_context)
{
    61e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    NRFX_ASSERT(p_config);
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    61e4:	7906      	ldrb	r6, [r0, #4]
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    61e6:	4d2b      	ldr	r5, [pc, #172]	; (6294 <nrfx_twim_init+0xb4>)
    61e8:	f04f 0e34 	mov.w	lr, #52	; 0x34
    61ec:	fb0e fe06 	mul.w	lr, lr, r6
    61f0:	eb05 040e 	add.w	r4, r5, lr
    61f4:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
    61f8:	2f00      	cmp	r7, #0
    61fa:	d148      	bne.n	628e <nrfx_twim_init+0xae>
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    61fc:	f8d0 c000 	ldr.w	ip, [r0]
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler         = event_handler;
    6200:	f845 200e 	str.w	r2, [r5, lr]
    p_cb->p_context       = p_context;
    p_cb->int_mask        = 0;
    6204:	60a7      	str	r7, [r4, #8]
    p_cb->p_context       = p_context;
    6206:	6063      	str	r3, [r4, #4]
    p_cb->repeated        = false;
    6208:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
    p_cb->busy            = false;
    620c:	f884 702f 	strb.w	r7, [r4, #47]	; 0x2f
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    6210:	7b4b      	ldrb	r3, [r1, #13]
    6212:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    6216:	7b8b      	ldrb	r3, [r1, #14]
    6218:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    621c:	b1cb      	cbz	r3, 6252 <nrfx_twim_init+0x72>
    621e:	7bcb      	ldrb	r3, [r1, #15]
    6220:	b92b      	cbnz	r3, 622e <nrfx_twim_init+0x4e>
        nrf_twim_pins_set(p_twim, p_config->scl, p_config->sda);
    6222:	e9d1 4300 	ldrd	r4, r3, [r1]
    p_reg->PSEL.SCL = scl_pin;
    6226:	f8cc 4508 	str.w	r4, [ip, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    622a:	f8cc 350c 	str.w	r3, [ip, #1292]	; 0x50c
    if (!twim_pins_configure(p_twim, p_config))
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    nrf_twim_frequency_set(p_twim, (nrf_twim_frequency_t)p_config->frequency);
    622e:	688b      	ldr	r3, [r1, #8]
}

NRF_STATIC_INLINE void nrf_twim_frequency_set(NRF_TWIM_Type * p_reg,
                                              nrf_twim_frequency_t frequency)
{
    p_reg->FREQUENCY = frequency;
    6230:	f8cc 3524 	str.w	r3, [ip, #1316]	; 0x524

    if (p_cb->handler)
    6234:	b122      	cbz	r2, 6240 <nrfx_twim_init+0x60>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    6236:	6800      	ldr	r0, [r0, #0]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_twim),
            p_config->interrupt_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twim));
    6238:	f340 3007 	sbfx	r0, r0, #12, #8
    623c:	f7fd f93c 	bl	34b8 <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    6240:	2334      	movs	r3, #52	; 0x34
    6242:	fb03 5506 	mla	r5, r3, r6, r5

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    6246:	4814      	ldr	r0, [pc, #80]	; (6298 <nrfx_twim_init+0xb8>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    6248:	2301      	movs	r3, #1
    624a:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
    624e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        TWIM_PIN_INIT(p_config->scl, drive);
    6252:	680c      	ldr	r4, [r1, #0]
        case 0: return NRF_P0;
    6254:	4b11      	ldr	r3, [pc, #68]	; (629c <nrfx_twim_init+0xbc>)
    *p_pin = pin_number & 0x1F;
    6256:	f004 071f 	and.w	r7, r4, #31
    return pin_number >> 5;
    625a:	0964      	lsrs	r4, r4, #5
        case 0: return NRF_P0;
    625c:	2c01      	cmp	r4, #1
    625e:	bf08      	it	eq
    6260:	4698      	moveq	r8, r3
    reg->PIN_CNF[pin_number] = cnf;
    6262:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
        case 0: return NRF_P0;
    6266:	bf18      	it	ne
    6268:	f04f 48a0 	movne.w	r8, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    626c:	f240 6e0c 	movw	lr, #1548	; 0x60c
    6270:	f848 e024 	str.w	lr, [r8, r4, lsl #2]
        TWIM_PIN_INIT(p_config->sda, drive);
    6274:	684c      	ldr	r4, [r1, #4]
    *p_pin = pin_number & 0x1F;
    6276:	f004 071f 	and.w	r7, r4, #31
    return pin_number >> 5;
    627a:	0964      	lsrs	r4, r4, #5
        case 0: return NRF_P0;
    627c:	2c01      	cmp	r4, #1
    627e:	bf18      	it	ne
    6280:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    6284:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
    6288:	f843 e024 	str.w	lr, [r3, r4, lsl #2]
    if (!p_config->skip_psel_cfg)
    628c:	e7c7      	b.n	621e <nrfx_twim_init+0x3e>
        return err_code;
    628e:	4804      	ldr	r0, [pc, #16]	; (62a0 <nrfx_twim_init+0xc0>)
    6290:	e7dd      	b.n	624e <nrfx_twim_init+0x6e>
    6292:	bf00      	nop
    6294:	20001768 	.word	0x20001768
    6298:	0bad0000 	.word	0x0bad0000
    629c:	50000300 	.word	0x50000300
    62a0:	0bad0005 	.word	0x0bad0005

000062a4 <nrfx_twim_enable>:
void nrfx_twim_enable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state == NRFX_DRV_STATE_INITIALIZED);

    nrf_twim_enable(p_instance->p_twim);
    62a4:	6803      	ldr	r3, [r0, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    62a6:	7902      	ldrb	r2, [r0, #4]
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    62a8:	2106      	movs	r1, #6
    62aa:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500

    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    62ae:	4b04      	ldr	r3, [pc, #16]	; (62c0 <nrfx_twim_enable+0x1c>)
    62b0:	2134      	movs	r1, #52	; 0x34
    62b2:	fb01 3302 	mla	r3, r1, r2, r3
    62b6:	2202      	movs	r2, #2
    62b8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NRFX_LOG_INFO("Instance enabled: %d.", p_instance->drv_inst_idx);
}
    62bc:	4770      	bx	lr
    62be:	bf00      	nop
    62c0:	20001768 	.word	0x20001768

000062c4 <nrfx_twim_disable>:

void nrfx_twim_disable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    62c4:	7901      	ldrb	r1, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);

    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    p_cb->int_mask = 0;
    62c6:	4b0c      	ldr	r3, [pc, #48]	; (62f8 <nrfx_twim_disable+0x34>)
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    62c8:	6802      	ldr	r2, [r0, #0]
    p_cb->int_mask = 0;
    62ca:	2034      	movs	r0, #52	; 0x34
    62cc:	fb00 3301 	mla	r3, r0, r1, r3
    62d0:	2100      	movs	r1, #0
    p_reg->INTENCLR = mask;
    62d2:	480a      	ldr	r0, [pc, #40]	; (62fc <nrfx_twim_disable+0x38>)
    62d4:	6099      	str	r1, [r3, #8]
    62d6:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    62da:	f8d2 0200 	ldr.w	r0, [r2, #512]	; 0x200
    62de:	f420 50bc 	bic.w	r0, r0, #6016	; 0x1780
    62e2:	f8c2 0200 	str.w	r0, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    62e6:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    nrf_twim_int_disable(p_twim, NRF_TWIM_ALL_INTS_MASK);
    nrf_twim_shorts_disable(p_twim, NRF_TWIM_ALL_SHORTS_MASK);
    nrf_twim_disable(p_twim);

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    62ea:	2201      	movs	r2, #1
    62ec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    p_cb->busy = false;
    62f0:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
    NRFX_LOG_INFO("Instance disabled: %d.", p_instance->drv_inst_idx);
}
    62f4:	4770      	bx	lr
    62f6:	bf00      	nop
    62f8:	20001768 	.word	0x20001768
    62fc:	019c0202 	.word	0x019c0202

00006300 <nrfx_twim_xfer>:


nrfx_err_t nrfx_twim_xfer(nrfx_twim_t           const * p_instance,
                          nrfx_twim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
    6300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    p_cb->error = false;
    6304:	f8df c2ec 	ldr.w	ip, [pc, #748]	; 65f4 <nrfx_twim_xfer+0x2f4>
    NRFX_ASSERT(TWIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
                                     p_xfer_desc->primary_length,
                                     p_xfer_desc->secondary_length));

    nrfx_err_t err_code = NRFX_SUCCESS;
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    6308:	f890 e004 	ldrb.w	lr, [r0, #4]
                           p_xfer_desc->primary_length * sizeof(p_xfer_desc->p_primary_buf[0]));
    NRFX_LOG_DEBUG("Secondary buffer data:");
    NRFX_LOG_HEXDUMP_DEBUG(p_xfer_desc->p_secondary_buf,
                           p_xfer_desc->secondary_length * sizeof(p_xfer_desc->p_secondary_buf[0]));

    err_code = twim_xfer(p_cb, (NRF_TWIM_Type *)p_instance->p_twim, p_xfer_desc, flags);
    630c:	6804      	ldr	r4, [r0, #0]
    p_cb->error = false;
    630e:	2334      	movs	r3, #52	; 0x34
    6310:	fb03 c30e 	mla	r3, r3, lr, ip
{
    6314:	4617      	mov	r7, r2
    p_cb->error = false;
    6316:	2200      	movs	r2, #0
    6318:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    if (p_xfer_desc->primary_length != 0 && !nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    631c:	684b      	ldr	r3, [r1, #4]
{
    631e:	460d      	mov	r5, r1
    if (p_xfer_desc->primary_length != 0 && !nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    6320:	b14b      	cbz	r3, 6336 <nrfx_twim_xfer+0x36>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    6322:	68cb      	ldr	r3, [r1, #12]
    6324:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    6328:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    632c:	d003      	beq.n	6336 <nrfx_twim_xfer+0x36>
        return err_code;
    632e:	4eb2      	ldr	r6, [pc, #712]	; (65f8 <nrfx_twim_xfer+0x2f8>)
    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    6330:	4630      	mov	r0, r6
    6332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (p_cb->busy)
    6336:	2634      	movs	r6, #52	; 0x34
    p_reg->INTENCLR = mask;
    6338:	4bb0      	ldr	r3, [pc, #704]	; (65fc <nrfx_twim_xfer+0x2fc>)
    633a:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    633e:	fb06 c60e 	mla	r6, r6, lr, ip
    6342:	f896 302f 	ldrb.w	r3, [r6, #47]	; 0x2f
    6346:	f003 0aff 	and.w	sl, r3, #255	; 0xff
    634a:	b123      	cbz	r3, 6356 <nrfx_twim_xfer+0x56>
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    634c:	68b3      	ldr	r3, [r6, #8]
    p_reg->INTENSET = mask;
    634e:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
        return err_code;
    6352:	4eab      	ldr	r6, [pc, #684]	; (6600 <nrfx_twim_xfer+0x300>)
    6354:	e7ec      	b.n	6330 <nrfx_twim_xfer+0x30>
                      (NRFX_TWIM_FLAG_REPEATED_XFER & flags)) ? false: true;
    6356:	f017 0f14 	tst.w	r7, #20
    635a:	bf0c      	ite	eq
    635c:	2301      	moveq	r3, #1
    635e:	2300      	movne	r3, #0
        p_cb->busy = ((NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER & flags) ||
    6360:	f886 302f 	strb.w	r3, [r6, #47]	; 0x2f
    p_cb->xfer_desc = *p_xfer_desc;
    6364:	46a9      	mov	r9, r5
    6366:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
    636a:	f106 080c 	add.w	r8, r6, #12
    636e:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
    6372:	f8d9 3000 	ldr.w	r3, [r9]
    6376:	f8c8 3000 	str.w	r3, [r8]
    p_cb->repeated = (flags & NRFX_TWIM_FLAG_REPEATED_XFER) ? true : false;
    637a:	f3c7 1300 	ubfx	r3, r7, #4, #1
    637e:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
    p_cb->flags = flags;
    6382:	6237      	str	r7, [r6, #32]
}

NRF_STATIC_INLINE void nrf_twim_address_set(NRF_TWIM_Type * p_reg,
                                            uint8_t address)
{
    p_reg->ADDRESS = address;
    6384:	786b      	ldrb	r3, [r5, #1]
    6386:	f8c4 3588 	str.w	r3, [r4, #1416]	; 0x588
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    638a:	f8c4 a104 	str.w	sl, [r4, #260]	; 0x104
    638e:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    6392:	f8c4 a124 	str.w	sl, [r4, #292]	; 0x124
    6396:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
    639a:	f8c4 a160 	str.w	sl, [r4, #352]	; 0x160
    639e:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
    63a2:	f8c4 a148 	str.w	sl, [r4, #328]	; 0x148
    63a6:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    if (NRFX_TWIM_FLAG_TX_POSTINC & flags)
    63aa:	f017 0301 	ands.w	r3, r7, #1
    return p_reg->RXD.AMOUNT;
}

NRF_STATIC_INLINE void nrf_twim_tx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_ArrayList << TWIM_TXD_LIST_LIST_Pos;
    63ae:	bf18      	it	ne
    63b0:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_tx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_Disabled << TWIM_TXD_LIST_LIST_Pos;
    63b2:	f8c4 3550 	str.w	r3, [r4, #1360]	; 0x550
    if (NRFX_TWIM_FLAG_RX_POSTINC & flags)
    63b6:	f017 0302 	ands.w	r3, r7, #2
}

NRF_STATIC_INLINE void nrf_twim_rx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_ArrayList << TWIM_RXD_LIST_LIST_Pos;
    63ba:	bf18      	it	ne
    63bc:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_rx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_Disabled << TWIM_RXD_LIST_LIST_Pos;
    63be:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
    switch (p_xfer_desc->type)
    63c2:	782b      	ldrb	r3, [r5, #0]
    63c4:	2b03      	cmp	r3, #3
    63c6:	f200 80b9 	bhi.w	653c <nrfx_twim_xfer+0x23c>
    63ca:	e8df f003 	tbb	[pc, r3]
    63ce:	a48b      	.short	0xa48b
    63d0:	026d      	.short	0x026d
    63d2:	692b      	ldr	r3, [r5, #16]
    63d4:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    63d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    63dc:	d1a7      	bne.n	632e <nrfx_twim_xfer+0x2e>
    p_reg->SHORTS = mask;
    63de:	f44f 7380 	mov.w	r3, #256	; 0x100
    63e2:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    63e6:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    63e8:	68ea      	ldr	r2, [r5, #12]
    63ea:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    63ee:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    63f2:	2300      	movs	r3, #0
    63f4:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
    63f8:	f8d4 2150 	ldr.w	r2, [r4, #336]	; 0x150
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    63fc:	2201      	movs	r2, #1
    63fe:	6222      	str	r2, [r4, #32]
    6400:	60a2      	str	r2, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6402:	f8d4 2150 	ldr.w	r2, [r4, #336]	; 0x150
        while (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_TXSTARTED))
    6406:	2a00      	cmp	r2, #0
    6408:	d0fb      	beq.n	6402 <nrfx_twim_xfer+0x102>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    640a:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
    640e:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    6412:	692a      	ldr	r2, [r5, #16]
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    6414:	68ab      	ldr	r3, [r5, #8]
    6416:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    641a:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
        p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    641e:	2334      	movs	r3, #52	; 0x34
    6420:	fb03 c30e 	mla	r3, r3, lr, ip
    6424:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    6428:	609a      	str	r2, [r3, #8]
    nrf_twim_task_t  start_task = NRF_TWIM_TASK_STARTTX;
    642a:	2308      	movs	r3, #8
    nrfx_err_t err_code = NRFX_SUCCESS;
    642c:	4e75      	ldr	r6, [pc, #468]	; (6604 <nrfx_twim_xfer+0x304>)
    if (!(flags & NRFX_TWIM_FLAG_HOLD_XFER) && (p_xfer_desc->type != NRFX_TWIM_XFER_TXTX))
    642e:	0738      	lsls	r0, r7, #28
    6430:	d407      	bmi.n	6442 <nrfx_twim_xfer+0x142>
    6432:	782a      	ldrb	r2, [r5, #0]
    6434:	2a03      	cmp	r2, #3
    6436:	d004      	beq.n	6442 <nrfx_twim_xfer+0x142>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6438:	2201      	movs	r2, #1
    643a:	50e2      	str	r2, [r4, r3]
        if (p_xfer_desc->primary_length == 0)
    643c:	686b      	ldr	r3, [r5, #4]
    643e:	b903      	cbnz	r3, 6442 <nrfx_twim_xfer+0x142>
    6440:	6162      	str	r2, [r4, #20]
    if (p_cb->handler)
    6442:	2334      	movs	r3, #52	; 0x34
    6444:	fb03 f30e 	mul.w	r3, r3, lr
    6448:	eb0c 0203 	add.w	r2, ip, r3
    644c:	f85c 1003 	ldr.w	r1, [ip, r3]
    6450:	2900      	cmp	r1, #0
    6452:	d176      	bne.n	6542 <nrfx_twim_xfer+0x242>
    6454:	2001      	movs	r0, #1
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6456:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_SUSPENDED))
    645a:	2b00      	cmp	r3, #0
    645c:	f000 8089 	beq.w	6572 <nrfx_twim_xfer+0x272>
    6460:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    6464:	2b00      	cmp	r3, #0
    6466:	f040 8087 	bne.w	6578 <nrfx_twim_xfer+0x278>
    646a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    646e:	2b00      	cmp	r3, #0
    6470:	f000 8095 	beq.w	659e <nrfx_twim_xfer+0x29e>
                transmission_finished = true;
    6474:	2301      	movs	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6476:	f8c4 1124 	str.w	r1, [r4, #292]	; 0x124
    647a:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    647e:	f8d4 5160 	ldr.w	r5, [r4, #352]	; 0x160
    return p_reg->SHORTS;
    6482:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
                if (!(lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_STOP_MASK)))
    6486:	2d00      	cmp	r5, #0
    6488:	f000 8081 	beq.w	658e <nrfx_twim_xfer+0x28e>
    648c:	f412 7f00 	tst.w	r2, #512	; 0x200
    6490:	f402 7280 	and.w	r2, r2, #256	; 0x100
    6494:	d17e      	bne.n	6594 <nrfx_twim_xfer+0x294>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6496:	6220      	str	r0, [r4, #32]
    6498:	6160      	str	r0, [r4, #20]
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    649a:	2a00      	cmp	r2, #0
    649c:	d0db      	beq.n	6456 <nrfx_twim_xfer+0x156>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    649e:	f8c4 1148 	str.w	r1, [r4, #328]	; 0x148
    64a2:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
                    transmission_finished = false;
    64a6:	e7d6      	b.n	6456 <nrfx_twim_xfer+0x156>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    64a8:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    64aa:	68ea      	ldr	r2, [r5, #12]
    64ac:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    64b0:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    64b4:	692b      	ldr	r3, [r5, #16]
    64b6:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    64ba:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
    64be:	f47f af36 	bne.w	632e <nrfx_twim_xfer+0x2e>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    64c2:	68aa      	ldr	r2, [r5, #8]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    64c4:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->SHORTS = mask;
    64c8:	f44f 5384 	mov.w	r3, #4224	; 0x1080
    p_reg->RXD.MAXCNT = length;
    64cc:	f8c4 2538 	str.w	r2, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    64d0:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    64d4:	2334      	movs	r3, #52	; 0x34
    64d6:	fb03 c30e 	mla	r3, r3, lr, ip
    64da:	2202      	movs	r2, #2
    64dc:	609a      	str	r2, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    64de:	2301      	movs	r3, #1
    64e0:	6223      	str	r3, [r4, #32]
    64e2:	e7a2      	b.n	642a <nrfx_twim_xfer+0x12a>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    64e4:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    64e6:	68ea      	ldr	r2, [r5, #12]
    64e8:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
        if (NRFX_TWIM_FLAG_TX_NO_STOP & flags)
    64ec:	f017 0f20 	tst.w	r7, #32
    p_reg->TXD.MAXCNT = length;
    64f0:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    64f4:	f04f 0334 	mov.w	r3, #52	; 0x34
    64f8:	d008      	beq.n	650c <nrfx_twim_xfer+0x20c>
    p_reg->SHORTS = mask;
    64fa:	f44f 7280 	mov.w	r2, #256	; 0x100
    64fe:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    6502:	fb03 c30e 	mla	r3, r3, lr, ip
    6506:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    650a:	e7e7      	b.n	64dc <nrfx_twim_xfer+0x1dc>
    650c:	f44f 7200 	mov.w	r2, #512	; 0x200
    6510:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    6514:	e7df      	b.n	64d6 <nrfx_twim_xfer+0x1d6>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    6516:	686b      	ldr	r3, [r5, #4]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6518:	68ea      	ldr	r2, [r5, #12]
    651a:	f8c4 2534 	str.w	r2, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    651e:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    6522:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    6526:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    652a:	2334      	movs	r3, #52	; 0x34
    652c:	fb03 c30e 	mla	r3, r3, lr, ip
    6530:	2202      	movs	r2, #2
    6532:	609a      	str	r2, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6534:	2301      	movs	r3, #1
    6536:	6223      	str	r3, [r4, #32]
        start_task = NRF_TWIM_TASK_STARTRX;
    6538:	2300      	movs	r3, #0
    653a:	e777      	b.n	642c <nrfx_twim_xfer+0x12c>
    switch (p_xfer_desc->type)
    653c:	4e32      	ldr	r6, [pc, #200]	; (6608 <nrfx_twim_xfer+0x308>)
    653e:	2308      	movs	r3, #8
    6540:	e775      	b.n	642e <nrfx_twim_xfer+0x12e>
        if (flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER)
    6542:	0779      	lsls	r1, r7, #29
            p_cb->int_mask = 0;
    6544:	bf44      	itt	mi
    6546:	2300      	movmi	r3, #0
    6548:	6093      	strmi	r3, [r2, #8]
        if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK))
    654a:	067a      	lsls	r2, r7, #25
    654c:	d406      	bmi.n	655c <nrfx_twim_xfer+0x25c>
            p_cb->int_mask |= NRF_TWIM_INT_STOPPED_MASK;
    654e:	2334      	movs	r3, #52	; 0x34
    6550:	fb03 c30e 	mla	r3, r3, lr, ip
    6554:	689a      	ldr	r2, [r3, #8]
    6556:	f042 0202 	orr.w	r2, r2, #2
    655a:	609a      	str	r2, [r3, #8]
        p_cb->int_mask |= NRF_TWIM_INT_ERROR_MASK;
    655c:	2334      	movs	r3, #52	; 0x34
    655e:	fb03 c30e 	mla	r3, r3, lr, ip
    6562:	689a      	ldr	r2, [r3, #8]
    6564:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    6568:	609a      	str	r2, [r3, #8]
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    656a:	689b      	ldr	r3, [r3, #8]
    p_reg->INTENSET = mask;
    656c:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    6570:	e6de      	b.n	6330 <nrfx_twim_xfer+0x30>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6572:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    6576:	b123      	cbz	r3, 6582 <nrfx_twim_xfer+0x282>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6578:	f8c4 1104 	str.w	r1, [r4, #260]	; 0x104
    657c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6580:	e773      	b.n	646a <nrfx_twim_xfer+0x16a>
    6582:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    6586:	2a00      	cmp	r2, #0
    6588:	f43f af65 	beq.w	6456 <nrfx_twim_xfer+0x156>
    658c:	e773      	b.n	6476 <nrfx_twim_xfer+0x176>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    658e:	6220      	str	r0, [r4, #32]
    6590:	6160      	str	r0, [r4, #20]
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    6592:	e760      	b.n	6456 <nrfx_twim_xfer+0x156>
    6594:	2a00      	cmp	r2, #0
    6596:	d182      	bne.n	649e <nrfx_twim_xfer+0x19e>
        } while (!transmission_finished);
    6598:	2b00      	cmp	r3, #0
    659a:	f43f af5c 	beq.w	6456 <nrfx_twim_xfer+0x156>
        p_cb->busy = false;
    659e:	2134      	movs	r1, #52	; 0x34
    uint32_t error_source = p_reg->ERRORSRC;
    65a0:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    65a4:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
    65a8:	fb01 c20e 	mla	r2, r1, lr, ip
    65ac:	2000      	movs	r0, #0
    65ae:	f882 002f 	strb.w	r0, [r2, #47]	; 0x2f
        if (errorsrc)
    65b2:	b18b      	cbz	r3, 65d8 <nrfx_twim_xfer+0x2d8>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    65b4:	4a15      	ldr	r2, [pc, #84]	; (660c <nrfx_twim_xfer+0x30c>)
    65b6:	4e16      	ldr	r6, [pc, #88]	; (6610 <nrfx_twim_xfer+0x310>)
    65b8:	f013 0f01 	tst.w	r3, #1
    65bc:	bf18      	it	ne
    65be:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    65c0:	f013 0f02 	tst.w	r3, #2
    65c4:	f102 0201 	add.w	r2, r2, #1
    65c8:	bf18      	it	ne
    65ca:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    65cc:	f013 0f04 	tst.w	r3, #4
    65d0:	4b10      	ldr	r3, [pc, #64]	; (6614 <nrfx_twim_xfer+0x314>)
    65d2:	bf18      	it	ne
    65d4:	461e      	movne	r6, r3
    65d6:	e6ab      	b.n	6330 <nrfx_twim_xfer+0x30>
            if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) &&
    65d8:	067b      	lsls	r3, r7, #25
    65da:	f53f aea9 	bmi.w	6330 <nrfx_twim_xfer+0x30>
                !xfer_completeness_check(p_twim, p_cb))
    65de:	fb0e c101 	mla	r1, lr, r1, ip
    65e2:	4620      	mov	r0, r4
    65e4:	f003 fcc5 	bl	9f72 <xfer_completeness_check>
                err_code = NRFX_ERROR_INTERNAL;
    65e8:	4b09      	ldr	r3, [pc, #36]	; (6610 <nrfx_twim_xfer+0x310>)
    65ea:	2800      	cmp	r0, #0
    65ec:	bf08      	it	eq
    65ee:	461e      	moveq	r6, r3
    65f0:	e69e      	b.n	6330 <nrfx_twim_xfer+0x30>
    65f2:	bf00      	nop
    65f4:	20001768 	.word	0x20001768
    65f8:	0bad000a 	.word	0x0bad000a
    65fc:	019c0202 	.word	0x019c0202
    6600:	0bad000b 	.word	0x0bad000b
    6604:	0bad0000 	.word	0x0bad0000
    6608:	0bad0004 	.word	0x0bad0004
    660c:	0bae0000 	.word	0x0bae0000
    6610:	0bad0001 	.word	0x0bad0001
    6614:	0bae0002 	.word	0x0bae0002

00006618 <nrfx_twim_0_irq_handler>:
    }
}

#if NRFX_CHECK(NRFX_TWIM0_ENABLED)
void nrfx_twim_0_irq_handler(void)
{
    6618:	b5f0      	push	{r4, r5, r6, r7, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    661a:	4d59      	ldr	r5, [pc, #356]	; (6780 <nrfx_twim_0_irq_handler+0x168>)
    661c:	4c59      	ldr	r4, [pc, #356]	; (6784 <nrfx_twim_0_irq_handler+0x16c>)
    661e:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
    6622:	b087      	sub	sp, #28
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    6624:	b1fb      	cbz	r3, 6666 <nrfx_twim_0_irq_handler+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6626:	2300      	movs	r3, #0
    6628:	f8c5 3124 	str.w	r3, [r5, #292]	; 0x124
    662c:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6630:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
        if (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    6634:	b9bb      	cbnz	r3, 6666 <nrfx_twim_0_irq_handler+0x4e>
            nrf_twim_int_disable(p_twim, p_cb->int_mask);
    6636:	68a3      	ldr	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    6638:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    663c:	2302      	movs	r3, #2
    663e:	60a3      	str	r3, [r4, #8]
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    6640:	68a3      	ldr	r3, [r4, #8]
    p_reg->INTENSET = mask;
    6642:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6646:	f8d5 3160 	ldr.w	r3, [r5, #352]	; 0x160
            if (!(nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_LASTTX) &&
    664a:	b11b      	cbz	r3, 6654 <nrfx_twim_0_irq_handler+0x3c>
    return p_reg->SHORTS;
    664c:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
    6650:	059e      	lsls	r6, r3, #22
    6652:	d403      	bmi.n	665c <nrfx_twim_0_irq_handler+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6654:	4b4a      	ldr	r3, [pc, #296]	; (6780 <nrfx_twim_0_irq_handler+0x168>)
    6656:	2201      	movs	r2, #1
    6658:	621a      	str	r2, [r3, #32]
    665a:	615a      	str	r2, [r3, #20]
            p_cb->error = true;
    665c:	2301      	movs	r3, #1
    665e:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    twim_irq_handler(NRF_TWIM0, &m_cb[NRFX_TWIM0_INST_IDX]);
}
    6662:	b007      	add	sp, #28
    6664:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6666:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    666a:	2b00      	cmp	r3, #0
    666c:	d059      	beq.n	6722 <nrfx_twim_0_irq_handler+0x10a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    666e:	2300      	movs	r3, #0
    6670:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) && !p_cb->error)
    6674:	6a27      	ldr	r7, [r4, #32]
    6676:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    667a:	067d      	lsls	r5, r7, #25
    667c:	d40a      	bmi.n	6694 <nrfx_twim_0_irq_handler+0x7c>
    667e:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    6682:	b93b      	cbnz	r3, 6694 <nrfx_twim_0_irq_handler+0x7c>
            p_cb->error = !xfer_completeness_check(p_twim, p_cb);
    6684:	493f      	ldr	r1, [pc, #252]	; (6784 <nrfx_twim_0_irq_handler+0x16c>)
    6686:	483e      	ldr	r0, [pc, #248]	; (6780 <nrfx_twim_0_irq_handler+0x168>)
    6688:	f003 fc73 	bl	9f72 <xfer_completeness_check>
    668c:	f080 0001 	eor.w	r0, r0, #1
    6690:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER))
    6694:	f017 0704 	ands.w	r7, r7, #4
            if (!p_cb->repeated || p_cb->error)
    6698:	f894 c030 	ldrb.w	ip, [r4, #48]	; 0x30
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER))
    669c:	d11f      	bne.n	66de <nrfx_twim_0_irq_handler+0xc6>
            event.xfer_desc = p_cb->xfer_desc;
    669e:	4e3a      	ldr	r6, [pc, #232]	; (6788 <nrfx_twim_0_irq_handler+0x170>)
    66a0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    66a2:	ad01      	add	r5, sp, #4
    66a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    66a6:	6833      	ldr	r3, [r6, #0]
    66a8:	602b      	str	r3, [r5, #0]
    66aa:	4b35      	ldr	r3, [pc, #212]	; (6780 <nrfx_twim_0_irq_handler+0x168>)
    66ac:	f8c3 7160 	str.w	r7, [r3, #352]	; 0x160
    66b0:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
    66b4:	f8c3 715c 	str.w	r7, [r3, #348]	; 0x15c
    66b8:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
            if (!p_cb->repeated || p_cb->error)
    66bc:	f1bc 0f00 	cmp.w	ip, #0
    66c0:	d002      	beq.n	66c8 <nrfx_twim_0_irq_handler+0xb0>
    66c2:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
    66c6:	b152      	cbz	r2, 66de <nrfx_twim_0_irq_handler+0xc6>
    p_reg->SHORTS = mask;
    66c8:	2200      	movs	r2, #0
    66ca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                p_cb->int_mask = 0;
    66ce:	60a2      	str	r2, [r4, #8]
    p_reg->INTENCLR = mask;
    66d0:	4a2e      	ldr	r2, [pc, #184]	; (678c <nrfx_twim_0_irq_handler+0x174>)
    66d2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    66d6:	4b2e      	ldr	r3, [pc, #184]	; (6790 <nrfx_twim_0_irq_handler+0x178>)
    66d8:	2208      	movs	r2, #8
    66da:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    uint32_t error_source = p_reg->ERRORSRC;
    66de:	4a28      	ldr	r2, [pc, #160]	; (6780 <nrfx_twim_0_irq_handler+0x168>)
    66e0:	f8d2 34c4 	ldr.w	r3, [r2, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    66e4:	f8c2 34c4 	str.w	r3, [r2, #1220]	; 0x4c4
    if (errorsrc & NRF_TWIM_ERROR_ADDRESS_NACK)
    66e8:	0798      	lsls	r0, r3, #30
    66ea:	d443      	bmi.n	6774 <nrfx_twim_0_irq_handler+0x15c>
    else if (errorsrc & NRF_TWIM_ERROR_DATA_NACK)
    66ec:	0759      	lsls	r1, r3, #29
    66ee:	d443      	bmi.n	6778 <nrfx_twim_0_irq_handler+0x160>
    else if (errorsrc & NRF_TWIM_ERROR_OVERRUN)
    66f0:	07da      	lsls	r2, r3, #31
    66f2:	d443      	bmi.n	677c <nrfx_twim_0_irq_handler+0x164>
    else if (p_cb->error)
    66f4:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    66f8:	009b      	lsls	r3, r3, #2
    66fa:	b2db      	uxtb	r3, r3
        event.type = NRFX_TWIM_EVT_ADDRESS_NACK;
    66fc:	f88d 3000 	strb.w	r3, [sp]
    if (!p_cb->repeated)
    6700:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    6704:	b90b      	cbnz	r3, 670a <nrfx_twim_0_irq_handler+0xf2>
        p_cb->busy = false;
    6706:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
    670a:	6a23      	ldr	r3, [r4, #32]
    670c:	075b      	lsls	r3, r3, #29
    670e:	d503      	bpl.n	6718 <nrfx_twim_0_irq_handler+0x100>
    6710:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    6714:	2b00      	cmp	r3, #0
    6716:	d0a4      	beq.n	6662 <nrfx_twim_0_irq_handler+0x4a>
        p_cb->handler(&event, p_cb->p_context);
    6718:	e9d4 3100 	ldrd	r3, r1, [r4]
    671c:	4668      	mov	r0, sp
    671e:	4798      	blx	r3
}
    6720:	e79f      	b.n	6662 <nrfx_twim_0_irq_handler+0x4a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6722:	f8c5 3148 	str.w	r3, [r5, #328]	; 0x148
    6726:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
        if (p_cb->xfer_desc.type == NRFX_TWIM_XFER_TX)
    672a:	7b23      	ldrb	r3, [r4, #12]
    672c:	b983      	cbnz	r3, 6750 <nrfx_twim_0_irq_handler+0x138>
            event.xfer_desc = p_cb->xfer_desc;
    672e:	4f16      	ldr	r7, [pc, #88]	; (6788 <nrfx_twim_0_irq_handler+0x170>)
    6730:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    6732:	ae01      	add	r6, sp, #4
    6734:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    6736:	683b      	ldr	r3, [r7, #0]
    6738:	6033      	str	r3, [r6, #0]
            if (!p_cb->repeated)
    673a:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    673e:	2b00      	cmp	r3, #0
    6740:	d1cd      	bne.n	66de <nrfx_twim_0_irq_handler+0xc6>
    p_reg->SHORTS = mask;
    6742:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
                p_cb->int_mask = 0;
    6746:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    6748:	4b10      	ldr	r3, [pc, #64]	; (678c <nrfx_twim_0_irq_handler+0x174>)
    674a:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
    674e:	e7c2      	b.n	66d6 <nrfx_twim_0_irq_handler+0xbe>
    p_reg->SHORTS = mask;
    6750:	f44f 7300 	mov.w	r3, #512	; 0x200
    6754:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK | NRF_TWIM_INT_ERROR_MASK;
    6758:	f240 2302 	movw	r3, #514	; 0x202
    675c:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    675e:	f103 73ce 	add.w	r3, r3, #27000832	; 0x19c0000
    6762:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    6766:	68a3      	ldr	r3, [r4, #8]
    p_reg->INTENSET = mask;
    6768:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    676c:	2301      	movs	r3, #1
    676e:	60ab      	str	r3, [r5, #8]
    6770:	622b      	str	r3, [r5, #32]
            return;
    6772:	e776      	b.n	6662 <nrfx_twim_0_irq_handler+0x4a>
    6774:	2301      	movs	r3, #1
    6776:	e7c1      	b.n	66fc <nrfx_twim_0_irq_handler+0xe4>
    6778:	2302      	movs	r3, #2
    677a:	e7bf      	b.n	66fc <nrfx_twim_0_irq_handler+0xe4>
    677c:	2303      	movs	r3, #3
    677e:	e7bd      	b.n	66fc <nrfx_twim_0_irq_handler+0xe4>
    6780:	40003000 	.word	0x40003000
    6784:	20001768 	.word	0x20001768
    6788:	20001774 	.word	0x20001774
    678c:	019c0202 	.word	0x019c0202
    6790:	e000e100 	.word	0xe000e100

00006794 <nrf52_errata_187>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6794:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6798:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    679c:	2a08      	cmp	r2, #8
    679e:	d106      	bne.n	67ae <nrf52_errata_187+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    67a0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    67a4:	2b05      	cmp	r3, #5
    67a6:	d804      	bhi.n	67b2 <nrf52_errata_187+0x1e>
    67a8:	4a03      	ldr	r2, [pc, #12]	; (67b8 <nrf52_errata_187+0x24>)
    67aa:	5cd0      	ldrb	r0, [r2, r3]
    67ac:	4770      	bx	lr
                        return false;
    67ae:	2000      	movs	r0, #0
    67b0:	4770      	bx	lr
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    67b2:	2001      	movs	r0, #1
}
    67b4:	4770      	bx	lr
    67b6:	bf00      	nop
    67b8:	0000b095 	.word	0x0000b095

000067bc <ep_state_access>:
 * @param ep Endpoint number.
 */
static inline usbd_ep_state_t* ep_state_access(nrfx_usbd_ep_t ep)
{
    NRFX_USBD_ASSERT_EP_VALID(ep);
    return ((NRF_USBD_EPIN_CHECK(ep) ? m_ep_state.ep_in : m_ep_state.ep_out) +
    67bc:	4b05      	ldr	r3, [pc, #20]	; (67d4 <ep_state_access+0x18>)
    67be:	f010 0f80 	tst.w	r0, #128	; 0x80
    67c2:	f1a3 0290 	sub.w	r2, r3, #144	; 0x90
    67c6:	bf08      	it	eq
    67c8:	4613      	moveq	r3, r2
        NRF_USBD_EP_NR_GET(ep));
    67ca:	f000 000f 	and.w	r0, r0, #15
}
    67ce:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    67d2:	4770      	bx	lr
    67d4:	20001944 	.word	0x20001944

000067d8 <ev_usbreset_handler>:
 * Interrupt runtimes that would be vectorized using @ref m_isr.
 * @{
 */

static void ev_usbreset_handler(void)
{
    67d8:	b507      	push	{r0, r1, r2, lr}
    m_bus_suspend = false;
    67da:	4a07      	ldr	r2, [pc, #28]	; (67f8 <ev_usbreset_handler+0x20>)
    67dc:	2300      	movs	r3, #0
    67de:	7013      	strb	r3, [r2, #0]
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    67e0:	4a06      	ldr	r2, [pc, #24]	; (67fc <ev_usbreset_handler+0x24>)
    67e2:	7013      	strb	r3, [r2, #0]

    const nrfx_usbd_evt_t evt = {
    67e4:	2301      	movs	r3, #1
    67e6:	9301      	str	r3, [sp, #4]
            .type = NRFX_USBD_EVT_RESET
    };

    m_event_handler(&evt);
    67e8:	4b05      	ldr	r3, [pc, #20]	; (6800 <ev_usbreset_handler+0x28>)
    67ea:	a801      	add	r0, sp, #4
    67ec:	681b      	ldr	r3, [r3, #0]
    67ee:	4798      	blx	r3
}
    67f0:	b003      	add	sp, #12
    67f2:	f85d fb04 	ldr.w	pc, [sp], #4
    67f6:	bf00      	nop
    67f8:	20001c1d 	.word	0x20001c1d
    67fc:	20001c1c 	.word	0x20001c1c
    6800:	200019dc 	.word	0x200019dc

00006804 <ev_usbevent_handler>:
    };
    m_event_handler(&evt);
}

static void ev_usbevent_handler(void)
{
    6804:	b513      	push	{r0, r1, r4, lr}
    return p_reg->EVENTCAUSE;
    6806:	4b19      	ldr	r3, [pc, #100]	; (686c <ev_usbevent_handler+0x68>)
    6808:	f8d3 4400 	ldr.w	r4, [r3, #1024]	; 0x400
    p_reg->EVENTCAUSE = flags;
    680c:	f8c3 4400 	str.w	r4, [r3, #1024]	; 0x400
    if (event & NRF_USBD_EVENTCAUSE_ISOOUTCRC_MASK)
    {
        NRFX_LOG_DEBUG("USBD event: ISOOUTCRC");
        /* Currently no support */
    }
    if (event & NRF_USBD_EVENTCAUSE_SUSPEND_MASK)
    6810:	05e1      	lsls	r1, r4, #23
    (void) p_reg->EVENTCAUSE;
    6812:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    6816:	d508      	bpl.n	682a <ev_usbevent_handler+0x26>
    {
        NRFX_LOG_DEBUG("USBD event: SUSPEND");
        m_bus_suspend = true;
    6818:	4b15      	ldr	r3, [pc, #84]	; (6870 <ev_usbevent_handler+0x6c>)
    681a:	2201      	movs	r2, #1
    681c:	701a      	strb	r2, [r3, #0]
        const nrfx_usbd_evt_t evt = {
    681e:	2302      	movs	r3, #2
    6820:	9301      	str	r3, [sp, #4]
                .type = NRFX_USBD_EVT_SUSPEND
        };
        m_event_handler(&evt);
    6822:	4b14      	ldr	r3, [pc, #80]	; (6874 <ev_usbevent_handler+0x70>)
    6824:	a801      	add	r0, sp, #4
    6826:	681b      	ldr	r3, [r3, #0]
    6828:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    682a:	05a2      	lsls	r2, r4, #22
    682c:	d508      	bpl.n	6840 <ev_usbevent_handler+0x3c>
    {
        NRFX_LOG_DEBUG("USBD event: RESUME");
        m_bus_suspend = false;
    682e:	4b10      	ldr	r3, [pc, #64]	; (6870 <ev_usbevent_handler+0x6c>)
    6830:	2200      	movs	r2, #0
    6832:	701a      	strb	r2, [r3, #0]
        const nrfx_usbd_evt_t evt = {
    6834:	2303      	movs	r3, #3
    6836:	9301      	str	r3, [sp, #4]
                .type = NRFX_USBD_EVT_RESUME
        };
        m_event_handler(&evt);
    6838:	4b0e      	ldr	r3, [pc, #56]	; (6874 <ev_usbevent_handler+0x70>)
    683a:	a801      	add	r0, sp, #4
    683c:	681b      	ldr	r3, [r3, #0]
    683e:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_WUREQ_MASK)
    6840:	0563      	lsls	r3, r4, #21
    6842:	d510      	bpl.n	6866 <ev_usbevent_handler+0x62>
    {
        NRFX_LOG_DEBUG("USBD event: WUREQ (%s)", m_bus_suspend ? "In Suspend" : "Active");
        if (m_bus_suspend)
    6844:	4b0a      	ldr	r3, [pc, #40]	; (6870 <ev_usbevent_handler+0x6c>)
    6846:	781a      	ldrb	r2, [r3, #0]
    6848:	b16a      	cbz	r2, 6866 <ev_usbevent_handler+0x62>
        {
            NRFX_ASSERT(!nrf_usbd_lowpower_check(NRF_USBD));
            m_bus_suspend = false;
    684a:	2200      	movs	r2, #0
    684c:	701a      	strb	r2, [r3, #0]
    p_reg->DPDMVALUE = ((uint32_t)val) << USBD_DPDMVALUE_STATE_Pos;
    684e:	4b07      	ldr	r3, [pc, #28]	; (686c <ev_usbevent_handler+0x68>)
    6850:	2201      	movs	r2, #1
    6852:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    6856:	659a      	str	r2, [r3, #88]	; 0x58
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    6858:	6d9b      	ldr	r3, [r3, #88]	; 0x58

            nrf_usbd_dpdmvalue_set(NRF_USBD, NRF_USBD_DPDMVALUE_RESUME);
            nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_DRIVEDPDM);

            const nrfx_usbd_evt_t evt = {
    685a:	2304      	movs	r3, #4
    685c:	9301      	str	r3, [sp, #4]
                    .type = NRFX_USBD_EVT_WUREQ
            };
            m_event_handler(&evt);
    685e:	4b05      	ldr	r3, [pc, #20]	; (6874 <ev_usbevent_handler+0x70>)
    6860:	a801      	add	r0, sp, #4
    6862:	681b      	ldr	r3, [r3, #0]
    6864:	4798      	blx	r3
        }
    }
}
    6866:	b002      	add	sp, #8
    6868:	bd10      	pop	{r4, pc}
    686a:	bf00      	nop
    686c:	40027000 	.word	0x40027000
    6870:	20001c1d 	.word	0x20001c1d
    6874:	200019dc 	.word	0x200019dc

00006878 <usbd_errata_187_211_begin>:
	__asm__ volatile(
    6878:	f04f 0320 	mov.w	r3, #32
    687c:	f3ef 8011 	mrs	r0, BASEPRI
    6880:	f383 8812 	msr	BASEPRI_MAX, r3
    6884:	f3bf 8f6f 	isb	sy
 * @brief Begin erratas 187 and 211.
 */
static inline void usbd_errata_187_211_begin(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    6888:	4b0a      	ldr	r3, [pc, #40]	; (68b4 <usbd_errata_187_211_begin+0x3c>)
    688a:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    688e:	2203      	movs	r2, #3
    6890:	b961      	cbnz	r1, 68ac <usbd_errata_187_211_begin+0x34>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6892:	f249 3175 	movw	r1, #37749	; 0x9375
    6896:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    689a:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    689e:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
	__asm__ volatile(
    68a2:	f380 8811 	msr	BASEPRI, r0
    68a6:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    68aa:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    68ac:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
    68b0:	e7f7      	b.n	68a2 <usbd_errata_187_211_begin+0x2a>
    68b2:	bf00      	nop
    68b4:	4006e000 	.word	0x4006e000

000068b8 <usbd_errata_187_211_end>:
	__asm__ volatile(
    68b8:	f04f 0320 	mov.w	r3, #32
    68bc:	f3ef 8011 	mrs	r0, BASEPRI
    68c0:	f383 8812 	msr	BASEPRI_MAX, r3
    68c4:	f3bf 8f6f 	isb	sy
 * @brief End erratas 187 and 211.
 */
static inline void usbd_errata_187_211_end(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    68c8:	4b0a      	ldr	r3, [pc, #40]	; (68f4 <usbd_errata_187_211_end+0x3c>)
    68ca:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    68ce:	b961      	cbnz	r1, 68ea <usbd_errata_187_211_end+0x32>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    68d0:	f249 3275 	movw	r2, #37749	; 0x9375
    68d4:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    68d8:	f8c3 1d14 	str.w	r1, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    68dc:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
	__asm__ volatile(
    68e0:	f380 8811 	msr	BASEPRI, r0
    68e4:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    68e8:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    68ea:	2200      	movs	r2, #0
    68ec:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
    68f0:	e7f6      	b.n	68e0 <usbd_errata_187_211_end+0x28>
    68f2:	bf00      	nop
    68f4:	4006e000 	.word	0x4006e000

000068f8 <nrfx_usbd_feeder_flash>:
{
    68f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    68fa:	684b      	ldr	r3, [r1, #4]
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    68fc:	4f0b      	ldr	r7, [pc, #44]	; (692c <nrfx_usbd_feeder_flash+0x34>)
    68fe:	429a      	cmp	r2, r3
    6900:	bf28      	it	cs
    6902:	461a      	movcs	r2, r3
{
    6904:	460c      	mov	r4, r1
    6906:	4615      	mov	r5, r2
    6908:	4606      	mov	r6, r0
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    690a:	6809      	ldr	r1, [r1, #0]
    690c:	4638      	mov	r0, r7
    690e:	f003 f864 	bl	99da <memcpy>
    p_next->size = tx_size;
    6912:	e9c6 7500 	strd	r7, r5, [r6]
    p_transfer->size -= tx_size;
    6916:	6860      	ldr	r0, [r4, #4]
    p_transfer->p_data.addr += tx_size;
    6918:	6823      	ldr	r3, [r4, #0]
    p_transfer->size -= tx_size;
    691a:	1b40      	subs	r0, r0, r5
    p_transfer->p_data.addr += tx_size;
    691c:	442b      	add	r3, r5
    p_transfer->size -= tx_size;
    691e:	6060      	str	r0, [r4, #4]
    p_transfer->p_data.addr += tx_size;
    6920:	6023      	str	r3, [r4, #0]
}
    6922:	3800      	subs	r0, #0
    6924:	bf18      	it	ne
    6926:	2001      	movne	r0, #1
    6928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    692a:	bf00      	nop
    692c:	2000179c 	.word	0x2000179c

00006930 <nrfx_usbd_feeder_flash_zlp>:
{
    6930:	b570      	push	{r4, r5, r6, lr}
    6932:	684b      	ldr	r3, [r1, #4]
    6934:	429a      	cmp	r2, r3
    6936:	bf28      	it	cs
    6938:	461a      	movcs	r2, r3
    693a:	4606      	mov	r6, r0
    693c:	460d      	mov	r5, r1
    693e:	4614      	mov	r4, r2
    if (tx_size != 0)
    6940:	b182      	cbz	r2, 6964 <nrfx_usbd_feeder_flash_zlp+0x34>
        memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    6942:	6809      	ldr	r1, [r1, #0]
    6944:	4808      	ldr	r0, [pc, #32]	; (6968 <nrfx_usbd_feeder_flash_zlp+0x38>)
    6946:	f003 f848 	bl	99da <memcpy>
        p_next->p_data.tx = p_buffer;
    694a:	4b07      	ldr	r3, [pc, #28]	; (6968 <nrfx_usbd_feeder_flash_zlp+0x38>)
    p_next->size = tx_size;
    694c:	e9c6 3400 	strd	r3, r4, [r6]
    p_transfer->size -= tx_size;
    6950:	686b      	ldr	r3, [r5, #4]
    6952:	1b1b      	subs	r3, r3, r4
    6954:	606b      	str	r3, [r5, #4]
    p_transfer->p_data.addr += tx_size;
    6956:	682b      	ldr	r3, [r5, #0]
    6958:	4423      	add	r3, r4
}
    695a:	1e20      	subs	r0, r4, #0
    p_transfer->p_data.addr += tx_size;
    695c:	602b      	str	r3, [r5, #0]
}
    695e:	bf18      	it	ne
    6960:	2001      	movne	r0, #1
    6962:	bd70      	pop	{r4, r5, r6, pc}
    6964:	4613      	mov	r3, r2
    6966:	e7f1      	b.n	694c <nrfx_usbd_feeder_flash_zlp+0x1c>
    6968:	2000179c 	.word	0x2000179c

0000696c <ev_sof_handler>:
{
    696c:	b507      	push	{r0, r1, r2, lr}
    nrfx_usbd_evt_t evt =  {
    696e:	2300      	movs	r3, #0
    6970:	f88d 3004 	strb.w	r3, [sp, #4]
    return p_reg->FRAMECNTR;
    6974:	4b0b      	ldr	r3, [pc, #44]	; (69a4 <ev_sof_handler+0x38>)
    6976:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
            .data = { .sof = { .framecnt = (uint16_t)nrf_usbd_framecntr_get(NRF_USBD) }}
    697a:	f8ad 2006 	strh.w	r2, [sp, #6]
    size_t size_isoout = p_reg->SIZE.ISOOUT;
    697e:	f8d3 34c0 	ldr.w	r3, [r3, #1216]	; 0x4c0
    m_ep_ready |= iso_ready_mask;
    6982:	4a09      	ldr	r2, [pc, #36]	; (69a8 <ev_sof_handler+0x3c>)
    uint32_t iso_ready_mask = (1U << ep2bit(NRFX_USBD_EPIN8));
    6984:	2b00      	cmp	r3, #0
    m_ep_ready |= iso_ready_mask;
    6986:	6813      	ldr	r3, [r2, #0]
    uint32_t iso_ready_mask = (1U << ep2bit(NRFX_USBD_EPIN8));
    6988:	bf14      	ite	ne
    698a:	f04f 2101 	movne.w	r1, #16777472	; 0x1000100
    698e:	f44f 7180 	moveq.w	r1, #256	; 0x100
    m_ep_ready |= iso_ready_mask;
    6992:	430b      	orrs	r3, r1
    6994:	6013      	str	r3, [r2, #0]
    m_event_handler(&evt);
    6996:	4b05      	ldr	r3, [pc, #20]	; (69ac <ev_sof_handler+0x40>)
    6998:	a801      	add	r0, sp, #4
    699a:	681b      	ldr	r3, [r3, #0]
    699c:	4798      	blx	r3
}
    699e:	b003      	add	sp, #12
    69a0:	f85d fb04 	ldr.w	pc, [sp], #4
    69a4:	40027000 	.word	0x40027000
    69a8:	200019d8 	.word	0x200019d8
    69ac:	200019dc 	.word	0x200019dc

000069b0 <atomic_and.constprop.0.isra.0>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    69b0:	4b06      	ldr	r3, [pc, #24]	; (69cc <atomic_and.constprop.0.isra.0+0x1c>)
    69b2:	f3bf 8f5b 	dmb	ish
    69b6:	e853 1f00 	ldrex	r1, [r3]
    69ba:	4001      	ands	r1, r0
    69bc:	e843 1200 	strex	r2, r1, [r3]
    69c0:	2a00      	cmp	r2, #0
    69c2:	d1f8      	bne.n	69b6 <atomic_and.constprop.0.isra.0+0x6>
    69c4:	f3bf 8f5b 	dmb	ish
}
    69c8:	4770      	bx	lr
    69ca:	bf00      	nop
    69cc:	200019d4 	.word	0x200019d4

000069d0 <usbd_dma_pending_clear>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    69d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    69d4:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    69d8:	2b08      	cmp	r3, #8
        *((volatile uint32_t *)0x40027C1C) = 0x00000000;
    69da:	bf02      	ittt	eq
    69dc:	4b03      	ldreq	r3, [pc, #12]	; (69ec <usbd_dma_pending_clear+0x1c>)
    69de:	2200      	moveq	r2, #0
    69e0:	f8c3 2c1c 	streq.w	r2, [r3, #3100]	; 0xc1c
    m_dma_pending = false;
    69e4:	4b02      	ldr	r3, [pc, #8]	; (69f0 <usbd_dma_pending_clear+0x20>)
    69e6:	2200      	movs	r2, #0
    69e8:	701a      	strb	r2, [r3, #0]
}
    69ea:	4770      	bx	lr
    69ec:	40027000 	.word	0x40027000
    69f0:	20001c1b 	.word	0x20001c1b

000069f4 <nrf_usbd_ep0in_dma_handler>:
{
    69f4:	b508      	push	{r3, lr}
    usbd_dma_pending_clear();
    69f6:	f7ff ffeb 	bl	69d0 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    69fa:	4b08      	ldr	r3, [pc, #32]	; (6a1c <nrf_usbd_ep0in_dma_handler+0x28>)
    69fc:	f893 209e 	ldrb.w	r2, [r3, #158]	; 0x9e
    6a00:	2a03      	cmp	r2, #3
    6a02:	d105      	bne.n	6a10 <nrf_usbd_ep0in_dma_handler+0x1c>
}
    6a04:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6a08:	f06f 0001 	mvn.w	r0, #1
    6a0c:	f7ff bfd0 	b.w	69b0 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    6a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    6a14:	2b00      	cmp	r3, #0
    6a16:	d0f5      	beq.n	6a04 <nrf_usbd_ep0in_dma_handler+0x10>
}
    6a18:	bd08      	pop	{r3, pc}
    6a1a:	bf00      	nop
    6a1c:	200018b4 	.word	0x200018b4

00006a20 <usbd_ep_data_handler>:
{
    6a20:	b573      	push	{r0, r1, r4, r5, r6, lr}
    m_ep_ready |= (1U << bitpos);
    6a22:	2201      	movs	r2, #1
    6a24:	fa02 f501 	lsl.w	r5, r2, r1
    6a28:	491c      	ldr	r1, [pc, #112]	; (6a9c <usbd_ep_data_handler+0x7c>)
    6a2a:	4e1d      	ldr	r6, [pc, #116]	; (6aa0 <usbd_ep_data_handler+0x80>)
    6a2c:	680b      	ldr	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
    6a2e:	f010 0f80 	tst.w	r0, #128	; 0x80
    m_ep_ready |= (1U << bitpos);
    6a32:	ea43 0305 	orr.w	r3, r3, r5
{
    6a36:	4604      	mov	r4, r0
    m_ep_ready |= (1U << bitpos);
    6a38:	600b      	str	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
    6a3a:	d024      	beq.n	6a86 <usbd_ep_data_handler+0x66>
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    6a3c:	f000 020f 	and.w	r2, r0, #15
    6a40:	4b18      	ldr	r3, [pc, #96]	; (6aa4 <usbd_ep_data_handler+0x84>)
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    6a42:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    6a46:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6a4a:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    6a4e:	681a      	ldr	r2, [r3, #0]
    if (ret)
    6a50:	b132      	cbz	r2, 6a60 <usbd_ep_data_handler+0x40>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    6a52:	2200      	movs	r2, #0
    6a54:	601a      	str	r2, [r3, #0]
            if (ep != NRFX_USBD_EPIN0)
    6a56:	2880      	cmp	r0, #128	; 0x80
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    6a58:	681b      	ldr	r3, [r3, #0]
    6a5a:	d011      	beq.n	6a80 <usbd_ep_data_handler+0x60>
                nrf_usbd_epin_dma_handler(ep);
    6a5c:	f003 fb00 	bl	a060 <nrf_usbd_epin_dma_handler>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    6a60:	6833      	ldr	r3, [r6, #0]
    6a62:	402b      	ands	r3, r5
    6a64:	d10a      	bne.n	6a7c <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    6a66:	2206      	movs	r2, #6
    6a68:	f88d 2004 	strb.w	r2, [sp, #4]
    6a6c:	f88d 4006 	strb.w	r4, [sp, #6]
    6a70:	f88d 3007 	strb.w	r3, [sp, #7]
            m_event_handler(&evt);
    6a74:	4b0c      	ldr	r3, [pc, #48]	; (6aa8 <usbd_ep_data_handler+0x88>)
    6a76:	a801      	add	r0, sp, #4
    6a78:	681b      	ldr	r3, [r3, #0]
    6a7a:	4798      	blx	r3
}
    6a7c:	b002      	add	sp, #8
    6a7e:	bd70      	pop	{r4, r5, r6, pc}
                nrf_usbd_ep0in_dma_handler();
    6a80:	f7ff ffb8 	bl	69f4 <nrf_usbd_ep0in_dma_handler>
    6a84:	e7ec      	b.n	6a60 <usbd_ep_data_handler+0x40>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    6a86:	6833      	ldr	r3, [r6, #0]
    6a88:	421d      	tst	r5, r3
    6a8a:	d1f7      	bne.n	6a7c <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_WAITING);
    6a8c:	2306      	movs	r3, #6
    6a8e:	f88d 3004 	strb.w	r3, [sp, #4]
    6a92:	f88d 0006 	strb.w	r0, [sp, #6]
    6a96:	f88d 2007 	strb.w	r2, [sp, #7]
    6a9a:	e7eb      	b.n	6a74 <usbd_ep_data_handler+0x54>
    6a9c:	200019d8 	.word	0x200019d8
    6aa0:	200019d4 	.word	0x200019d4
    6aa4:	0000ae36 	.word	0x0000ae36
    6aa8:	200019dc 	.word	0x200019dc

00006aac <ev_setup_data_handler>:
{
    6aac:	b508      	push	{r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    6aae:	4b05      	ldr	r3, [pc, #20]	; (6ac4 <ev_setup_data_handler+0x18>)
    6ab0:	781a      	ldrb	r2, [r3, #0]
    6ab2:	4610      	mov	r0, r2
    6ab4:	f003 facb 	bl	a04e <ep2bit>
}
    6ab8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    6abc:	4601      	mov	r1, r0
    6abe:	4610      	mov	r0, r2
    6ac0:	f7ff bfae 	b.w	6a20 <usbd_ep_data_handler>
    6ac4:	20001c1c 	.word	0x20001c1c

00006ac8 <ev_dma_epout8_handler>:
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    6ac8:	b507      	push	{r0, r1, r2, lr}
    usbd_dma_pending_clear();
    6aca:	f7ff ff81 	bl	69d0 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    6ace:	4b0c      	ldr	r3, [pc, #48]	; (6b00 <ev_dma_epout8_handler+0x38>)
    6ad0:	f893 208e 	ldrb.w	r2, [r3, #142]	; 0x8e
    6ad4:	2a03      	cmp	r2, #3
    6ad6:	d010      	beq.n	6afa <ev_dma_epout8_handler+0x32>
    else if (p_state->handler.consumer == NULL)
    6ad8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    6adc:	b96b      	cbnz	r3, 6afa <ev_dma_epout8_handler+0x32>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6ade:	f06f 7080 	mvn.w	r0, #16777216	; 0x1000000
    6ae2:	f7ff ff65 	bl	69b0 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    6ae6:	2306      	movs	r3, #6
    6ae8:	f88d 3004 	strb.w	r3, [sp, #4]
    6aec:	2308      	movs	r3, #8
    6aee:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    6af2:	4b04      	ldr	r3, [pc, #16]	; (6b04 <ev_dma_epout8_handler+0x3c>)
    6af4:	a801      	add	r0, sp, #4
    6af6:	681b      	ldr	r3, [r3, #0]
    6af8:	4798      	blx	r3
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    6afa:	b003      	add	sp, #12
    6afc:	f85d fb04 	ldr.w	pc, [sp], #4
    6b00:	200018b4 	.word	0x200018b4
    6b04:	200019dc 	.word	0x200019dc

00006b08 <ev_dma_epin8_handler>:
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    6b08:	b507      	push	{r0, r1, r2, lr}
    usbd_dma_pending_clear();
    6b0a:	f7ff ff61 	bl	69d0 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    6b0e:	4b10      	ldr	r3, [pc, #64]	; (6b50 <ev_dma_epin8_handler+0x48>)
    6b10:	f893 211e 	ldrb.w	r2, [r3, #286]	; 0x11e
    6b14:	2a03      	cmp	r2, #3
    6b16:	d106      	bne.n	6b26 <ev_dma_epin8_handler+0x1e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6b18:	f46f 7080 	mvn.w	r0, #256	; 0x100
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    6b1c:	b003      	add	sp, #12
    6b1e:	f85d eb04 	ldr.w	lr, [sp], #4
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6b22:	f7ff bf45 	b.w	69b0 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    6b26:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
    6b2a:	b96b      	cbnz	r3, 6b48 <ev_dma_epin8_handler+0x40>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    6b2c:	f46f 7080 	mvn.w	r0, #256	; 0x100
    6b30:	f7ff ff3e 	bl	69b0 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    6b34:	2306      	movs	r3, #6
    6b36:	f88d 3004 	strb.w	r3, [sp, #4]
    6b3a:	2388      	movs	r3, #136	; 0x88
    6b3c:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    6b40:	4b04      	ldr	r3, [pc, #16]	; (6b54 <ev_dma_epin8_handler+0x4c>)
    6b42:	a801      	add	r0, sp, #4
    6b44:	681b      	ldr	r3, [r3, #0]
    6b46:	4798      	blx	r3
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    6b48:	b003      	add	sp, #12
    6b4a:	f85d fb04 	ldr.w	pc, [sp], #4
    6b4e:	bf00      	nop
    6b50:	200018b4 	.word	0x200018b4
    6b54:	200019dc 	.word	0x200019dc

00006b58 <nrfx_usbd_uninit>:

void nrfx_usbd_uninit(void)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_INITIALIZED);

    m_event_handler = NULL;
    6b58:	4a02      	ldr	r2, [pc, #8]	; (6b64 <nrfx_usbd_uninit+0xc>)
    6b5a:	2300      	movs	r3, #0
    6b5c:	6013      	str	r3, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_UNINITIALIZED;
    6b5e:	4a02      	ldr	r2, [pc, #8]	; (6b68 <nrfx_usbd_uninit+0x10>)
    6b60:	7013      	strb	r3, [r2, #0]
    return;
}
    6b62:	4770      	bx	lr
    6b64:	200019dc 	.word	0x200019dc
    6b68:	20001c1e 	.word	0x20001c1e

00006b6c <nrfx_usbd_enable>:


void nrfx_usbd_enable(void)
{
    6b6c:	b508      	push	{r3, lr}
    p_reg->EVENTCAUSE = flags;
    6b6e:	4b4c      	ldr	r3, [pc, #304]	; (6ca0 <nrfx_usbd_enable+0x134>)
    6b70:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6b74:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    6b78:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
}

/* Errata: USB cannot be enabled. **/
static inline bool nrfx_usbd_errata_187(void)
{
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_187();
    6b7c:	f7ff fe0a 	bl	6794 <nrf52_errata_187>
    if (nrfx_usbd_errata_187())
    6b80:	b108      	cbz	r0, 6b86 <nrfx_usbd_enable+0x1a>
        usbd_errata_187_211_begin();
    6b82:	f7ff fe79 	bl	6878 <usbd_errata_187_211_begin>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6b86:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6b8a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    6b8e:	2b08      	cmp	r3, #8
    6b90:	d119      	bne.n	6bc6 <nrfx_usbd_enable+0x5a>
	__asm__ volatile(
    6b92:	f04f 0320 	mov.w	r3, #32
    6b96:	f3ef 8011 	mrs	r0, BASEPRI
    6b9a:	f383 8812 	msr	BASEPRI_MAX, r3
    6b9e:	f3bf 8f6f 	isb	sy
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    6ba2:	4b40      	ldr	r3, [pc, #256]	; (6ca4 <nrfx_usbd_enable+0x138>)
    6ba4:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    6ba8:	22c0      	movs	r2, #192	; 0xc0
    6baa:	2900      	cmp	r1, #0
    6bac:	d170      	bne.n	6c90 <nrfx_usbd_enable+0x124>
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6bae:	f249 3175 	movw	r1, #37749	; 0x9375
    6bb2:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006EC14)) = 0x000000C0;
    6bb6:	f8c3 2c14 	str.w	r2, [r3, #3092]	; 0xc14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6bba:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
	__asm__ volatile(
    6bbe:	f380 8811 	msr	BASEPRI, r0
    6bc2:	f3bf 8f6f 	isb	sy
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Enabled << USBD_ENABLE_ENABLE_Pos;
    6bc6:	4b36      	ldr	r3, [pc, #216]	; (6ca0 <nrfx_usbd_enable+0x134>)
    6bc8:	2201      	movs	r2, #1
    6bca:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    6bce:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
    return p_reg->EVENTCAUSE;
    6bd2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    while (0 == (eventcause & nrf_usbd_eventcause_get(NRF_USBD)))
    6bd6:	0512      	lsls	r2, r2, #20
    6bd8:	d5fb      	bpl.n	6bd2 <nrfx_usbd_enable+0x66>
    p_reg->EVENTCAUSE = flags;
    6bda:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6bde:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    6be2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6be6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6bea:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    6bee:	2b08      	cmp	r3, #8
    6bf0:	d118      	bne.n	6c24 <nrfx_usbd_enable+0xb8>
	__asm__ volatile(
    6bf2:	f04f 0320 	mov.w	r3, #32
    6bf6:	f3ef 8011 	mrs	r0, BASEPRI
    6bfa:	f383 8812 	msr	BASEPRI_MAX, r3
    6bfe:	f3bf 8f6f 	isb	sy
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    6c02:	4b28      	ldr	r3, [pc, #160]	; (6ca4 <nrfx_usbd_enable+0x138>)
    6c04:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    6c08:	2900      	cmp	r1, #0
    6c0a:	d144      	bne.n	6c96 <nrfx_usbd_enable+0x12a>
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6c0c:	f249 3275 	movw	r2, #37749	; 0x9375
    6c10:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006EC14)) = 0x00000000;
    6c14:	f8c3 1c14 	str.w	r1, [r3, #3092]	; 0xc14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    6c18:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
	__asm__ volatile(
    6c1c:	f380 8811 	msr	BASEPRI, r0
    6c20:	f3bf 8f6f 	isb	sy
    6c24:	f7ff fdb6 	bl	6794 <nrf52_errata_187>
    if (nrfx_usbd_errata_187())
    6c28:	b130      	cbz	r0, 6c38 <nrfx_usbd_enable+0xcc>
        usbd_errata_187_211_end();
    6c2a:	f7ff fe45 	bl	68b8 <usbd_errata_187_211_end>
    6c2e:	f7ff fdb1 	bl	6794 <nrf52_errata_187>
    }

#if NRFX_USBD_USE_WORKAROUND_FOR_ANOMALY_211
    if (nrfx_usbd_errata_187() || nrfx_usbd_errata_211())
#else
    if (nrfx_usbd_errata_187())
    6c32:	b108      	cbz	r0, 6c38 <nrfx_usbd_enable+0xcc>
#endif
    {
        usbd_errata_187_211_begin();
    6c34:	f7ff fe20 	bl	6878 <usbd_errata_187_211_begin>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6c38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    6c3c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    6c40:	2b08      	cmp	r3, #8
    6c42:	4b17      	ldr	r3, [pc, #92]	; (6ca0 <nrfx_usbd_enable+0x134>)
    6c44:	d10a      	bne.n	6c5c <nrfx_usbd_enable+0xf0>
    }

    if (nrfx_usbd_errata_166())
    {
        *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7E3;
    6c46:	f240 72e3 	movw	r2, #2019	; 0x7e3
    6c4a:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
        *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) = 0x40;
    6c4e:	2240      	movs	r2, #64	; 0x40
    6c50:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  __ASM volatile ("isb 0xF":::"memory");
    6c54:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
    6c58:	f3bf 8f4f 	dsb	sy
    p_reg->ISOINCONFIG = ((uint32_t)config) << USBD_ISOINCONFIG_RESPONSE_Pos;
    6c5c:	2100      	movs	r1, #0
    p_reg->ISOSPLIT = split << USBD_ISOSPLIT_SPLIT_Pos;
    6c5e:	2280      	movs	r2, #128	; 0x80
    6c60:	f8c3 251c 	str.w	r2, [r3, #1308]	; 0x51c
    p_reg->ISOINCONFIG = ((uint32_t)config) << USBD_ISOINCONFIG_RESPONSE_Pos;
    6c64:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
    else
    {
        nrfx_usbd_isoinconfig_set(NRF_USBD_ISOINCONFIG_NORESP);
    }

    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    6c68:	4b0f      	ldr	r3, [pc, #60]	; (6ca8 <nrfx_usbd_enable+0x13c>)
    6c6a:	f240 12ff 	movw	r2, #511	; 0x1ff
    6c6e:	601a      	str	r2, [r3, #0]
    m_ep_dma_waiting = 0;
    6c70:	4b0e      	ldr	r3, [pc, #56]	; (6cac <nrfx_usbd_enable+0x140>)
    6c72:	6019      	str	r1, [r3, #0]
    usbd_dma_pending_clear();
    6c74:	f7ff feac 	bl	69d0 <usbd_dma_pending_clear>
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    6c78:	4b0d      	ldr	r3, [pc, #52]	; (6cb0 <nrfx_usbd_enable+0x144>)
    6c7a:	7019      	strb	r1, [r3, #0]

    m_drv_state = NRFX_DRV_STATE_POWERED_ON;
    6c7c:	4b0d      	ldr	r3, [pc, #52]	; (6cb4 <nrfx_usbd_enable+0x148>)
    6c7e:	2202      	movs	r2, #2
    6c80:	701a      	strb	r2, [r3, #0]
    6c82:	f7ff fd87 	bl	6794 <nrf52_errata_187>

#if NRFX_USBD_USE_WORKAROUND_FOR_ANOMALY_211
    if (nrfx_usbd_errata_187() && !nrfx_usbd_errata_211())
#else
    if (nrfx_usbd_errata_187())
    6c86:	b150      	cbz	r0, 6c9e <nrfx_usbd_enable+0x132>
#endif
    {
        usbd_errata_187_211_end();
    }
}
    6c88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        usbd_errata_187_211_end();
    6c8c:	f7ff be14 	b.w	68b8 <usbd_errata_187_211_end>
        *((volatile uint32_t *)(0x4006EC14)) = 0x000000C0;
    6c90:	f8c3 2c14 	str.w	r2, [r3, #3092]	; 0xc14
    6c94:	e793      	b.n	6bbe <nrfx_usbd_enable+0x52>
        *((volatile uint32_t *)(0x4006EC14)) = 0x00000000;
    6c96:	2200      	movs	r2, #0
    6c98:	f8c3 2c14 	str.w	r2, [r3, #3092]	; 0xc14
    6c9c:	e7be      	b.n	6c1c <nrfx_usbd_enable+0xb0>
}
    6c9e:	bd08      	pop	{r3, pc}
    6ca0:	40027000 	.word	0x40027000
    6ca4:	4006e000 	.word	0x4006e000
    6ca8:	200019d8 	.word	0x200019d8
    6cac:	200019d4 	.word	0x200019d4
    6cb0:	20001c1c 	.word	0x20001c1c
    6cb4:	20001c1e 	.word	0x20001c1e

00006cb8 <nrfx_usbd_start>:
}

void nrfx_usbd_start(bool enable_sof)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_POWERED_ON);
    m_bus_suspend = false;
    6cb8:	4b0a      	ldr	r3, [pc, #40]	; (6ce4 <nrfx_usbd_start+0x2c>)
    6cba:	2200      	movs	r2, #0
{
    6cbc:	b510      	push	{r4, lr}
    m_bus_suspend = false;
    6cbe:	701a      	strb	r2, [r3, #0]

    uint32_t ints_to_enable =
    6cc0:	4a09      	ldr	r2, [pc, #36]	; (6ce8 <nrfx_usbd_start+0x30>)
    6cc2:	4b0a      	ldr	r3, [pc, #40]	; (6cec <nrfx_usbd_start+0x34>)
    p_reg->INTENSET = mask;
    6cc4:	4c0a      	ldr	r4, [pc, #40]	; (6cf0 <nrfx_usbd_start+0x38>)
    6cc6:	2800      	cmp	r0, #0
    6cc8:	bf08      	it	eq
    6cca:	4613      	moveq	r3, r2
    6ccc:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
   /* Enable all required interrupts */
   nrf_usbd_int_enable(NRF_USBD, ints_to_enable);

   /* Enable interrupt globally */
   NRFX_IRQ_PRIORITY_SET(USBD_IRQn, NRFX_USBD_DEFAULT_CONFIG_IRQ_PRIORITY);
   NRFX_IRQ_ENABLE(USBD_IRQn);
    6cd0:	2027      	movs	r0, #39	; 0x27
    6cd2:	f7fc fbf1 	bl	34b8 <arch_irq_enable>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Enabled << USBD_USBPULLUP_CONNECT_Pos;
    6cd6:	2301      	movs	r3, #1
    6cd8:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
    6cdc:	f8d4 3504 	ldr.w	r3, [r4, #1284]	; 0x504

   /* Enable pullups */
   nrf_usbd_pullup_enable(NRF_USBD);
}
    6ce0:	bd10      	pop	{r4, pc}
    6ce2:	bf00      	nop
    6ce4:	20001c1d 	.word	0x20001c1d
    6ce8:	01c01407 	.word	0x01c01407
    6cec:	01e01407 	.word	0x01e01407
    6cf0:	40027000 	.word	0x40027000

00006cf4 <nrfx_usbd_is_enabled>:
    return (m_drv_state >= NRFX_DRV_STATE_INITIALIZED);
}

bool nrfx_usbd_is_enabled(void)
{
    return (m_drv_state >= NRFX_DRV_STATE_POWERED_ON);
    6cf4:	4b03      	ldr	r3, [pc, #12]	; (6d04 <nrfx_usbd_is_enabled+0x10>)
    6cf6:	7818      	ldrb	r0, [r3, #0]
}
    6cf8:	2801      	cmp	r0, #1
    6cfa:	bf94      	ite	ls
    6cfc:	2000      	movls	r0, #0
    6cfe:	2001      	movhi	r0, #1
    6d00:	4770      	bx	lr
    6d02:	bf00      	nop
    6d04:	20001c1e 	.word	0x20001c1e

00006d08 <nrfx_usbd_suspend>:
{
    return (nrfx_usbd_is_enabled() && NRFX_IRQ_IS_ENABLED(USBD_IRQn));
}

bool nrfx_usbd_suspend(void)
{
    6d08:	b510      	push	{r4, lr}
	__asm__ volatile(
    6d0a:	f04f 0320 	mov.w	r3, #32
    6d0e:	f3ef 8111 	mrs	r1, BASEPRI
    6d12:	f383 8812 	msr	BASEPRI_MAX, r3
    6d16:	f3bf 8f6f 	isb	sy
    bool suspended = false;

    NRFX_CRITICAL_SECTION_ENTER();
    if (m_bus_suspend)
    6d1a:	4b0f      	ldr	r3, [pc, #60]	; (6d58 <nrfx_usbd_suspend+0x50>)
    6d1c:	781b      	ldrb	r3, [r3, #0]
    6d1e:	f003 00ff 	and.w	r0, r3, #255	; 0xff
    6d22:	b193      	cbz	r3, 6d4a <nrfx_usbd_suspend+0x42>
    return p_reg->EVENTCAUSE;
    6d24:	4b0d      	ldr	r3, [pc, #52]	; (6d5c <nrfx_usbd_suspend+0x54>)
    6d26:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    {
        if (!(nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK))
    6d2a:	f412 7200 	ands.w	r2, r2, #512	; 0x200
    6d2e:	d10c      	bne.n	6d4a <nrfx_usbd_suspend+0x42>
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_LowPower << USBD_LOWPOWER_LOWPOWER_Pos;
    6d30:	2401      	movs	r4, #1
    6d32:	f8c3 452c 	str.w	r4, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
    6d36:	f8d3 452c 	ldr.w	r4, [r3, #1324]	; 0x52c
    return p_reg->EVENTCAUSE;
    6d3a:	f8d3 4400 	ldr.w	r4, [r3, #1024]	; 0x400
        {
            nrf_usbd_lowpower_enable(NRF_USBD);
            if (nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    6d3e:	05a4      	lsls	r4, r4, #22
    6d40:	d504      	bpl.n	6d4c <nrfx_usbd_suspend+0x44>
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_ForceNormal << USBD_LOWPOWER_LOWPOWER_Pos;
    6d42:	f8c3 252c 	str.w	r2, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
    6d46:	f8d3 352c 	ldr.w	r3, [r3, #1324]	; 0x52c
    bool suspended = false;
    6d4a:	2000      	movs	r0, #0
	__asm__ volatile(
    6d4c:	f381 8811 	msr	BASEPRI, r1
    6d50:	f3bf 8f6f 	isb	sy
        }
    }
    NRFX_CRITICAL_SECTION_EXIT();

    return suspended;
}
    6d54:	bd10      	pop	{r4, pc}
    6d56:	bf00      	nop
    6d58:	20001c1d 	.word	0x20001c1d
    6d5c:	40027000 	.word	0x40027000

00006d60 <nrfx_usbd_init>:
{
    6d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (m_drv_state != NRFX_DRV_STATE_UNINITIALIZED)
    6d62:	4b1c      	ldr	r3, [pc, #112]	; (6dd4 <nrfx_usbd_init+0x74>)
    6d64:	781c      	ldrb	r4, [r3, #0]
    6d66:	bb94      	cbnz	r4, 6dce <nrfx_usbd_init+0x6e>
    m_event_handler = event_handler;
    6d68:	4a1b      	ldr	r2, [pc, #108]	; (6dd8 <nrfx_usbd_init+0x78>)
    6d6a:	6010      	str	r0, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    6d6c:	2201      	movs	r2, #1
    6d6e:	701a      	strb	r2, [r3, #0]
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6d70:	f240 17ff 	movw	r7, #511	; 0x1ff
        p_state->status = NRFX_USBD_EP_OK;
    6d74:	4626      	mov	r6, r4
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    6d76:	f064 057f 	orn	r5, r4, #127	; 0x7f
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6d7a:	f014 0f08 	tst.w	r4, #8
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    6d7e:	b2ed      	uxtb	r5, r5
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6d80:	bf14      	ite	ne
    6d82:	4639      	movne	r1, r7
    6d84:	2140      	moveq	r1, #64	; 0x40
    6d86:	4628      	mov	r0, r5
    6d88:	f003 f999 	bl	a0be <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    6d8c:	4628      	mov	r0, r5
    6d8e:	f7ff fd15 	bl	67bc <ep_state_access>
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    6d92:	3401      	adds	r4, #1
    6d94:	2c09      	cmp	r4, #9
        p_state->status = NRFX_USBD_EP_OK;
    6d96:	7386      	strb	r6, [r0, #14]
        p_state->handler.feeder = NULL;
    6d98:	6006      	str	r6, [r0, #0]
        p_state->transfer_cnt = 0;
    6d9a:	6086      	str	r6, [r0, #8]
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    6d9c:	d1eb      	bne.n	6d76 <nrfx_usbd_init+0x16>
    6d9e:	2400      	movs	r4, #0
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6da0:	f240 17ff 	movw	r7, #511	; 0x1ff
        p_state->status = NRFX_USBD_EP_OK;
    6da4:	4625      	mov	r5, r4
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    6da6:	f014 0f08 	tst.w	r4, #8
    6daa:	b2e6      	uxtb	r6, r4
    6dac:	bf14      	ite	ne
    6dae:	4639      	movne	r1, r7
    6db0:	2140      	moveq	r1, #64	; 0x40
    6db2:	4630      	mov	r0, r6
    6db4:	f003 f983 	bl	a0be <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    6db8:	4630      	mov	r0, r6
    6dba:	f7ff fcff 	bl	67bc <ep_state_access>
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    6dbe:	3401      	adds	r4, #1
    6dc0:	2c09      	cmp	r4, #9
        p_state->status = NRFX_USBD_EP_OK;
    6dc2:	7385      	strb	r5, [r0, #14]
        p_state->handler.consumer = NULL;
    6dc4:	6005      	str	r5, [r0, #0]
        p_state->transfer_cnt = 0;
    6dc6:	6085      	str	r5, [r0, #8]
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    6dc8:	d1ed      	bne.n	6da6 <nrfx_usbd_init+0x46>
    return NRFX_SUCCESS;
    6dca:	4804      	ldr	r0, [pc, #16]	; (6ddc <nrfx_usbd_init+0x7c>)
}
    6dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NRFX_ERROR_INVALID_STATE;
    6dce:	4804      	ldr	r0, [pc, #16]	; (6de0 <nrfx_usbd_init+0x80>)
    6dd0:	e7fc      	b.n	6dcc <nrfx_usbd_init+0x6c>
    6dd2:	bf00      	nop
    6dd4:	20001c1e 	.word	0x20001c1e
    6dd8:	200019dc 	.word	0x200019dc
    6ddc:	0bad0000 	.word	0x0bad0000
    6de0:	0bad0005 	.word	0x0bad0005

00006de4 <nrfx_usbd_ep_transfer>:
}

nrfx_err_t nrfx_usbd_ep_transfer(
    nrfx_usbd_ep_t               ep,
    nrfx_usbd_transfer_t const * p_transfer)
{
    6de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6de8:	4604      	mov	r4, r0
	__asm__ volatile(
    6dea:	f04f 0320 	mov.w	r3, #32
    6dee:	f3ef 8611 	mrs	r6, BASEPRI
    6df2:	f383 8812 	msr	BASEPRI_MAX, r3
    6df6:	f3bf 8f6f 	isb	sy
    const uint8_t ep_bitpos = ep2bit(ep);
    NRFX_ASSERT(NULL != p_transfer);

    NRFX_CRITICAL_SECTION_ENTER();
    /* Setup data transaction can go only in one direction at a time */
    if ((NRF_USBD_EP_NR_GET(ep) == 0) && (ep != m_last_setup_dir))
    6dfa:	f010 090f 	ands.w	r9, r0, #15
    6dfe:	d103      	bne.n	6e08 <nrfx_usbd_ep_transfer+0x24>
    6e00:	4b27      	ldr	r3, [pc, #156]	; (6ea0 <nrfx_usbd_ep_transfer+0xbc>)
    6e02:	781b      	ldrb	r3, [r3, #0]
    6e04:	4283      	cmp	r3, r0
    6e06:	d147      	bne.n	6e98 <nrfx_usbd_ep_transfer+0xb4>
            (NRFX_USBD_ISO_DEBUG || (!NRF_USBD_EPISO_CHECK(ep))))
        {
            NRFX_LOG_DEBUG("Transfer failed: Invalid EPr\n");
        }
    }
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    6e08:	4b26      	ldr	r3, [pc, #152]	; (6ea4 <nrfx_usbd_ep_transfer+0xc0>)
    6e0a:	4f27      	ldr	r7, [pc, #156]	; (6ea8 <nrfx_usbd_ep_transfer+0xc4>)
    6e0c:	681a      	ldr	r2, [r3, #0]
    6e0e:	683b      	ldr	r3, [r7, #0]
    6e10:	43d2      	mvns	r2, r2
    6e12:	b292      	uxth	r2, r2
    const uint8_t ep_bitpos = ep2bit(ep);
    6e14:	4620      	mov	r0, r4
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    6e16:	431a      	orrs	r2, r3
    const uint8_t ep_bitpos = ep2bit(ep);
    6e18:	f003 f919 	bl	a04e <ep2bit>
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    6e1c:	f04f 0801 	mov.w	r8, #1
    6e20:	fa08 f800 	lsl.w	r8, r8, r0
    6e24:	ea12 0f08 	tst.w	r2, r8
    6e28:	d138      	bne.n	6e9c <nrfx_usbd_ep_transfer+0xb8>
            NRFX_LOG_DEBUG("Transfer failed: EP is busy");
        }
    }
    else
    {
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    6e2a:	4620      	mov	r0, r4
    6e2c:	f7ff fcc6 	bl	67bc <ep_state_access>
        /* Prepare transfer context and handler description */
        nrfx_usbd_transfer_t * p_context;
        if (NRF_USBD_EPIN_CHECK(ep))
        {
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    6e30:	230c      	movs	r3, #12
        if (NRF_USBD_EPIN_CHECK(ep))
    6e32:	0622      	lsls	r2, r4, #24
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    6e34:	4605      	mov	r5, r0
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    6e36:	fb03 f309 	mul.w	r3, r3, r9
        if (NRF_USBD_EPIN_CHECK(ep))
    6e3a:	d529      	bpl.n	6e90 <nrfx_usbd_ep_transfer+0xac>
    6e3c:	680a      	ldr	r2, [r1, #0]
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
            {
                /* RAM */
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    6e3e:	6888      	ldr	r0, [r1, #8]
    6e40:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    6e44:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    6e48:	f000 0001 	and.w	r0, r0, #1
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    6e4c:	d11d      	bne.n	6e8a <nrfx_usbd_ep_transfer+0xa6>
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    6e4e:	4a17      	ldr	r2, [pc, #92]	; (6eac <nrfx_usbd_ep_transfer+0xc8>)
    6e50:	4c17      	ldr	r4, [pc, #92]	; (6eb0 <nrfx_usbd_ep_transfer+0xcc>)
    6e52:	2800      	cmp	r0, #0
    6e54:	bf08      	it	eq
    6e56:	4622      	moveq	r2, r4
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    6e58:	4816      	ldr	r0, [pc, #88]	; (6eb4 <nrfx_usbd_ep_transfer+0xd0>)
    6e5a:	4403      	add	r3, r0
        }
        else
        {
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
            NRFX_ASSERT((p_transfer->p_data.rx == NULL) || (nrfx_is_in_ram(p_transfer->p_data.rx)));
            p_state->handler.consumer = nrfx_usbd_consumer;
    6e5c:	602a      	str	r2, [r5, #0]
        }
        *p_context = *p_transfer;
    6e5e:	c907      	ldmia	r1, {r0, r1, r2}
    6e60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        p_state->p_context = p_context;
    6e64:	606b      	str	r3, [r5, #4]

        p_state->transfer_cnt = 0;
    6e66:	2300      	movs	r3, #0
    6e68:	60ab      	str	r3, [r5, #8]
        p_state->status    =  NRFX_USBD_EP_OK;
    6e6a:	73ab      	strb	r3, [r5, #14]
        m_ep_dma_waiting   |= 1U << ep_bitpos;
    6e6c:	683b      	ldr	r3, [r7, #0]
        ret = NRFX_SUCCESS;
    6e6e:	4812      	ldr	r0, [pc, #72]	; (6eb8 <nrfx_usbd_ep_transfer+0xd4>)
        m_ep_dma_waiting   |= 1U << ep_bitpos;
    6e70:	ea43 0308 	orr.w	r3, r3, r8
    6e74:	603b      	str	r3, [r7, #0]
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6e76:	4b11      	ldr	r3, [pc, #68]	; (6ebc <nrfx_usbd_ep_transfer+0xd8>)
    6e78:	2280      	movs	r2, #128	; 0x80
    6e7a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	__asm__ volatile(
    6e7e:	f386 8811 	msr	BASEPRI, r6
    6e82:	f3bf 8f6f 	isb	sy
        usbd_int_rise();
    }
    NRFX_CRITICAL_SECTION_EXIT();
    return ret;
}
    6e86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    6e8a:	4a0d      	ldr	r2, [pc, #52]	; (6ec0 <nrfx_usbd_ep_transfer+0xdc>)
    6e8c:	4c0d      	ldr	r4, [pc, #52]	; (6ec4 <nrfx_usbd_ep_transfer+0xe0>)
    6e8e:	e7e0      	b.n	6e52 <nrfx_usbd_ep_transfer+0x6e>
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
    6e90:	4a0d      	ldr	r2, [pc, #52]	; (6ec8 <nrfx_usbd_ep_transfer+0xe4>)
    6e92:	4413      	add	r3, r2
            p_state->handler.consumer = nrfx_usbd_consumer;
    6e94:	4a0d      	ldr	r2, [pc, #52]	; (6ecc <nrfx_usbd_ep_transfer+0xe8>)
    6e96:	e7e1      	b.n	6e5c <nrfx_usbd_ep_transfer+0x78>
        ret = NRFX_ERROR_INVALID_ADDR;
    6e98:	480d      	ldr	r0, [pc, #52]	; (6ed0 <nrfx_usbd_ep_transfer+0xec>)
    6e9a:	e7f0      	b.n	6e7e <nrfx_usbd_ep_transfer+0x9a>
        ret = NRFX_ERROR_BUSY;
    6e9c:	480d      	ldr	r0, [pc, #52]	; (6ed4 <nrfx_usbd_ep_transfer+0xf0>)
    6e9e:	e7ee      	b.n	6e7e <nrfx_usbd_ep_transfer+0x9a>
    6ea0:	20001c1c 	.word	0x20001c1c
    6ea4:	200019d8 	.word	0x200019d8
    6ea8:	200019d4 	.word	0x200019d4
    6eac:	0000a027 	.word	0x0000a027
    6eb0:	0000a005 	.word	0x0000a005
    6eb4:	20001848 	.word	0x20001848
    6eb8:	0bad0000 	.word	0x0bad0000
    6ebc:	e000e100 	.word	0xe000e100
    6ec0:	00006931 	.word	0x00006931
    6ec4:	000068f9 	.word	0x000068f9
    6ec8:	200017dc 	.word	0x200017dc
    6ecc:	00009fd3 	.word	0x00009fd3
    6ed0:	0bad000a 	.word	0x0bad000a
    6ed4:	0bad000b 	.word	0x0bad000b

00006ed8 <nrfx_usbd_epout_size_get>:
    if (NRF_USBD_EPISO_CHECK(ep))
    6ed8:	f010 0f08 	tst.w	r0, #8
    6edc:	4b07      	ldr	r3, [pc, #28]	; (6efc <nrfx_usbd_epout_size_get+0x24>)
    6ede:	d006      	beq.n	6eee <nrfx_usbd_epout_size_get+0x16>
        size_t size_isoout = p_reg->SIZE.ISOOUT;
    6ee0:	f8d3 04c0 	ldr.w	r0, [r3, #1216]	; 0x4c0
            size_isoout = 0;
    6ee4:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    6ee8:	bf18      	it	ne
    6eea:	2000      	movne	r0, #0
    6eec:	4770      	bx	lr
    return p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    6eee:	f000 000f 	and.w	r0, r0, #15
    6ef2:	f500 7094 	add.w	r0, r0, #296	; 0x128
    6ef6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}

size_t nrfx_usbd_epout_size_get(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_epout_size_get(NRF_USBD, ep_to_hal(ep));
}
    6efa:	4770      	bx	lr
    6efc:	40027000 	.word	0x40027000

00006f00 <usbd_dmareq_process>:
{
    6f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (!m_dma_pending)
    6f04:	4e59      	ldr	r6, [pc, #356]	; (706c <usbd_dmareq_process+0x16c>)
    6f06:	7833      	ldrb	r3, [r6, #0]
{
    6f08:	b085      	sub	sp, #20
    if (!m_dma_pending)
    6f0a:	2b00      	cmp	r3, #0
    6f0c:	d173      	bne.n	6ff6 <usbd_dmareq_process+0xf6>
        while (0 != (req = m_ep_dma_waiting & m_ep_ready))
    6f0e:	f8df 8160 	ldr.w	r8, [pc, #352]	; 7070 <usbd_dmareq_process+0x170>
    6f12:	4d58      	ldr	r5, [pc, #352]	; (7074 <usbd_dmareq_process+0x174>)
    6f14:	f8d8 4000 	ldr.w	r4, [r8]
    6f18:	682b      	ldr	r3, [r5, #0]
    6f1a:	401c      	ands	r4, r3
    6f1c:	d06b      	beq.n	6ff6 <usbd_dmareq_process+0xf6>
            if (NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST && ((req & USBD_EPISO_BIT_MASK) != 0))
    6f1e:	f014 2301 	ands.w	r3, r4, #16777472	; 0x1000100
    return NRF_CTZ(req);
    6f22:	bf14      	ite	ne
    6f24:	fa93 f4a3 	rbitne	r4, r3
    6f28:	fa94 f4a4 	rbiteq	r4, r4
    6f2c:	fab4 f484 	clz	r4, r4
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    6f30:	f04f 0901 	mov.w	r9, #1
    6f34:	fa09 f904 	lsl.w	r9, r9, r4
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    6f38:	2c0f      	cmp	r4, #15
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    6f3a:	ea6f 0909 	mvn.w	r9, r9
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    6f3e:	d95d      	bls.n	6ffc <usbd_dmareq_process+0xfc>
    6f40:	3c10      	subs	r4, #16
    6f42:	b2e4      	uxtb	r4, r4
            usbd_ep_state_t * p_state = ep_state_access(ep);
    6f44:	4620      	mov	r0, r4
    6f46:	f7ff fc39 	bl	67bc <ep_state_access>
    6f4a:	4682      	mov	sl, r0
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    6f4c:	4620      	mov	r0, r4
    6f4e:	f7ff ffc3 	bl	6ed8 <nrfx_usbd_epout_size_get>
                continue_transfer = p_state->handler.consumer(
    6f52:	f8da 7000 	ldr.w	r7, [sl]
    6f56:	f8ba 200c 	ldrh.w	r2, [sl, #12]
    6f5a:	f8da 1004 	ldr.w	r1, [sl, #4]
    6f5e:	4603      	mov	r3, r0
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    6f60:	4683      	mov	fp, r0
                continue_transfer = p_state->handler.consumer(
    6f62:	a802      	add	r0, sp, #8
    6f64:	47b8      	blx	r7
                if (transfer.p_data.rx == NULL)
    6f66:	9b02      	ldr	r3, [sp, #8]
    6f68:	2b00      	cmp	r3, #0
    6f6a:	d153      	bne.n	7014 <usbd_dmareq_process+0x114>
                if (!continue_transfer)
    6f6c:	b908      	cbnz	r0, 6f72 <usbd_dmareq_process+0x72>
                    p_state->handler.consumer = NULL;
    6f6e:	f8ca 0000 	str.w	r0, [sl]
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6f72:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (NRF_USBD_EPIN_CHECK(ep))
    6f76:	b261      	sxtb	r1, r4
            if (var1 == 0x08)
    6f78:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    6f7c:	2b08      	cmp	r3, #8
        *((volatile uint32_t *)0x40027C1C) = 0x00000082;
    6f7e:	bf02      	ittt	eq
    6f80:	4b3d      	ldreq	r3, [pc, #244]	; (7078 <usbd_dmareq_process+0x178>)
    6f82:	2282      	moveq	r2, #130	; 0x82
    6f84:	f8c3 2c1c 	streq.w	r2, [r3, #3100]	; 0xc1c
    m_dma_pending = true;
    6f88:	2301      	movs	r3, #1
    6f8a:	7033      	strb	r3, [r6, #0]
            m_ep_ready &= ~(1U << pos);
    6f8c:	682b      	ldr	r3, [r5, #0]
            p_state->transfer_cnt += transfer.size;
    6f8e:	9a03      	ldr	r2, [sp, #12]
            nrf_usbd_ep_easydma_set(NRF_USBD, ep, transfer.p_data.addr, (uint32_t)transfer.size);
    6f90:	9802      	ldr	r0, [sp, #8]
            m_ep_ready &= ~(1U << pos);
    6f92:	ea03 0309 	and.w	r3, r3, r9
    6f96:	602b      	str	r3, [r5, #0]
            p_state->transfer_cnt += transfer.size;
    6f98:	f8da 3008 	ldr.w	r3, [sl, #8]
    if (NRF_USBD_EPIN_CHECK(ep))
    6f9c:	2900      	cmp	r1, #0
    6f9e:	4413      	add	r3, r2
    6fa0:	f8ca 3008 	str.w	r3, [sl, #8]
    6fa4:	f004 0508 	and.w	r5, r4, #8
    6fa8:	4b33      	ldr	r3, [pc, #204]	; (7078 <usbd_dmareq_process+0x178>)
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    6faa:	f004 040f 	and.w	r4, r4, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    6fae:	da4e      	bge.n	704e <usbd_dmareq_process+0x14e>
        if (NRF_USBD_EPISO_CHECK(ep))
    6fb0:	2d00      	cmp	r5, #0
    6fb2:	d044      	beq.n	703e <usbd_dmareq_process+0x13e>
            p_reg->ISOIN.PTR    = ptr;
    6fb4:	f8c3 06a0 	str.w	r0, [r3, #1696]	; 0x6a0
            p_reg->ISOIN.MAXCNT = maxcnt;
    6fb8:	f8c3 26a4 	str.w	r2, [r3, #1700]	; 0x6a4
    return (nrf_usbd_task_t)(
    6fbc:	2304      	movs	r3, #4
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    6fbe:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    return (volatile uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    6fc2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6fc6:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    6fca:	2201      	movs	r2, #1
    6fcc:	601a      	str	r2, [r3, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    6fce:	681b      	ldr	r3, [r3, #0]
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    6fd0:	4a2a      	ldr	r2, [pc, #168]	; (707c <usbd_dmareq_process+0x17c>)
    6fd2:	4b2b      	ldr	r3, [pc, #172]	; (7080 <usbd_dmareq_process+0x180>)
    6fd4:	ea13 0321 	ands.w	r3, r3, r1, asr #32
    6fd8:	bf38      	it	cc
    6fda:	4613      	movcc	r3, r2
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    6fdc:	4926      	ldr	r1, [pc, #152]	; (7078 <usbd_dmareq_process+0x178>)
    6fde:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    6fe2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6fe6:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    6fea:	681a      	ldr	r2, [r3, #0]
            while (!nrf_usbd_event_check(NRF_USBD, nrfx_usbd_ep_to_endevent(ep)) &&
    6fec:	b91a      	cbnz	r2, 6ff6 <usbd_dmareq_process+0xf6>
    6fee:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
    6ff2:	2a00      	cmp	r2, #0
    6ff4:	d0f9      	beq.n	6fea <usbd_dmareq_process+0xea>
}
    6ff6:	b005      	add	sp, #20
    6ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    6ffc:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            usbd_ep_state_t * p_state = ep_state_access(ep);
    7000:	4620      	mov	r0, r4
    7002:	f7ff fbdb 	bl	67bc <ep_state_access>
                continue_transfer = p_state->handler.feeder(
    7006:	6803      	ldr	r3, [r0, #0]
    7008:	8982      	ldrh	r2, [r0, #12]
    700a:	6841      	ldr	r1, [r0, #4]
            usbd_ep_state_t * p_state = ep_state_access(ep);
    700c:	4682      	mov	sl, r0
                continue_transfer = p_state->handler.feeder(
    700e:	a802      	add	r0, sp, #8
    7010:	4798      	blx	r3
    7012:	e7ab      	b.n	6f6c <usbd_dmareq_process+0x6c>
                else if (transfer.size < rx_size)
    7014:	9b03      	ldr	r3, [sp, #12]
    7016:	459b      	cmp	fp, r3
    7018:	d9a8      	bls.n	6f6c <usbd_dmareq_process+0x6c>
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    701a:	2702      	movs	r7, #2
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    701c:	4648      	mov	r0, r9
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    701e:	f88a 700e 	strb.w	r7, [sl, #14]
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    7022:	f7ff fcc5 	bl	69b0 <atomic_and.constprop.0.isra.0>
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    7026:	2306      	movs	r3, #6
    7028:	f88d 3004 	strb.w	r3, [sp, #4]
                    m_event_handler(&evt);
    702c:	4b15      	ldr	r3, [pc, #84]	; (7084 <usbd_dmareq_process+0x184>)
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    702e:	f88d 4006 	strb.w	r4, [sp, #6]
                    m_event_handler(&evt);
    7032:	681b      	ldr	r3, [r3, #0]
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    7034:	f88d 7007 	strb.w	r7, [sp, #7]
                    m_event_handler(&evt);
    7038:	a801      	add	r0, sp, #4
    703a:	4798      	blx	r3
                    continue;
    703c:	e76a      	b.n	6f14 <usbd_dmareq_process+0x14>
            p_reg->EPIN[epnr].PTR    = ptr;
    703e:	2514      	movs	r5, #20
    7040:	fb05 3304 	mla	r3, r5, r4, r3
    7044:	f8c3 0600 	str.w	r0, [r3, #1536]	; 0x600
            p_reg->EPIN[epnr].MAXCNT = maxcnt;
    7048:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    return (nrf_usbd_task_t)(
    704c:	e7b6      	b.n	6fbc <usbd_dmareq_process+0xbc>
        if (NRF_USBD_EPISO_CHECK(ep))
    704e:	b12d      	cbz	r5, 705c <usbd_dmareq_process+0x15c>
            p_reg->ISOOUT.PTR    = ptr;
    7050:	f8c3 07a0 	str.w	r0, [r3, #1952]	; 0x7a0
            p_reg->ISOOUT.MAXCNT = maxcnt;
    7054:	f8c3 27a4 	str.w	r2, [r3, #1956]	; 0x7a4
    7058:	2328      	movs	r3, #40	; 0x28
    705a:	e7b0      	b.n	6fbe <usbd_dmareq_process+0xbe>
            p_reg->EPOUT[epnr].PTR    = ptr;
    705c:	2514      	movs	r5, #20
    705e:	fb05 3304 	mla	r3, r5, r4, r3
    7062:	f8c3 0700 	str.w	r0, [r3, #1792]	; 0x700
            p_reg->EPOUT[epnr].MAXCNT = maxcnt;
    7066:	f8c3 2704 	str.w	r2, [r3, #1796]	; 0x704
    706a:	e7f5      	b.n	7058 <usbd_dmareq_process+0x158>
    706c:	20001c1b 	.word	0x20001c1b
    7070:	200019d4 	.word	0x200019d4
    7074:	200019d8 	.word	0x200019d8
    7078:	40027000 	.word	0x40027000
    707c:	0000ae24 	.word	0x0000ae24
    7080:	0000ae36 	.word	0x0000ae36
    7084:	200019dc 	.word	0x200019dc

00007088 <ev_epdata_handler>:
{
    7088:	b538      	push	{r3, r4, r5, lr}
    return p_reg->EPDATASTATUS;
    708a:	4b0f      	ldr	r3, [pc, #60]	; (70c8 <ev_epdata_handler+0x40>)
    708c:	f8d3 446c 	ldr.w	r4, [r3, #1132]	; 0x46c
    p_reg->EPDATASTATUS = flags;
    7090:	f8c3 446c 	str.w	r4, [r3, #1132]	; 0x46c
        dataepstatus &= ~(1UL << bitpos);
    7094:	2501      	movs	r5, #1
    while (dataepstatus)
    7096:	b91c      	cbnz	r4, 70a0 <ev_epdata_handler+0x18>
}
    7098:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        usbd_dmareq_process();
    709c:	f7ff bf30 	b.w	6f00 <usbd_dmareq_process>
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    70a0:	fa94 f3a4 	rbit	r3, r4
    70a4:	fab3 f383 	clz	r3, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    70a8:	2b0f      	cmp	r3, #15
    70aa:	bfc8      	it	gt
    70ac:	f1a3 0010 	subgt.w	r0, r3, #16
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    70b0:	4619      	mov	r1, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    70b2:	bfd4      	ite	le
    70b4:	f043 0080 	orrle.w	r0, r3, #128	; 0x80
    70b8:	b2c0      	uxtbgt	r0, r0
        dataepstatus &= ~(1UL << bitpos);
    70ba:	fa05 f303 	lsl.w	r3, r5, r3
    70be:	ea24 0403 	bic.w	r4, r4, r3
        (void)(usbd_ep_data_handler(ep, bitpos));
    70c2:	f7ff fcad 	bl	6a20 <usbd_ep_data_handler>
    70c6:	e7e6      	b.n	7096 <ev_epdata_handler+0xe>
    70c8:	40027000 	.word	0x40027000

000070cc <nrf_usbd_epout_dma_handler>:
{
    70cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    usbd_dma_pending_clear();
    70ce:	f7ff fc7f 	bl	69d0 <usbd_dma_pending_clear>
{
    70d2:	4604      	mov	r4, r0
    usbd_ep_state_t * p_state = ep_state_access(ep);
    70d4:	f7ff fb72 	bl	67bc <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    70d8:	7b83      	ldrb	r3, [r0, #14]
    70da:	2b03      	cmp	r3, #3
    70dc:	d10d      	bne.n	70fa <nrf_usbd_epout_dma_handler+0x2e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    70de:	4620      	mov	r0, r4
    70e0:	f002 ffb5 	bl	a04e <ep2bit>
    70e4:	2301      	movs	r3, #1
    70e6:	fa03 f000 	lsl.w	r0, r3, r0
    70ea:	43c0      	mvns	r0, r0
    70ec:	f7ff fc60 	bl	69b0 <atomic_and.constprop.0.isra.0>
}
    70f0:	b003      	add	sp, #12
    70f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    usbd_dmareq_process();
    70f6:	f7ff bf03 	b.w	6f00 <usbd_dmareq_process>
    else if (p_state->handler.consumer == NULL)
    70fa:	6805      	ldr	r5, [r0, #0]
    70fc:	2d00      	cmp	r5, #0
    70fe:	d1f7      	bne.n	70f0 <nrf_usbd_epout_dma_handler+0x24>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7100:	4620      	mov	r0, r4
    7102:	f002 ffa4 	bl	a04e <ep2bit>
    7106:	2301      	movs	r3, #1
    7108:	fa03 f000 	lsl.w	r0, r3, r0
    710c:	43c0      	mvns	r0, r0
    710e:	f7ff fc4f 	bl	69b0 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    7112:	2306      	movs	r3, #6
    7114:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    7118:	4b04      	ldr	r3, [pc, #16]	; (712c <nrf_usbd_epout_dma_handler+0x60>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    711a:	f88d 4006 	strb.w	r4, [sp, #6]
        m_event_handler(&evt);
    711e:	681b      	ldr	r3, [r3, #0]
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    7120:	f88d 5007 	strb.w	r5, [sp, #7]
        m_event_handler(&evt);
    7124:	a801      	add	r0, sp, #4
    7126:	4798      	blx	r3
    7128:	e7e2      	b.n	70f0 <nrf_usbd_epout_dma_handler+0x24>
    712a:	bf00      	nop
    712c:	200019dc 	.word	0x200019dc

00007130 <nrfx_usbd_ep_stall>:
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_Stall << USBD_EPSTALL_STALL_Pos) | ep;
    7130:	4b02      	ldr	r3, [pc, #8]	; (713c <nrfx_usbd_ep_stall+0xc>)
    7132:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    7136:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518

void nrfx_usbd_ep_stall(nrfx_usbd_ep_t ep)
{
    NRFX_LOG_DEBUG("USB: EP %x stalled.", ep);
    nrf_usbd_ep_stall(NRF_USBD, ep_to_hal(ep));
}
    713a:	4770      	bx	lr
    713c:	40027000 	.word	0x40027000

00007140 <nrfx_usbd_ep_stall_check>:
    if (NRF_USBD_EPISO_CHECK(ep))
    7140:	0702      	lsls	r2, r0, #28
    7142:	d413      	bmi.n	716c <nrfx_usbd_ep_stall_check+0x2c>
        return p_reg->HALTED.EPIN[epnr];
    7144:	f000 030f 	and.w	r3, r0, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    7148:	f010 0f80 	tst.w	r0, #128	; 0x80
    714c:	4a08      	ldr	r2, [pc, #32]	; (7170 <nrfx_usbd_ep_stall_check+0x30>)
        return p_reg->HALTED.EPOUT[epnr];
    714e:	bf0b      	itete	eq
    7150:	f503 7388 	addeq.w	r3, r3, #272	; 0x110
        return p_reg->HALTED.EPIN[epnr];
    7154:	f503 7384 	addne.w	r3, r3, #264	; 0x108
        return p_reg->HALTED.EPOUT[epnr];
    7158:	eb02 0283 	addeq.w	r2, r2, r3, lsl #2
        return p_reg->HALTED.EPIN[epnr];
    715c:	f852 0023 	ldrne.w	r0, [r2, r3, lsl #2]
        return p_reg->HALTED.EPOUT[epnr];
    7160:	bf08      	it	eq
    7162:	6850      	ldreq	r0, [r2, #4]
    return USBD_HALTED_EPOUT_GETSTATUS_Halted == nrf_usbd_halted_get(p_reg, ep);
    7164:	1e43      	subs	r3, r0, #1
    7166:	4258      	negs	r0, r3
    7168:	4158      	adcs	r0, r3
    716a:	4770      	bx	lr
        return false;
    716c:	2000      	movs	r0, #0
}

bool nrfx_usbd_ep_stall_check(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_ep_is_stall(NRF_USBD, ep_to_hal(ep));
}
    716e:	4770      	bx	lr
    7170:	40027000 	.word	0x40027000

00007174 <nrfx_usbd_ep_dtoggle_clear>:
    p_reg->DTOGGLE = ep | (NRF_USBD_DTOGGLE_NOP << USBD_DTOGGLE_VALUE_Pos);
    7174:	4b04      	ldr	r3, [pc, #16]	; (7188 <nrfx_usbd_ep_dtoggle_clear+0x14>)
    7176:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    p_reg->DTOGGLE = ep | (op << USBD_DTOGGLE_VALUE_Pos);
    717a:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    717e:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    (void) p_reg->DTOGGLE;
    7182:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c

void nrfx_usbd_ep_dtoggle_clear(nrfx_usbd_ep_t ep)
{
    nrf_usbd_dtoggle_set(NRF_USBD, ep, NRF_USBD_DTOGGLE_DATA0);
}
    7186:	4770      	bx	lr
    7188:	40027000 	.word	0x40027000

0000718c <nrfx_usbd_setup_get>:

void nrfx_usbd_setup_get(nrfx_usbd_setup_t * p_setup)
{
    718c:	b510      	push	{r4, lr}
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
    718e:	2208      	movs	r2, #8
    7190:	2100      	movs	r1, #0
{
    7192:	4604      	mov	r4, r0
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
    7194:	f002 fc2c 	bl	99f0 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    7198:	4b0e      	ldr	r3, [pc, #56]	; (71d4 <nrfx_usbd_setup_get+0x48>)
    719a:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    719e:	7022      	strb	r2, [r4, #0]
    return (uint8_t)(p_reg->BREQUEST);
    71a0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    71a4:	7062      	strb	r2, [r4, #1]
    const uint16_t val = p_reg->WVALUEL;
    71a6:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    71aa:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    71ae:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->bmRequestType = nrf_usbd_setup_bmrequesttype_get(NRF_USBD);
    p_setup->bRequest      = nrf_usbd_setup_brequest_get(NRF_USBD);
    p_setup->wValue        = nrf_usbd_setup_wvalue_get(NRF_USBD);
    71b2:	8062      	strh	r2, [r4, #2]
    const uint16_t val = p_reg->WINDEXL;
    71b4:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    71b8:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    71bc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->wIndex        = nrf_usbd_setup_windex_get(NRF_USBD);
    71c0:	80a2      	strh	r2, [r4, #4]
    const uint16_t val = p_reg->WLENGTHL;
    71c2:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    71c6:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
    71ca:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    p_setup->wLength       = nrf_usbd_setup_wlength_get(NRF_USBD);
    71ce:	80e3      	strh	r3, [r4, #6]
}
    71d0:	bd10      	pop	{r4, pc}
    71d2:	bf00      	nop
    71d4:	40027000 	.word	0x40027000

000071d8 <nrfx_usbd_setup_data_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    71d8:	4b02      	ldr	r3, [pc, #8]	; (71e4 <nrfx_usbd_setup_data_clear+0xc>)
    71da:	2201      	movs	r2, #1
    71dc:	64da      	str	r2, [r3, #76]	; 0x4c
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    71de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

void nrfx_usbd_setup_data_clear(void)
{
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0RCVOUT);
}
    71e0:	4770      	bx	lr
    71e2:	bf00      	nop
    71e4:	40027000 	.word	0x40027000

000071e8 <ev_dma_epout0_handler>:
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    71e8:	b513      	push	{r0, r1, r4, lr}
    usbd_dma_pending_clear();
    71ea:	f7ff fbf1 	bl	69d0 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    71ee:	4b10      	ldr	r3, [pc, #64]	; (7230 <ev_dma_epout0_handler+0x48>)
    71f0:	7b9a      	ldrb	r2, [r3, #14]
    71f2:	2a03      	cmp	r2, #3
    71f4:	d106      	bne.n	7204 <ev_dma_epout0_handler+0x1c>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    71f6:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    71fa:	b002      	add	sp, #8
    71fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7200:	f7ff bbd6 	b.w	69b0 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.consumer == NULL)
    7204:	681c      	ldr	r4, [r3, #0]
    7206:	b974      	cbnz	r4, 7226 <ev_dma_epout0_handler+0x3e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7208:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
    720c:	f7ff fbd0 	bl	69b0 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    7210:	2306      	movs	r3, #6
    7212:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    7216:	4b07      	ldr	r3, [pc, #28]	; (7234 <ev_dma_epout0_handler+0x4c>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    7218:	f8ad 4006 	strh.w	r4, [sp, #6]
        m_event_handler(&evt);
    721c:	681b      	ldr	r3, [r3, #0]
    721e:	a801      	add	r0, sp, #4
    7220:	4798      	blx	r3
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    7222:	b002      	add	sp, #8
    7224:	bd10      	pop	{r4, pc}
    7226:	b002      	add	sp, #8
    7228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrfx_usbd_setup_data_clear();
    722c:	f7ff bfd4 	b.w	71d8 <nrfx_usbd_setup_data_clear>
    7230:	200018b4 	.word	0x200018b4
    7234:	200019dc 	.word	0x200019dc

00007238 <nrfx_usbd_setup_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    7238:	4b02      	ldr	r3, [pc, #8]	; (7244 <nrfx_usbd_setup_clear+0xc>)
    723a:	2201      	movs	r2, #1
    723c:	651a      	str	r2, [r3, #80]	; 0x50
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    723e:	6d1b      	ldr	r3, [r3, #80]	; 0x50

void nrfx_usbd_setup_clear(void)
{
    NRFX_LOG_DEBUG(">> ep0status >>");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STATUS);
}
    7240:	4770      	bx	lr
    7242:	bf00      	nop
    7244:	40027000 	.word	0x40027000

00007248 <nrfx_usbd_setup_stall>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    7248:	4b02      	ldr	r3, [pc, #8]	; (7254 <nrfx_usbd_setup_stall+0xc>)
    724a:	2201      	movs	r2, #1
    724c:	655a      	str	r2, [r3, #84]	; 0x54
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    724e:	6d5b      	ldr	r3, [r3, #84]	; 0x54

void nrfx_usbd_setup_stall(void)
{
    NRFX_LOG_DEBUG("Setup stalled.");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STALL);
}
    7250:	4770      	bx	lr
    7252:	bf00      	nop
    7254:	40027000 	.word	0x40027000

00007258 <nrfx_usbd_last_setup_dir_get>:

nrfx_usbd_ep_t nrfx_usbd_last_setup_dir_get(void)
{
    return m_last_setup_dir;
}
    7258:	4b01      	ldr	r3, [pc, #4]	; (7260 <nrfx_usbd_last_setup_dir_get+0x8>)
    725a:	7818      	ldrb	r0, [r3, #0]
    725c:	4770      	bx	lr
    725e:	bf00      	nop
    7260:	20001c1c 	.word	0x20001c1c

00007264 <nrfx_usbd_transfer_out_drop>:

void nrfx_usbd_transfer_out_drop(nrfx_usbd_ep_t ep)
{
    7264:	b510      	push	{r4, lr}
    7266:	4602      	mov	r2, r0
	__asm__ volatile(
    7268:	f04f 0320 	mov.w	r3, #32
    726c:	f3ef 8411 	mrs	r4, BASEPRI
    7270:	f383 8812 	msr	BASEPRI_MAX, r3
    7274:	f3bf 8f6f 	isb	sy
    NRFX_ASSERT(NRF_USBD_EPOUT_CHECK(ep));

    NRFX_CRITICAL_SECTION_ENTER();
    m_ep_ready &= ~(1U << ep2bit(ep));
    7278:	f002 fee9 	bl	a04e <ep2bit>
    727c:	490d      	ldr	r1, [pc, #52]	; (72b4 <nrfx_usbd_transfer_out_drop+0x50>)
    727e:	2301      	movs	r3, #1
    7280:	fa03 f000 	lsl.w	r0, r3, r0
    7284:	680b      	ldr	r3, [r1, #0]
    7286:	ea23 0300 	bic.w	r3, r3, r0
    728a:	600b      	str	r3, [r1, #0]
    if (!NRF_USBD_EPISO_CHECK(ep))
    728c:	f012 0108 	ands.w	r1, r2, #8
    7290:	d10a      	bne.n	72a8 <nrfx_usbd_transfer_out_drop+0x44>
    p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)] = 0;
    7292:	f002 030f 	and.w	r3, r2, #15
    7296:	009b      	lsls	r3, r3, #2
    7298:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    729c:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    72a0:	f8c3 14a0 	str.w	r1, [r3, #1184]	; 0x4a0
    (void) p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    72a4:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
	__asm__ volatile(
    72a8:	f384 8811 	msr	BASEPRI, r4
    72ac:	f3bf 8f6f 	isb	sy
    {
        nrf_usbd_epout_clear(NRF_USBD, ep);
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    72b0:	bd10      	pop	{r4, pc}
    72b2:	bf00      	nop
    72b4:	200019d8 	.word	0x200019d8

000072b8 <usbd_ep_abort>:
{
    72b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    72ba:	4601      	mov	r1, r0
	__asm__ volatile(
    72bc:	f04f 0320 	mov.w	r3, #32
    72c0:	f3ef 8511 	mrs	r5, BASEPRI
    72c4:	f383 8812 	msr	BASEPRI_MAX, r3
    72c8:	f3bf 8f6f 	isb	sy
    usbd_ep_state_t * p_state = ep_state_access(ep);
    72cc:	f7ff fa76 	bl	67bc <ep_state_access>
    72d0:	4606      	mov	r6, r0
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    72d2:	4608      	mov	r0, r1
    72d4:	f002 febb 	bl	a04e <ep2bit>
    72d8:	2201      	movs	r2, #1
    if (NRF_USBD_EPOUT_CHECK(ep))
    72da:	f011 0f80 	tst.w	r1, #128	; 0x80
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    72de:	fa02 f200 	lsl.w	r2, r2, r0
    72e2:	482e      	ldr	r0, [pc, #184]	; (739c <usbd_ep_abort+0xe4>)
    if (NRF_USBD_EPOUT_CHECK(ep))
    72e4:	d119      	bne.n	731a <usbd_ep_abort+0x62>
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    72e6:	6803      	ldr	r3, [r0, #0]
    72e8:	ea32 0303 	bics.w	r3, r2, r3
    72ec:	d00a      	beq.n	7304 <usbd_ep_abort+0x4c>
            nrfx_usbd_transfer_out_drop(ep);
    72ee:	4608      	mov	r0, r1
    72f0:	f7ff ffb8 	bl	7264 <nrfx_usbd_transfer_out_drop>
        p_state->status = NRFX_USBD_EP_ABORTED;
    72f4:	2303      	movs	r3, #3
    72f6:	73b3      	strb	r3, [r6, #14]
	__asm__ volatile(
    72f8:	f385 8811 	msr	BASEPRI, r5
    72fc:	f3bf 8f6f 	isb	sy
}
    7300:	b003      	add	sp, #12
    7302:	bdf0      	pop	{r4, r5, r6, r7, pc}
            p_state->handler.consumer = NULL;
    7304:	6033      	str	r3, [r6, #0]
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    7306:	6803      	ldr	r3, [r0, #0]
            m_ep_ready &= ~(1U << ep2bit(ep));
    7308:	4925      	ldr	r1, [pc, #148]	; (73a0 <usbd_ep_abort+0xe8>)
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    730a:	ea23 0302 	bic.w	r3, r3, r2
    730e:	6003      	str	r3, [r0, #0]
            m_ep_ready &= ~(1U << ep2bit(ep));
    7310:	680b      	ldr	r3, [r1, #0]
    7312:	ea23 0302 	bic.w	r3, r3, r2
    7316:	600b      	str	r3, [r1, #0]
    7318:	e7ec      	b.n	72f4 <usbd_ep_abort+0x3c>
        if(!NRF_USBD_EPISO_CHECK(ep))
    731a:	070b      	lsls	r3, r1, #28
    731c:	d415      	bmi.n	734a <usbd_ep_abort+0x92>
            if(ep != NRFX_USBD_EPIN0)
    731e:	2980      	cmp	r1, #128	; 0x80
    7320:	4b20      	ldr	r3, [pc, #128]	; (73a4 <usbd_ep_abort+0xec>)
    7322:	d02f      	beq.n	7384 <usbd_ep_abort+0xcc>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B6 + (2u * (NRF_USBD_EP_NR_GET(ep) - 1));
    7324:	f001 040f 	and.w	r4, r1, #15
    7328:	f204 34da 	addw	r4, r4, #986	; 0x3da
    732c:	0064      	lsls	r4, r4, #1
    732e:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    7332:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    7336:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    733a:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    733c:	f044 0402 	orr.w	r4, r4, #2
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    7340:	433c      	orrs	r4, r7
    7342:	f8c3 4804 	str.w	r4, [r3, #2052]	; 0x804
                (void)(*((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)));
    7346:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
        if ((m_ep_dma_waiting | (~m_ep_ready)) & (1U << ep2bit(ep)))
    734a:	4f15      	ldr	r7, [pc, #84]	; (73a0 <usbd_ep_abort+0xe8>)
    734c:	6804      	ldr	r4, [r0, #0]
    734e:	683b      	ldr	r3, [r7, #0]
    7350:	ea64 0c03 	orn	ip, r4, r3
    7354:	ea1c 0f02 	tst.w	ip, r2
    7358:	d0ce      	beq.n	72f8 <usbd_ep_abort+0x40>
            m_ep_ready       |=   1U << ep2bit(ep) ;
    735a:	4313      	orrs	r3, r2
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    735c:	ea24 0402 	bic.w	r4, r4, r2
            m_ep_ready       |=   1U << ep2bit(ep) ;
    7360:	603b      	str	r3, [r7, #0]
            p_state->handler.feeder = NULL;
    7362:	2300      	movs	r3, #0
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    7364:	6004      	str	r4, [r0, #0]
            p_state->handler.feeder = NULL;
    7366:	6033      	str	r3, [r6, #0]
            p_state->status = NRFX_USBD_EP_ABORTED;
    7368:	2303      	movs	r3, #3
    736a:	73b3      	strb	r3, [r6, #14]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    736c:	f88d 3007 	strb.w	r3, [sp, #7]
            m_event_handler(&evt);
    7370:	4b0d      	ldr	r3, [pc, #52]	; (73a8 <usbd_ep_abort+0xf0>)
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    7372:	f88d 1006 	strb.w	r1, [sp, #6]
    7376:	2206      	movs	r2, #6
            m_event_handler(&evt);
    7378:	681b      	ldr	r3, [r3, #0]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    737a:	f88d 2004 	strb.w	r2, [sp, #4]
            m_event_handler(&evt);
    737e:	a801      	add	r0, sp, #4
    7380:	4798      	blx	r3
    7382:	e7b9      	b.n	72f8 <usbd_ep_abort+0x40>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B4;
    7384:	f240 74b4 	movw	r4, #1972	; 0x7b4
    7388:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    738c:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    7390:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    7394:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    7396:	f044 0404 	orr.w	r4, r4, #4
    739a:	e7d1      	b.n	7340 <usbd_ep_abort+0x88>
    739c:	200019d4 	.word	0x200019d4
    73a0:	200019d8 	.word	0x200019d8
    73a4:	40027000 	.word	0x40027000
    73a8:	200019dc 	.word	0x200019dc

000073ac <ev_setup_handler>:
{
    73ac:	b573      	push	{r0, r1, r4, r5, r6, lr}
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    73ae:	4b14      	ldr	r3, [pc, #80]	; (7400 <ev_setup_handler+0x54>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    73b0:	4c14      	ldr	r4, [pc, #80]	; (7404 <ev_setup_handler+0x58>)
    73b2:	f8d3 5480 	ldr.w	r5, [r3, #1152]	; 0x480
    73b6:	6823      	ldr	r3, [r4, #0]
        & (1U <<ep2bit(m_last_setup_dir)))
    73b8:	4e13      	ldr	r6, [pc, #76]	; (7408 <ev_setup_handler+0x5c>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    73ba:	43da      	mvns	r2, r3
    73bc:	4b13      	ldr	r3, [pc, #76]	; (740c <ev_setup_handler+0x60>)
        & (1U <<ep2bit(m_last_setup_dir)))
    73be:	7831      	ldrb	r1, [r6, #0]
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    73c0:	681b      	ldr	r3, [r3, #0]
    73c2:	b292      	uxth	r2, r2
        & (1U <<ep2bit(m_last_setup_dir)))
    73c4:	4608      	mov	r0, r1
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    73c6:	431a      	orrs	r2, r3
        & (1U <<ep2bit(m_last_setup_dir)))
    73c8:	f002 fe41 	bl	a04e <ep2bit>
    73cc:	2301      	movs	r3, #1
    73ce:	4083      	lsls	r3, r0
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    73d0:	4213      	tst	r3, r2
    73d2:	d002      	beq.n	73da <ev_setup_handler+0x2e>
        usbd_ep_abort(m_last_setup_dir);
    73d4:	4608      	mov	r0, r1
    73d6:	f7ff ff6f 	bl	72b8 <usbd_ep_abort>
        NRFX_USBD_EPOUT0 : NRFX_USBD_EPIN0;
    73da:	f025 057f 	bic.w	r5, r5, #127	; 0x7f
    (void)(NRFX_ATOMIC_FETCH_AND(
    73de:	f06f 1001 	mvn.w	r0, #65537	; 0x10001
    m_last_setup_dir =
    73e2:	7035      	strb	r5, [r6, #0]
    (void)(NRFX_ATOMIC_FETCH_AND(
    73e4:	f7ff fae4 	bl	69b0 <atomic_and.constprop.0.isra.0>
    m_ep_ready |= 1U << ep2bit(NRFX_USBD_EPIN0);
    73e8:	6823      	ldr	r3, [r4, #0]
    73ea:	f043 0301 	orr.w	r3, r3, #1
    73ee:	6023      	str	r3, [r4, #0]
    const nrfx_usbd_evt_t evt = {
    73f0:	2305      	movs	r3, #5
    73f2:	9301      	str	r3, [sp, #4]
    m_event_handler(&evt);
    73f4:	4b06      	ldr	r3, [pc, #24]	; (7410 <ev_setup_handler+0x64>)
    73f6:	a801      	add	r0, sp, #4
    73f8:	681b      	ldr	r3, [r3, #0]
    73fa:	4798      	blx	r3
}
    73fc:	b002      	add	sp, #8
    73fe:	bd70      	pop	{r4, r5, r6, pc}
    7400:	40027000 	.word	0x40027000
    7404:	200019d8 	.word	0x200019d8
    7408:	20001c1c 	.word	0x20001c1c
    740c:	200019d4 	.word	0x200019d4
    7410:	200019dc 	.word	0x200019dc

00007414 <nrfx_usbd_irq_handler>:
{
    7414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return p_reg->INTENSET;
    7418:	4b1a      	ldr	r3, [pc, #104]	; (7484 <nrfx_usbd_irq_handler+0x70>)
    741a:	f8d3 0304 	ldr.w	r0, [r3, #772]	; 0x304
    uint32_t active = 0;
    741e:	2300      	movs	r3, #0
            active |= 1UL << event_nr;
    7420:	2401      	movs	r4, #1
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    7422:	461d      	mov	r5, r3
    while (to_process)
    7424:	b970      	cbnz	r0, 7444 <nrfx_usbd_irq_handler+0x30>
        m_isr[event_nr]();
    7426:	4f18      	ldr	r7, [pc, #96]	; (7488 <nrfx_usbd_irq_handler+0x74>)
    bool setup_active = 0 != (active & NRF_USBD_INT_EP0SETUP_MASK);
    7428:	f403 0600 	and.w	r6, r3, #8388608	; 0x800000
    active &= ~NRF_USBD_INT_EP0SETUP_MASK;
    742c:	f423 0400 	bic.w	r4, r3, #8388608	; 0x800000
        active &= ~(1UL << event_nr);
    7430:	f04f 0801 	mov.w	r8, #1
    while (active)
    7434:	b9bc      	cbnz	r4, 7466 <nrfx_usbd_irq_handler+0x52>
    usbd_dmareq_process();
    7436:	f7ff fd63 	bl	6f00 <usbd_dmareq_process>
    if (setup_active)
    743a:	b306      	cbz	r6, 747e <nrfx_usbd_irq_handler+0x6a>
}
    743c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        m_isr[USBD_INTEN_EP0SETUP_Pos]();
    7440:	f7ff bfb4 	b.w	73ac <ev_setup_handler>
        uint8_t event_nr = NRF_CTZ(to_process);
    7444:	fa90 f2a0 	rbit	r2, r0
    7448:	fab2 f282 	clz	r2, r2
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    744c:	490f      	ldr	r1, [pc, #60]	; (748c <nrfx_usbd_irq_handler+0x78>)
}

NRF_STATIC_INLINE uint32_t nrfx_bitpos_to_event(uint32_t bit)
{
    static const uint32_t event_reg_offset = 0x100u;
    return event_reg_offset + (bit * sizeof(uint32_t));
    744e:	0096      	lsls	r6, r2, #2
    7450:	4431      	add	r1, r6
            active |= 1UL << event_nr;
    7452:	fa04 f202 	lsl.w	r2, r4, r2
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    7456:	680e      	ldr	r6, [r1, #0]
    if (ret)
    7458:	b116      	cbz	r6, 7460 <nrfx_usbd_irq_handler+0x4c>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    745a:	600d      	str	r5, [r1, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    745c:	6809      	ldr	r1, [r1, #0]
    745e:	4313      	orrs	r3, r2
        to_process &= ~(1UL << event_nr);
    7460:	ea20 0002 	bic.w	r0, r0, r2
    7464:	e7de      	b.n	7424 <nrfx_usbd_irq_handler+0x10>
        uint8_t event_nr = NRF_CTZ(active);
    7466:	fa94 f5a4 	rbit	r5, r4
    746a:	fab5 f585 	clz	r5, r5
        m_isr[event_nr]();
    746e:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
        active &= ~(1UL << event_nr);
    7472:	fa08 f505 	lsl.w	r5, r8, r5
        m_isr[event_nr]();
    7476:	4798      	blx	r3
        active &= ~(1UL << event_nr);
    7478:	ea24 0405 	bic.w	r4, r4, r5
    747c:	e7da      	b.n	7434 <nrfx_usbd_irq_handler+0x20>
}
    747e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7482:	bf00      	nop
    7484:	40027000 	.word	0x40027000
    7488:	0000ad1c 	.word	0x0000ad1c
    748c:	40027100 	.word	0x40027100

00007490 <nrfx_usbd_stop>:
{
    7490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7492:	4b1b      	ldr	r3, [pc, #108]	; (7500 <nrfx_usbd_stop+0x70>)
    7494:	2280      	movs	r2, #128	; 0x80
    7496:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    if (NRFX_IRQ_IS_ENABLED(USBD_IRQn))
    749a:	2027      	movs	r0, #39	; 0x27
    749c:	f7fc f82e 	bl	34fc <arch_irq_is_enabled>
    74a0:	b1b8      	cbz	r0, 74d2 <nrfx_usbd_stop+0x42>
    uint32_t ep_waiting = m_ep_dma_waiting | (m_ep_ready & NRFX_USBD_EPOUT_BIT_MASK);
    74a2:	4e18      	ldr	r6, [pc, #96]	; (7504 <nrfx_usbd_stop+0x74>)
    74a4:	4b18      	ldr	r3, [pc, #96]	; (7508 <nrfx_usbd_stop+0x78>)
    74a6:	6834      	ldr	r4, [r6, #0]
    74a8:	681b      	ldr	r3, [r3, #0]
    74aa:	0c24      	lsrs	r4, r4, #16
    74ac:	0424      	lsls	r4, r4, #16
    74ae:	431c      	orrs	r4, r3
        ep_waiting &= ~(1U << bitpos);
    74b0:	2701      	movs	r7, #1
    while (0 != ep_waiting)
    74b2:	b97c      	cbnz	r4, 74d4 <nrfx_usbd_stop+0x44>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Disabled << USBD_USBPULLUP_CONNECT_Pos;
    74b4:	4d15      	ldr	r5, [pc, #84]	; (750c <nrfx_usbd_stop+0x7c>)
    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    74b6:	f240 13ff 	movw	r3, #511	; 0x1ff
    74ba:	6033      	str	r3, [r6, #0]
        NRFX_IRQ_DISABLE(USBD_IRQn);
    74bc:	2027      	movs	r0, #39	; 0x27
    74be:	f8c5 4504 	str.w	r4, [r5, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
    74c2:	f8d5 3504 	ldr.w	r3, [r5, #1284]	; 0x504
    74c6:	f7fc f805 	bl	34d4 <arch_irq_disable>
    p_reg->INTENCLR = mask;
    74ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    74ce:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
}
    74d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t bitpos = NRF_CTZ(ep_waiting);
    74d4:	fa94 f5a4 	rbit	r5, r4
    74d8:	fab5 f585 	clz	r5, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    74dc:	2d0f      	cmp	r5, #15
        uint8_t bitpos = NRF_CTZ(ep_waiting);
    74de:	4628      	mov	r0, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    74e0:	bfc6      	itte	gt
    74e2:	f1a5 0010 	subgt.w	r0, r5, #16
    74e6:	b2c0      	uxtbgt	r0, r0
    74e8:	f040 0080 	orrle.w	r0, r0, #128	; 0x80
        if (!NRF_USBD_EPISO_CHECK(bit2ep(bitpos)))
    74ec:	0703      	lsls	r3, r0, #28
    74ee:	d401      	bmi.n	74f4 <nrfx_usbd_stop+0x64>
            usbd_ep_abort(bit2ep(bitpos));
    74f0:	f7ff fee2 	bl	72b8 <usbd_ep_abort>
        ep_waiting &= ~(1U << bitpos);
    74f4:	fa07 f505 	lsl.w	r5, r7, r5
    74f8:	ea24 0405 	bic.w	r4, r4, r5
    74fc:	e7d9      	b.n	74b2 <nrfx_usbd_stop+0x22>
    74fe:	bf00      	nop
    7500:	e000e100 	.word	0xe000e100
    7504:	200019d8 	.word	0x200019d8
    7508:	200019d4 	.word	0x200019d4
    750c:	40027000 	.word	0x40027000

00007510 <nrfx_usbd_disable>:
{
    7510:	b508      	push	{r3, lr}
    nrfx_usbd_stop();
    7512:	f7ff ffbd 	bl	7490 <nrfx_usbd_stop>
    return p_reg->INTENSET;
    7516:	4b08      	ldr	r3, [pc, #32]	; (7538 <nrfx_usbd_disable+0x28>)
    7518:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    p_reg->INTENCLR = mask;
    751c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Disabled << USBD_ENABLE_ENABLE_Pos;
    7520:	2200      	movs	r2, #0
    7522:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    7526:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
    usbd_dma_pending_clear();
    752a:	f7ff fa51 	bl	69d0 <usbd_dma_pending_clear>
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    752e:	4b03      	ldr	r3, [pc, #12]	; (753c <nrfx_usbd_disable+0x2c>)
    7530:	2201      	movs	r2, #1
    7532:	701a      	strb	r2, [r3, #0]
}
    7534:	bd08      	pop	{r3, pc}
    7536:	bf00      	nop
    7538:	40027000 	.word	0x40027000
    753c:	20001c1e 	.word	0x20001c1e

00007540 <nrfx_usbd_ep_disable>:
{
    7540:	b510      	push	{r4, lr}
    7542:	4604      	mov	r4, r0
    usbd_ep_abort(ep);
    7544:	f7ff feb8 	bl	72b8 <usbd_ep_abort>
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    7548:	4a10      	ldr	r2, [pc, #64]	; (758c <nrfx_usbd_ep_disable+0x4c>)
    if (NRF_USBD_EPIN_CHECK(ep))
    754a:	f014 0f80 	tst.w	r4, #128	; 0x80
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    754e:	f004 000f 	and.w	r0, r4, #15
        p_reg->EPINEN &= ~(1UL << epnr);
    7552:	f04f 0301 	mov.w	r3, #1
    7556:	bf14      	ite	ne
    7558:	f8d2 1510 	ldrne.w	r1, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    755c:	f8d2 1514 	ldreq.w	r1, [r2, #1300]	; 0x514
        p_reg->EPINEN &= ~(1UL << epnr);
    7560:	fa03 f300 	lsl.w	r3, r3, r0
    7564:	ea6f 0303 	mvn.w	r3, r3
    7568:	bf15      	itete	ne
    756a:	400b      	andne	r3, r1
        p_reg->EPOUTEN &= ~(1UL << epnr);
    756c:	400b      	andeq	r3, r1
        p_reg->EPINEN &= ~(1UL << epnr);
    756e:	f8c2 3510 	strne.w	r3, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    7572:	f8c2 3514 	streq.w	r3, [r2, #1300]	; 0x514
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    7576:	bf14      	ite	ne
    7578:	4b05      	ldrne	r3, [pc, #20]	; (7590 <nrfx_usbd_ep_disable+0x50>)
    757a:	4b06      	ldreq	r3, [pc, #24]	; (7594 <nrfx_usbd_ep_disable+0x54>)
    757c:	5c1a      	ldrb	r2, [r3, r0]
    757e:	2301      	movs	r3, #1
    7580:	4093      	lsls	r3, r2
    p_reg->INTENCLR = mask;
    7582:	4a02      	ldr	r2, [pc, #8]	; (758c <nrfx_usbd_ep_disable+0x4c>)
    7584:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
}
    7588:	bd10      	pop	{r4, pc}
    758a:	bf00      	nop
    758c:	40027000 	.word	0x40027000
    7590:	0000b0a4 	.word	0x0000b0a4
    7594:	0000b09b 	.word	0x0000b09b

00007598 <nrfx_usbd_ep_enable>:
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    7598:	f010 0f80 	tst.w	r0, #128	; 0x80
{
    759c:	b570      	push	{r4, r5, r6, lr}
    759e:	4924      	ldr	r1, [pc, #144]	; (7630 <nrfx_usbd_ep_enable+0x98>)
    75a0:	4604      	mov	r4, r0
    75a2:	f000 030f 	and.w	r3, r0, #15
    75a6:	f04f 0501 	mov.w	r5, #1
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    75aa:	d012      	beq.n	75d2 <nrfx_usbd_ep_enable+0x3a>
    75ac:	4a21      	ldr	r2, [pc, #132]	; (7634 <nrfx_usbd_ep_enable+0x9c>)
    75ae:	5cd2      	ldrb	r2, [r2, r3]
    75b0:	fa05 f202 	lsl.w	r2, r5, r2
    p_reg->INTENSET = mask;
    75b4:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
        return 0 != (p_reg->EPINEN & (1UL << epnr));
    75b8:	f8d1 2510 	ldr.w	r2, [r1, #1296]	; 0x510
    75bc:	40da      	lsrs	r2, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    75be:	07d0      	lsls	r0, r2, #31
    75c0:	d406      	bmi.n	75d0 <nrfx_usbd_ep_enable+0x38>
        p_reg->EPINEN |= 1UL << epnr;
    75c2:	f8d1 2510 	ldr.w	r2, [r1, #1296]	; 0x510
    75c6:	fa05 f303 	lsl.w	r3, r5, r3
    75ca:	4313      	orrs	r3, r2
    75cc:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
}
    75d0:	bd70      	pop	{r4, r5, r6, pc}
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    75d2:	4a19      	ldr	r2, [pc, #100]	; (7638 <nrfx_usbd_ep_enable+0xa0>)
    75d4:	5cd2      	ldrb	r2, [r2, r3]
    75d6:	fa05 f202 	lsl.w	r2, r5, r2
    p_reg->INTENSET = mask;
    75da:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
        return 0 != (p_reg->EPOUTEN & (1UL << epnr));
    75de:	f8d1 2514 	ldr.w	r2, [r1, #1300]	; 0x514
    75e2:	40da      	lsrs	r2, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    75e4:	07d2      	lsls	r2, r2, #31
    75e6:	d4f3      	bmi.n	75d0 <nrfx_usbd_ep_enable+0x38>
        p_reg->EPOUTEN |= 1UL << epnr;
    75e8:	f8d1 6514 	ldr.w	r6, [r1, #1300]	; 0x514
    75ec:	fa05 f203 	lsl.w	r2, r5, r3
    75f0:	4332      	orrs	r2, r6
    75f2:	f8c1 2514 	str.w	r2, [r1, #1300]	; 0x514
    if ((NRF_USBD_EP_NR_GET(ep) != 0) &&
    75f6:	2b00      	cmp	r3, #0
    75f8:	d0ea      	beq.n	75d0 <nrfx_usbd_ep_enable+0x38>
        NRF_USBD_EPOUT_CHECK(ep) &&
    75fa:	0703      	lsls	r3, r0, #28
    75fc:	d4e8      	bmi.n	75d0 <nrfx_usbd_ep_enable+0x38>
	__asm__ volatile(
    75fe:	f04f 0320 	mov.w	r3, #32
    7602:	f3ef 8611 	mrs	r6, BASEPRI
    7606:	f383 8812 	msr	BASEPRI_MAX, r3
    760a:	f3bf 8f6f 	isb	sy
        nrfx_usbd_transfer_out_drop(ep);
    760e:	f7ff fe29 	bl	7264 <nrfx_usbd_transfer_out_drop>
        m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    7612:	4620      	mov	r0, r4
    7614:	f002 fd1b 	bl	a04e <ep2bit>
    7618:	4a08      	ldr	r2, [pc, #32]	; (763c <nrfx_usbd_ep_enable+0xa4>)
    761a:	6813      	ldr	r3, [r2, #0]
    761c:	fa05 f000 	lsl.w	r0, r5, r0
    7620:	ea23 0300 	bic.w	r3, r3, r0
    7624:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    7626:	f386 8811 	msr	BASEPRI, r6
    762a:	f3bf 8f6f 	isb	sy
}
    762e:	e7cf      	b.n	75d0 <nrfx_usbd_ep_enable+0x38>
    7630:	40027000 	.word	0x40027000
    7634:	0000b0a4 	.word	0x0000b0a4
    7638:	0000b09b 	.word	0x0000b09b
    763c:	200019d4 	.word	0x200019d4

00007640 <nrfx_usbd_ep_stall_clear>:
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    7640:	0603      	lsls	r3, r0, #24
{
    7642:	b510      	push	{r4, lr}
    7644:	4604      	mov	r4, r0
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    7646:	d405      	bmi.n	7654 <nrfx_usbd_ep_stall_clear+0x14>
    7648:	f7ff fd7a 	bl	7140 <nrfx_usbd_ep_stall_check>
    764c:	b110      	cbz	r0, 7654 <nrfx_usbd_ep_stall_clear+0x14>
        nrfx_usbd_transfer_out_drop(ep);
    764e:	4620      	mov	r0, r4
    7650:	f7ff fe08 	bl	7264 <nrfx_usbd_transfer_out_drop>
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_UnStall << USBD_EPSTALL_STALL_Pos) | ep;
    7654:	4b01      	ldr	r3, [pc, #4]	; (765c <nrfx_usbd_ep_stall_clear+0x1c>)
    7656:	f8c3 4518 	str.w	r4, [r3, #1304]	; 0x518
}
    765a:	bd10      	pop	{r4, pc}
    765c:	40027000 	.word	0x40027000

00007660 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    7660:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    7662:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    7666:	095b      	lsrs	r3, r3, #5
        case 0: return NRF_P0;
    7668:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    766a:	6002      	str	r2, [r0, #0]
}
    766c:	4802      	ldr	r0, [pc, #8]	; (7678 <nrf_gpio_pin_port_decode+0x18>)
    766e:	bf18      	it	ne
    7670:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    7674:	4770      	bx	lr
    7676:	bf00      	nop
    7678:	50000300 	.word	0x50000300

0000767c <nrfx_twi_twim_bus_recover>:
                                                  NRF_GPIO_PIN_PULLUP,        \
                                                  NRF_GPIO_PIN_S0D1,          \
                                                  NRF_GPIO_PIN_NOSENSE)

nrfx_err_t nrfx_twi_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    767c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    767e:	4606      	mov	r6, r0
    nrf_gpio_pin_set(scl_pin);
    7680:	f002 fd50 	bl	a124 <nrf_gpio_pin_set>
    nrf_gpio_pin_set(sda_pin);
    7684:	4608      	mov	r0, r1
    7686:	f002 fd4d 	bl	a124 <nrf_gpio_pin_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    768a:	a801      	add	r0, sp, #4
    768c:	9601      	str	r6, [sp, #4]
    768e:	f7ff ffe7 	bl	7660 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    7692:	9b01      	ldr	r3, [sp, #4]
    7694:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
{
    7698:	460c      	mov	r4, r1
    769a:	f240 610d 	movw	r1, #1549	; 0x60d
    769e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    76a2:	a801      	add	r0, sp, #4
    76a4:	9401      	str	r4, [sp, #4]
    76a6:	f7ff ffdb 	bl	7660 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    76aa:	9b01      	ldr	r3, [sp, #4]
    76ac:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0

    TWI_TWIM_PIN_CONFIGURE(scl_pin);
    TWI_TWIM_PIN_CONFIGURE(sda_pin);
    NRFX_DELAY_US(4);
    76b0:	2509      	movs	r5, #9
    76b2:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    76b6:	2004      	movs	r0, #4
    76b8:	f002 fba2 	bl	9e00 <nrfx_busy_wait>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    76bc:	2701      	movs	r7, #1
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    76be:	a801      	add	r0, sp, #4
    76c0:	9401      	str	r4, [sp, #4]
    76c2:	f7ff ffcd 	bl	7660 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    76c6:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    76c8:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    76cc:	40d3      	lsrs	r3, r2

    for (uint8_t i = 0; i < 9; i++)
    {
        if (nrf_gpio_pin_read(sda_pin))
    76ce:	07db      	lsls	r3, r3, #31
    76d0:	d415      	bmi.n	76fe <nrfx_twi_twim_bus_recover+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    76d2:	a801      	add	r0, sp, #4
    76d4:	9601      	str	r6, [sp, #4]
    76d6:	f7ff ffc3 	bl	7660 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    76da:	9b01      	ldr	r3, [sp, #4]
    76dc:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTCLR = clr_mask;
    76e0:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
        else
        {
            // Pulse CLOCK signal
            nrf_gpio_pin_clear(scl_pin);
            NRFX_DELAY_US(4);
    76e4:	2004      	movs	r0, #4
    76e6:	f002 fb8b 	bl	9e00 <nrfx_busy_wait>
            nrf_gpio_pin_set(scl_pin);
    76ea:	4630      	mov	r0, r6
    76ec:	f002 fd1a 	bl	a124 <nrf_gpio_pin_set>
    for (uint8_t i = 0; i < 9; i++)
    76f0:	3d01      	subs	r5, #1
            NRFX_DELAY_US(4);
    76f2:	2004      	movs	r0, #4
    76f4:	f002 fb84 	bl	9e00 <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
    76f8:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    76fc:	d1df      	bne.n	76be <nrfx_twi_twim_bus_recover+0x42>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    76fe:	a801      	add	r0, sp, #4
    7700:	9401      	str	r4, [sp, #4]
    7702:	f7ff ffad 	bl	7660 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    7706:	9a01      	ldr	r2, [sp, #4]
    7708:	2301      	movs	r3, #1
    770a:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    770c:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
    }

    // Generate a STOP condition on the bus
    nrf_gpio_pin_clear(sda_pin);
    NRFX_DELAY_US(4);
    7710:	2004      	movs	r0, #4
    7712:	f002 fb75 	bl	9e00 <nrfx_busy_wait>
    nrf_gpio_pin_set(sda_pin);
    7716:	4620      	mov	r0, r4
    7718:	f002 fd04 	bl	a124 <nrf_gpio_pin_set>
    NRFX_DELAY_US(4);
    771c:	2004      	movs	r0, #4
    771e:	f002 fb6f 	bl	9e00 <nrfx_busy_wait>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7722:	a801      	add	r0, sp, #4
    7724:	9401      	str	r4, [sp, #4]
    7726:	f7ff ff9b 	bl	7660 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    772a:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    772c:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    }
    else
    {
        return NRFX_ERROR_INTERNAL;
    }
}
    7730:	4803      	ldr	r0, [pc, #12]	; (7740 <nrfx_twi_twim_bus_recover+0xc4>)
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    7732:	40d3      	lsrs	r3, r2
    7734:	f003 0301 	and.w	r3, r3, #1
    7738:	1ac0      	subs	r0, r0, r3
    773a:	b003      	add	sp, #12
    773c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    773e:	bf00      	nop
    7740:	0bad0001 	.word	0x0bad0001

00007744 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    7744:	4b10      	ldr	r3, [pc, #64]	; (7788 <z_sys_init_run_level+0x44>)
{
    7746:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    7748:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    774c:	3001      	adds	r0, #1
    774e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    7752:	42a6      	cmp	r6, r4
    7754:	d800      	bhi.n	7758 <z_sys_init_run_level+0x14>
			}
		} else {
			(void)entry->init_fn.sys();
		}
	}
}
    7756:	bd70      	pop	{r4, r5, r6, pc}
			int rc = entry->init_fn.dev(dev);
    7758:	e9d4 3500 	ldrd	r3, r5, [r4]
		if (dev != NULL) {
    775c:	b18d      	cbz	r5, 7782 <z_sys_init_run_level+0x3e>
			int rc = entry->init_fn.dev(dev);
    775e:	4628      	mov	r0, r5
    7760:	4798      	blx	r3
			if (rc != 0) {
    7762:	b138      	cbz	r0, 7774 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    7764:	2800      	cmp	r0, #0
    7766:	bfb8      	it	lt
    7768:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    776a:	68eb      	ldr	r3, [r5, #12]
				if (rc > UINT8_MAX) {
    776c:	28ff      	cmp	r0, #255	; 0xff
    776e:	bfa8      	it	ge
    7770:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    7772:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    7774:	68ea      	ldr	r2, [r5, #12]
    7776:	7853      	ldrb	r3, [r2, #1]
    7778:	f043 0301 	orr.w	r3, r3, #1
    777c:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    777e:	3408      	adds	r4, #8
    7780:	e7e7      	b.n	7752 <z_sys_init_run_level+0xe>
			(void)entry->init_fn.sys();
    7782:	4798      	blx	r3
    7784:	e7fb      	b.n	777e <z_sys_init_run_level+0x3a>
    7786:	bf00      	nop
    7788:	0000ad84 	.word	0x0000ad84

0000778c <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    778c:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    778e:	4b0a      	ldr	r3, [pc, #40]	; (77b8 <bg_thread_main+0x2c>)
    7790:	2201      	movs	r2, #1

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    7792:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    7794:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    7796:	f7ff ffd5 	bl	7744 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    779a:	f001 f94b 	bl	8a34 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    779e:	2004      	movs	r0, #4
    77a0:	f7ff ffd0 	bl	7744 <z_sys_init_run_level>

	z_init_static_threads();
    77a4:	f000 f95c 	bl	7a60 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern int main(void);

	(void)main();
    77a8:	f7f9 fe30 	bl	140c <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    77ac:	4a03      	ldr	r2, [pc, #12]	; (77bc <bg_thread_main+0x30>)
    77ae:	7b13      	ldrb	r3, [r2, #12]
    77b0:	f023 0301 	bic.w	r3, r3, #1
    77b4:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    77b6:	bd08      	pop	{r3, pc}
    77b8:	20001c1f 	.word	0x20001c1f
    77bc:	200005b0 	.word	0x200005b0

000077c0 <z_bss_zero>:
{
    77c0:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    77c2:	4803      	ldr	r0, [pc, #12]	; (77d0 <z_bss_zero+0x10>)
    77c4:	4a03      	ldr	r2, [pc, #12]	; (77d4 <z_bss_zero+0x14>)
    77c6:	2100      	movs	r1, #0
    77c8:	1a12      	subs	r2, r2, r0
    77ca:	f002 fcdf 	bl	a18c <z_early_memset>
}
    77ce:	bd08      	pop	{r3, pc}
    77d0:	200003d0 	.word	0x200003d0
    77d4:	20001c24 	.word	0x20001c24

000077d8 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    77d8:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    77da:	2300      	movs	r3, #0
{
    77dc:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    77de:	2201      	movs	r2, #1
    77e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    77e4:	4e13      	ldr	r6, [pc, #76]	; (7834 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    77e6:	4d14      	ldr	r5, [pc, #80]	; (7838 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    77e8:	9301      	str	r3, [sp, #4]
    77ea:	220f      	movs	r2, #15
    77ec:	e9cd 3202 	strd	r3, r2, [sp, #8]
    77f0:	4912      	ldr	r1, [pc, #72]	; (783c <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    77f2:	2314      	movs	r3, #20
    77f4:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    77f8:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    77fc:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    77fe:	f44f 70c0 	mov.w	r0, #384	; 0x180
    7802:	fb00 1104 	mla	r1, r0, r4, r1
    7806:	4b0e      	ldr	r3, [pc, #56]	; (7840 <z_init_cpu+0x68>)
    7808:	9500      	str	r5, [sp, #0]
    780a:	f44f 72a0 	mov.w	r2, #320	; 0x140
    780e:	4630      	mov	r0, r6
    7810:	f000 f8c8 	bl	79a4 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    7814:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    7816:	4a0b      	ldr	r2, [pc, #44]	; (7844 <z_init_cpu+0x6c>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    7818:	60ee      	str	r6, [r5, #12]
    781a:	f023 0304 	bic.w	r3, r3, #4
    781e:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    7820:	f44f 6304 	mov.w	r3, #2112	; 0x840
    7824:	fb04 3303 	mla	r3, r4, r3, r3
    7828:	4413      	add	r3, r2
	_kernel.cpus[id].id = id;
    782a:	742c      	strb	r4, [r5, #16]
	_kernel.cpus[id].irq_stack =
    782c:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    782e:	b006      	add	sp, #24
    7830:	bd70      	pop	{r4, r5, r6, pc}
    7832:	bf00      	nop
    7834:	20000530 	.word	0x20000530
    7838:	200019e0 	.word	0x200019e0
    783c:	20002d00 	.word	0x20002d00
    7840:	00007b19 	.word	0x00007b19
    7844:	200024c0 	.word	0x200024c0

00007848 <z_cstart>:
 * @return Does not return
 */
__boot_func
FUNC_NO_STACK_PROTECTOR
FUNC_NORETURN void z_cstart(void)
{
    7848:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    784a:	2000      	movs	r0, #0
{
    784c:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    784e:	f7ff ff79 	bl	7744 <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    7852:	4b2d      	ldr	r3, [pc, #180]	; (7908 <z_cstart+0xc0>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    7854:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    7858:	4d2c      	ldr	r5, [pc, #176]	; (790c <z_cstart+0xc4>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    785a:	4e2d      	ldr	r6, [pc, #180]	; (7910 <z_cstart+0xc8>)
    785c:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    785e:	4f2d      	ldr	r7, [pc, #180]	; (7914 <z_cstart+0xcc>)
    7860:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    7864:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    7866:	2400      	movs	r4, #0
    7868:	23e0      	movs	r3, #224	; 0xe0
    786a:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    786e:	77ec      	strb	r4, [r5, #31]
    7870:	762c      	strb	r4, [r5, #24]
    7872:	766c      	strb	r4, [r5, #25]
    7874:	76ac      	strb	r4, [r5, #26]
    7876:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    787a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    787c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    7880:	626b      	str	r3, [r5, #36]	; 0x24
    7882:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    7886:	f7fc f887 	bl	3998 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    788a:	f7fb fdf5 	bl	3478 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    788e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7892:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    7894:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    7896:	f7fc f9b9 	bl	3c0c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    789a:	f7fc f91f 	bl	3adc <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    789e:	f240 1301 	movw	r3, #257	; 0x101
    78a2:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    78a6:	ab06      	add	r3, sp, #24
    78a8:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    78aa:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    78ae:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    78b0:	f002 fc45 	bl	a13e <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    78b4:	2001      	movs	r0, #1
    78b6:	f7ff ff45 	bl	7744 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    78ba:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    78bc:	4d16      	ldr	r5, [pc, #88]	; (7918 <z_cstart+0xd0>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    78be:	f7ff ff41 	bl	7744 <z_sys_init_run_level>
	z_sched_init();
    78c2:	f000 fe07 	bl	84d4 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    78c6:	4b15      	ldr	r3, [pc, #84]	; (791c <z_cstart+0xd4>)
	_kernel.ready_q.cache = &z_main_thread;
    78c8:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    78ca:	9305      	str	r3, [sp, #20]
    78cc:	2301      	movs	r3, #1
    78ce:	4914      	ldr	r1, [pc, #80]	; (7920 <z_cstart+0xd8>)
    78d0:	9400      	str	r4, [sp, #0]
    78d2:	e9cd 4303 	strd	r4, r3, [sp, #12]
    78d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    78da:	463b      	mov	r3, r7
    78dc:	e9cd 4401 	strd	r4, r4, [sp, #4]
    78e0:	4628      	mov	r0, r5
    78e2:	f000 f85f 	bl	79a4 <z_setup_new_thread>
    78e6:	7b6a      	ldrb	r2, [r5, #13]
    78e8:	4606      	mov	r6, r0
    78ea:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    78ee:	4628      	mov	r0, r5
    78f0:	736a      	strb	r2, [r5, #13]
    78f2:	f002 fde7 	bl	a4c4 <z_ready_thread>
	z_init_cpu(0);
    78f6:	4620      	mov	r0, r4
    78f8:	f7ff ff6e 	bl	77d8 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    78fc:	463a      	mov	r2, r7
    78fe:	4631      	mov	r1, r6
    7900:	4628      	mov	r0, r5
    7902:	f7fb fec7 	bl	3694 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    7906:	bf00      	nop
    7908:	20002d00 	.word	0x20002d00
    790c:	e000ed00 	.word	0xe000ed00
    7910:	200019e0 	.word	0x200019e0
    7914:	0000778d 	.word	0x0000778d
    7918:	200005b0 	.word	0x200005b0
    791c:	0000b0b7 	.word	0x0000b0b7
    7920:	20002e80 	.word	0x20002e80

00007924 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(void)
{
    7924:	b538      	push	{r3, r4, r5, lr}
	int rc = 0;

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    7926:	4c06      	ldr	r4, [pc, #24]	; (7940 <init_mem_slab_module+0x1c>)
    7928:	4d06      	ldr	r5, [pc, #24]	; (7944 <init_mem_slab_module+0x20>)
	int rc = 0;
    792a:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    792c:	42ac      	cmp	r4, r5
    792e:	d300      	bcc.n	7932 <init_mem_slab_module+0xe>
		z_object_init(slab);
	}

out:
	return rc;
}
    7930:	bd38      	pop	{r3, r4, r5, pc}
		rc = create_free_list(slab);
    7932:	4620      	mov	r0, r4
    7934:	f002 fc2e 	bl	a194 <create_free_list>
		if (rc < 0) {
    7938:	2800      	cmp	r0, #0
    793a:	dbf9      	blt.n	7930 <init_mem_slab_module+0xc>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    793c:	341c      	adds	r4, #28
    793e:	e7f5      	b.n	792c <init_mem_slab_module+0x8>
    7940:	20000250 	.word	0x20000250
    7944:	2000026c 	.word	0x2000026c

00007948 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    7948:	b573      	push	{r0, r1, r4, r5, r6, lr}
    794a:	460c      	mov	r4, r1
	__asm__ volatile(
    794c:	f04f 0520 	mov.w	r5, #32
    7950:	f3ef 8111 	mrs	r1, BASEPRI
    7954:	f385 8812 	msr	BASEPRI_MAX, r5
    7958:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    795c:	6945      	ldr	r5, [r0, #20]
    795e:	b15d      	cbz	r5, 7978 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    7960:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    7962:	682b      	ldr	r3, [r5, #0]
    7964:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    7966:	6983      	ldr	r3, [r0, #24]
    7968:	3301      	adds	r3, #1
    796a:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    796c:	2000      	movs	r0, #0
	__asm__ volatile(
    796e:	f381 8811 	msr	BASEPRI, r1
    7972:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    7976:	e011      	b.n	799c <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    7978:	ea52 0603 	orrs.w	r6, r2, r3
    797c:	d103      	bne.n	7986 <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    797e:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    7980:	f06f 000b 	mvn.w	r0, #11
    7984:	e7f3      	b.n	796e <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    7986:	e9cd 2300 	strd	r2, r3, [sp]
    798a:	4602      	mov	r2, r0
    798c:	3008      	adds	r0, #8
    798e:	f000 fcab 	bl	82e8 <z_pend_curr>
		if (result == 0) {
    7992:	b918      	cbnz	r0, 799c <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    7994:	4b02      	ldr	r3, [pc, #8]	; (79a0 <k_mem_slab_alloc+0x58>)
    7996:	689b      	ldr	r3, [r3, #8]
    7998:	695b      	ldr	r3, [r3, #20]
    799a:	6023      	str	r3, [r4, #0]
}
    799c:	b002      	add	sp, #8
    799e:	bd70      	pop	{r4, r5, r6, pc}
    79a0:	200019e0 	.word	0x200019e0

000079a4 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    79a4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    79a8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    79aa:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    79ac:	2604      	movs	r6, #4
    79ae:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    79b0:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    79b2:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    79b4:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    79b8:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    79ba:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    79bc:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    79c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    79c2:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    79c4:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    79c8:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    79ca:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    79ce:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    79d2:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    79d4:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    79d6:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    79d8:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    79dc:	9202      	str	r2, [sp, #8]
    79de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    79e0:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    79e2:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    79e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    79e6:	9200      	str	r2, [sp, #0]
    79e8:	4642      	mov	r2, r8
{
    79ea:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    79ec:	f7fb fe20 	bl	3630 <arch_new_thread>
	if (!_current) {
    79f0:	4b04      	ldr	r3, [pc, #16]	; (7a04 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    79f2:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    79f4:	689b      	ldr	r3, [r3, #8]
    79f6:	b103      	cbz	r3, 79fa <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    79f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    79fa:	6723      	str	r3, [r4, #112]	; 0x70
}
    79fc:	4640      	mov	r0, r8
    79fe:	b004      	add	sp, #16
    7a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7a04:	200019e0 	.word	0x200019e0

00007a08 <z_impl_k_thread_create>:
{
    7a08:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a0a:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    7a0c:	2500      	movs	r5, #0
    7a0e:	9505      	str	r5, [sp, #20]
    7a10:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7a12:	9504      	str	r5, [sp, #16]
    7a14:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7a16:	9503      	str	r5, [sp, #12]
    7a18:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    7a1a:	9502      	str	r5, [sp, #8]
{
    7a1c:	e9dd 7612 	ldrd	r7, r6, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    7a20:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    7a22:	9501      	str	r5, [sp, #4]
    7a24:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    7a26:	9500      	str	r5, [sp, #0]
{
    7a28:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    7a2a:	f7ff ffbb 	bl	79a4 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    7a2e:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
    7a32:	bf08      	it	eq
    7a34:	f1b7 3fff 	cmpeq.w	r7, #4294967295	; 0xffffffff
    7a38:	d005      	beq.n	7a46 <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7a3a:	ea56 0307 	orrs.w	r3, r6, r7
    7a3e:	d105      	bne.n	7a4c <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    7a40:	4620      	mov	r0, r4
    7a42:	f000 fcc7 	bl	83d4 <z_sched_start>
}
    7a46:	4620      	mov	r0, r4
    7a48:	b007      	add	sp, #28
    7a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7a4c:	4903      	ldr	r1, [pc, #12]	; (7a5c <z_impl_k_thread_create+0x54>)
    7a4e:	463a      	mov	r2, r7
    7a50:	4633      	mov	r3, r6
    7a52:	f104 0018 	add.w	r0, r4, #24
    7a56:	f000 fed3 	bl	8800 <z_add_timeout>
    7a5a:	e7f4      	b.n	7a46 <z_impl_k_thread_create+0x3e>
    7a5c:	0000a529 	.word	0x0000a529

00007a60 <z_init_static_threads>:
{
    7a60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7a64:	4c29      	ldr	r4, [pc, #164]	; (7b0c <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    7a66:	4d2a      	ldr	r5, [pc, #168]	; (7b10 <z_init_static_threads+0xb0>)
{
    7a68:	b087      	sub	sp, #28
    7a6a:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    7a6c:	42ae      	cmp	r6, r5
    7a6e:	f104 042c 	add.w	r4, r4, #44	; 0x2c
    7a72:	d30f      	bcc.n	7a94 <z_init_static_threads+0x34>
	k_sched_lock();
    7a74:	f000 fcfe 	bl	8474 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    7a78:	4c24      	ldr	r4, [pc, #144]	; (7b0c <z_init_static_threads+0xac>)
    7a7a:	f8df 9098 	ldr.w	r9, [pc, #152]	; 7b14 <z_init_static_threads+0xb4>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    7a7e:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    7a82:	f240 37e7 	movw	r7, #999	; 0x3e7
    7a86:	42ac      	cmp	r4, r5
    7a88:	d320      	bcc.n	7acc <z_init_static_threads+0x6c>
}
    7a8a:	b007      	add	sp, #28
    7a8c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    7a90:	f000 bd04 	b.w	849c <k_sched_unlock>
		z_setup_new_thread(
    7a94:	f854 3c04 	ldr.w	r3, [r4, #-4]
    7a98:	9305      	str	r3, [sp, #20]
    7a9a:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    7a9e:	9304      	str	r3, [sp, #16]
    7aa0:	f854 3c10 	ldr.w	r3, [r4, #-16]
    7aa4:	9303      	str	r3, [sp, #12]
    7aa6:	f854 3c14 	ldr.w	r3, [r4, #-20]
    7aaa:	9302      	str	r3, [sp, #8]
    7aac:	f854 3c18 	ldr.w	r3, [r4, #-24]
    7ab0:	9301      	str	r3, [sp, #4]
    7ab2:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    7ab6:	9300      	str	r3, [sp, #0]
    7ab8:	e954 2309 	ldrd	r2, r3, [r4, #-36]	; 0x24
    7abc:	e954 010b 	ldrd	r0, r1, [r4, #-44]	; 0x2c
    7ac0:	f7ff ff70 	bl	79a4 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    7ac4:	f854 3c2c 	ldr.w	r3, [r4, #-44]
    7ac8:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    7aca:	e7ce      	b.n	7a6a <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    7acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7ace:	1c5a      	adds	r2, r3, #1
    7ad0:	d00d      	beq.n	7aee <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    7ad2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    7ad6:	2100      	movs	r1, #0
    7ad8:	4638      	mov	r0, r7
    7ada:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7ade:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    7ae2:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7ae6:	d104      	bne.n	7af2 <z_init_static_threads+0x92>
	z_sched_start(thread);
    7ae8:	4640      	mov	r0, r8
    7aea:	f000 fc73 	bl	83d4 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    7aee:	342c      	adds	r4, #44	; 0x2c
    7af0:	e7c9      	b.n	7a86 <z_init_static_threads+0x26>
    7af2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    7af6:	2300      	movs	r3, #0
    7af8:	f7f9 fb02 	bl	1100 <__aeabi_uldivmod>
    7afc:	4602      	mov	r2, r0
    7afe:	460b      	mov	r3, r1
    7b00:	f108 0018 	add.w	r0, r8, #24
    7b04:	4649      	mov	r1, r9
    7b06:	f000 fe7b 	bl	8800 <z_add_timeout>
    7b0a:	e7f0      	b.n	7aee <z_init_static_threads+0x8e>
    7b0c:	0000aa80 	.word	0x0000aa80
    7b10:	0000aa80 	.word	0x0000aa80
    7b14:	0000a529 	.word	0x0000a529

00007b18 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    7b18:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    7b1a:	4c0b      	ldr	r4, [pc, #44]	; (7b48 <idle+0x30>)
	return !z_sys_post_kernel;
    7b1c:	4d0b      	ldr	r5, [pc, #44]	; (7b4c <idle+0x34>)
	__asm__ volatile(
    7b1e:	f04f 0220 	mov.w	r2, #32
    7b22:	f3ef 8311 	mrs	r3, BASEPRI
    7b26:	f382 8812 	msr	BASEPRI_MAX, r2
    7b2a:	f3bf 8f6f 	isb	sy
    7b2e:	f002 fd92 	bl	a656 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    7b32:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    7b34:	6160      	str	r0, [r4, #20]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    7b36:	b913      	cbnz	r3, 7b3e <idle+0x26>
	arch_cpu_idle();
    7b38:	f7fb fca4 	bl	3484 <arch_cpu_idle>
}
    7b3c:	e7ef      	b.n	7b1e <idle+0x6>
    7b3e:	f7fa fa07 	bl	1f50 <pm_system_suspend>
    7b42:	2800      	cmp	r0, #0
    7b44:	d1eb      	bne.n	7b1e <idle+0x6>
    7b46:	e7f7      	b.n	7b38 <idle+0x20>
    7b48:	200019e0 	.word	0x200019e0
    7b4c:	20001c1f 	.word	0x20001c1f

00007b50 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    7b50:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    7b54:	4604      	mov	r4, r0
    7b56:	4617      	mov	r7, r2
    7b58:	461e      	mov	r6, r3
    7b5a:	f04f 0320 	mov.w	r3, #32
    7b5e:	f3ef 8811 	mrs	r8, BASEPRI
    7b62:	f383 8812 	msr	BASEPRI_MAX, r3
    7b66:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    7b6a:	68c3      	ldr	r3, [r0, #12]
    7b6c:	4a33      	ldr	r2, [pc, #204]	; (7c3c <z_impl_k_mutex_lock+0xec>)
    7b6e:	b17b      	cbz	r3, 7b90 <z_impl_k_mutex_lock+0x40>
    7b70:	6880      	ldr	r0, [r0, #8]
    7b72:	6891      	ldr	r1, [r2, #8]
    7b74:	4288      	cmp	r0, r1
    7b76:	d019      	beq.n	7bac <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    7b78:	ea57 0306 	orrs.w	r3, r7, r6
    7b7c:	d118      	bne.n	7bb0 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    7b7e:	f388 8811 	msr	BASEPRI, r8
    7b82:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    7b86:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    7b8a:	b002      	add	sp, #8
    7b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    7b90:	6891      	ldr	r1, [r2, #8]
    7b92:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    7b96:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    7b98:	3301      	adds	r3, #1
    7b9a:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    7b9c:	6893      	ldr	r3, [r2, #8]
    7b9e:	60a3      	str	r3, [r4, #8]
    7ba0:	f388 8811 	msr	BASEPRI, r8
    7ba4:	f3bf 8f6f 	isb	sy
		return 0;
    7ba8:	2000      	movs	r0, #0
    7baa:	e7ee      	b.n	7b8a <z_impl_k_mutex_lock+0x3a>
					_current->base.prio :
    7bac:	6921      	ldr	r1, [r4, #16]
    7bae:	e7f2      	b.n	7b96 <z_impl_k_mutex_lock+0x46>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    7bb0:	f991 100e 	ldrsb.w	r1, [r1, #14]
    7bb4:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    7bb8:	4299      	cmp	r1, r3
    7bba:	bfa8      	it	ge
    7bbc:	4619      	movge	r1, r3
    7bbe:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    7bc2:	4291      	cmp	r1, r2
    7bc4:	bfb8      	it	lt
    7bc6:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    7bc8:	428b      	cmp	r3, r1
    7bca:	dd2e      	ble.n	7c2a <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    7bcc:	f002 fb41 	bl	a252 <adjust_owner_prio.isra.0>
    7bd0:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    7bd2:	e9cd 7600 	strd	r7, r6, [sp]
    7bd6:	481a      	ldr	r0, [pc, #104]	; (7c40 <z_impl_k_mutex_lock+0xf0>)
    7bd8:	4622      	mov	r2, r4
    7bda:	4641      	mov	r1, r8
    7bdc:	f000 fb84 	bl	82e8 <z_pend_curr>
	if (got_mutex == 0) {
    7be0:	2800      	cmp	r0, #0
    7be2:	d0e1      	beq.n	7ba8 <z_impl_k_mutex_lock+0x58>
	__asm__ volatile(
    7be4:	f04f 0320 	mov.w	r3, #32
    7be8:	f3ef 8611 	mrs	r6, BASEPRI
    7bec:	f383 8812 	msr	BASEPRI_MAX, r3
    7bf0:	f3bf 8f6f 	isb	sy
	if (likely(mutex->owner != NULL)) {
    7bf4:	68a0      	ldr	r0, [r4, #8]
    7bf6:	b1d0      	cbz	r0, 7c2e <z_impl_k_mutex_lock+0xde>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    7bf8:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    7bfa:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7bfc:	429c      	cmp	r4, r3
    7bfe:	d00a      	beq.n	7c16 <z_impl_k_mutex_lock+0xc6>
    7c00:	b14b      	cbz	r3, 7c16 <z_impl_k_mutex_lock+0xc6>
    7c02:	f993 300e 	ldrsb.w	r3, [r3, #14]
    7c06:	4299      	cmp	r1, r3
    7c08:	bfa8      	it	ge
    7c0a:	4619      	movge	r1, r3
    7c0c:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    7c10:	4299      	cmp	r1, r3
    7c12:	bfb8      	it	lt
    7c14:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    7c16:	f002 fb1c 	bl	a252 <adjust_owner_prio.isra.0>
    7c1a:	b140      	cbz	r0, 7c2e <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    7c1c:	4808      	ldr	r0, [pc, #32]	; (7c40 <z_impl_k_mutex_lock+0xf0>)
    7c1e:	4631      	mov	r1, r6
    7c20:	f000 fbc6 	bl	83b0 <z_reschedule>
	return -EAGAIN;
    7c24:	f06f 000a 	mvn.w	r0, #10
    7c28:	e7af      	b.n	7b8a <z_impl_k_mutex_lock+0x3a>
	bool resched = false;
    7c2a:	2500      	movs	r5, #0
    7c2c:	e7d1      	b.n	7bd2 <z_impl_k_mutex_lock+0x82>
	if (resched) {
    7c2e:	2d00      	cmp	r5, #0
    7c30:	d1f4      	bne.n	7c1c <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    7c32:	f386 8811 	msr	BASEPRI, r6
    7c36:	f3bf 8f6f 	isb	sy
    7c3a:	e7f3      	b.n	7c24 <z_impl_k_mutex_lock+0xd4>
    7c3c:	200019e0 	.word	0x200019e0
    7c40:	20001c20 	.word	0x20001c20

00007c44 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    7c44:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    7c46:	6883      	ldr	r3, [r0, #8]
{
    7c48:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    7c4a:	b36b      	cbz	r3, 7ca8 <z_impl_k_mutex_unlock+0x64>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    7c4c:	4a19      	ldr	r2, [pc, #100]	; (7cb4 <z_impl_k_mutex_unlock+0x70>)
    7c4e:	6892      	ldr	r2, [r2, #8]
    7c50:	4293      	cmp	r3, r2
    7c52:	d12c      	bne.n	7cae <z_impl_k_mutex_unlock+0x6a>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    7c54:	68c3      	ldr	r3, [r0, #12]
    7c56:	2b01      	cmp	r3, #1
    7c58:	d903      	bls.n	7c62 <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    7c5a:	3b01      	subs	r3, #1
    7c5c:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    7c5e:	2000      	movs	r0, #0
}
    7c60:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    7c62:	f04f 0320 	mov.w	r3, #32
    7c66:	f3ef 8511 	mrs	r5, BASEPRI
    7c6a:	f383 8812 	msr	BASEPRI_MAX, r3
    7c6e:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    7c72:	6901      	ldr	r1, [r0, #16]
    7c74:	6880      	ldr	r0, [r0, #8]
    7c76:	f002 faec 	bl	a252 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    7c7a:	4620      	mov	r0, r4
    7c7c:	f002 fc58 	bl	a530 <z_unpend_first_thread>
	mutex->owner = new_owner;
    7c80:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    7c82:	b158      	cbz	r0, 7c9c <z_impl_k_mutex_unlock+0x58>
		mutex->owner_orig_prio = new_owner->base.prio;
    7c84:	f990 200e 	ldrsb.w	r2, [r0, #14]
    7c88:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    7c8a:	2200      	movs	r2, #0
    7c8c:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    7c8e:	f002 fc19 	bl	a4c4 <z_ready_thread>
		z_reschedule(&lock, key);
    7c92:	4809      	ldr	r0, [pc, #36]	; (7cb8 <z_impl_k_mutex_unlock+0x74>)
    7c94:	4629      	mov	r1, r5
    7c96:	f000 fb8b 	bl	83b0 <z_reschedule>
    7c9a:	e7e0      	b.n	7c5e <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
    7c9c:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    7c9e:	f385 8811 	msr	BASEPRI, r5
    7ca2:	f3bf 8f6f 	isb	sy
    7ca6:	e7da      	b.n	7c5e <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
    7ca8:	f06f 0015 	mvn.w	r0, #21
    7cac:	e7d8      	b.n	7c60 <z_impl_k_mutex_unlock+0x1c>
		return -EPERM;
    7cae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    7cb2:	e7d5      	b.n	7c60 <z_impl_k_mutex_unlock+0x1c>
    7cb4:	200019e0 	.word	0x200019e0
    7cb8:	20001c20 	.word	0x20001c20

00007cbc <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
    7cbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    7cbe:	4611      	mov	r1, r2
	__asm__ volatile(
    7cc0:	f04f 0220 	mov.w	r2, #32
    7cc4:	f3ef 8511 	mrs	r5, BASEPRI
    7cc8:	f382 8812 	msr	BASEPRI_MAX, r2
    7ccc:	f3bf 8f6f 	isb	sy
    7cd0:	6804      	ldr	r4, [r0, #0]
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
    7cd2:	b19c      	cbz	r4, 7cfc <z_impl_k_queue_get+0x40>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    7cd4:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    7cd6:	6842      	ldr	r2, [r0, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    7cd8:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    7cdc:	4294      	cmp	r4, r2
	list->head = node;
    7cde:	6003      	str	r3, [r0, #0]
	list->tail = node;
    7ce0:	bf08      	it	eq
    7ce2:	6043      	streq	r3, [r0, #4]
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
    7ce4:	2101      	movs	r1, #1
    7ce6:	4620      	mov	r0, r4
    7ce8:	f002 fb24 	bl	a334 <z_queue_node_peek>
    7cec:	4604      	mov	r4, r0
	__asm__ volatile(
    7cee:	f385 8811 	msr	BASEPRI, r5
    7cf2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
    7cf6:	4620      	mov	r0, r4
    7cf8:	b003      	add	sp, #12
    7cfa:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    7cfc:	ea51 0203 	orrs.w	r2, r1, r3
    7d00:	d0f5      	beq.n	7cee <z_impl_k_queue_get+0x32>
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    7d02:	f100 0208 	add.w	r2, r0, #8
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
    7d06:	e9cd 1300 	strd	r1, r3, [sp]
    7d0a:	4610      	mov	r0, r2
    7d0c:	4629      	mov	r1, r5
    7d0e:	f000 faeb 	bl	82e8 <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
    7d12:	2800      	cmp	r0, #0
    7d14:	d1ef      	bne.n	7cf6 <z_impl_k_queue_get+0x3a>
    7d16:	4b02      	ldr	r3, [pc, #8]	; (7d20 <z_impl_k_queue_get+0x64>)
    7d18:	689b      	ldr	r3, [r3, #8]
    7d1a:	695c      	ldr	r4, [r3, #20]
    7d1c:	e7eb      	b.n	7cf6 <z_impl_k_queue_get+0x3a>
    7d1e:	bf00      	nop
    7d20:	200019e0 	.word	0x200019e0

00007d24 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    7d24:	b538      	push	{r3, r4, r5, lr}
    7d26:	4604      	mov	r4, r0
	__asm__ volatile(
    7d28:	f04f 0320 	mov.w	r3, #32
    7d2c:	f3ef 8511 	mrs	r5, BASEPRI
    7d30:	f383 8812 	msr	BASEPRI_MAX, r3
    7d34:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    7d38:	f002 fbfa 	bl	a530 <z_unpend_first_thread>

	if (thread != NULL) {
    7d3c:	b148      	cbz	r0, 7d52 <z_impl_k_sem_give+0x2e>
    7d3e:	2200      	movs	r2, #0
    7d40:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    7d42:	f002 fbbf 	bl	a4c4 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    7d46:	4629      	mov	r1, r5
    7d48:	4805      	ldr	r0, [pc, #20]	; (7d60 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    7d4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    7d4e:	f000 bb2f 	b.w	83b0 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    7d52:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    7d56:	429a      	cmp	r2, r3
    7d58:	bf18      	it	ne
    7d5a:	3301      	addne	r3, #1
    7d5c:	60a3      	str	r3, [r4, #8]
}
    7d5e:	e7f2      	b.n	7d46 <z_impl_k_sem_give+0x22>
    7d60:	20001c20 	.word	0x20001c20

00007d64 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    7d64:	b513      	push	{r0, r1, r4, lr}
    7d66:	f04f 0420 	mov.w	r4, #32
    7d6a:	f3ef 8111 	mrs	r1, BASEPRI
    7d6e:	f384 8812 	msr	BASEPRI_MAX, r4
    7d72:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    7d76:	6884      	ldr	r4, [r0, #8]
    7d78:	b144      	cbz	r4, 7d8c <z_impl_k_sem_take+0x28>
		sem->count--;
    7d7a:	3c01      	subs	r4, #1
    7d7c:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    7d7e:	f381 8811 	msr	BASEPRI, r1
    7d82:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    7d86:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    7d88:	b002      	add	sp, #8
    7d8a:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    7d8c:	ea52 0403 	orrs.w	r4, r2, r3
    7d90:	d106      	bne.n	7da0 <z_impl_k_sem_take+0x3c>
    7d92:	f381 8811 	msr	BASEPRI, r1
    7d96:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    7d9a:	f06f 000f 	mvn.w	r0, #15
    7d9e:	e7f3      	b.n	7d88 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    7da0:	e9cd 2300 	strd	r2, r3, [sp]
    7da4:	4602      	mov	r2, r0
    7da6:	4802      	ldr	r0, [pc, #8]	; (7db0 <z_impl_k_sem_take+0x4c>)
    7da8:	f000 fa9e 	bl	82e8 <z_pend_curr>
	return ret;
    7dac:	e7ec      	b.n	7d88 <z_impl_k_sem_take+0x24>
    7dae:	bf00      	nop
    7db0:	20001c20 	.word	0x20001c20

00007db4 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    7db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return list->head;
    7db8:	4e4a      	ldr	r6, [pc, #296]	; (7ee4 <work_queue_main+0x130>)
    7dba:	b085      	sub	sp, #20
    7dbc:	4604      	mov	r4, r0
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
					   K_FOREVER, NULL);
    7dbe:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    7dc2:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
	__asm__ volatile(
    7dc6:	f04f 0320 	mov.w	r3, #32
    7dca:	f3ef 8711 	mrs	r7, BASEPRI
    7dce:	f383 8812 	msr	BASEPRI_MAX, r3
    7dd2:	f3bf 8f6f 	isb	sy
    7dd6:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    7dda:	b98d      	cbnz	r5, 7e00 <work_queue_main+0x4c>
		} else if (flag_test_and_clear(&queue->flags,
    7ddc:	2102      	movs	r1, #2
    7dde:	f104 0098 	add.w	r0, r4, #152	; 0x98
    7de2:	f002 faca 	bl	a37a <flag_test_and_clear>
    7de6:	2800      	cmp	r0, #0
    7de8:	d143      	bne.n	7e72 <work_queue_main+0xbe>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
    7dea:	2300      	movs	r3, #0
    7dec:	e9cd 8900 	strd	r8, r9, [sp]
    7df0:	9302      	str	r3, [sp, #8]
    7df2:	f104 0288 	add.w	r2, r4, #136	; 0x88
    7df6:	4639      	mov	r1, r7
    7df8:	483b      	ldr	r0, [pc, #236]	; (7ee8 <work_queue_main+0x134>)
    7dfa:	f000 fc8f 	bl	871c <z_sched_wait>
			continue;
    7dfe:	e7e2      	b.n	7dc6 <work_queue_main+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    7e00:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
	return node->next;
    7e04:	682b      	ldr	r3, [r5, #0]
	list->head = node;
    7e06:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    7e0a:	4295      	cmp	r5, r2
	list->tail = node;
    7e0c:	bf08      	it	eq
    7e0e:	f8c4 3084 	streq.w	r3, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    7e12:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    7e16:	f043 0302 	orr.w	r3, r3, #2
    7e1a:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    7e1e:	68eb      	ldr	r3, [r5, #12]
    7e20:	f023 0304 	bic.w	r3, r3, #4
    7e24:	f043 0301 	orr.w	r3, r3, #1
    7e28:	60eb      	str	r3, [r5, #12]
			handler = work->handler;
    7e2a:	686b      	ldr	r3, [r5, #4]
	__asm__ volatile(
    7e2c:	f387 8811 	msr	BASEPRI, r7
    7e30:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
    7e34:	4628      	mov	r0, r5
    7e36:	4798      	blx	r3
	__asm__ volatile(
    7e38:	f04f 0320 	mov.w	r3, #32
    7e3c:	f3ef 8b11 	mrs	fp, BASEPRI
    7e40:	f383 8812 	msr	BASEPRI_MAX, r3
    7e44:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
    7e48:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7e4a:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    7e4c:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7e50:	d419      	bmi.n	7e86 <work_queue_main+0xd2>
	*flagp &= ~BIT(bit);
    7e52:	60ea      	str	r2, [r5, #12]
    7e54:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    7e58:	f023 0302 	bic.w	r3, r3, #2
    7e5c:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__asm__ volatile(
    7e60:	f38b 8811 	msr	BASEPRI, fp
    7e64:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    7e68:	05db      	lsls	r3, r3, #23
    7e6a:	d4ac      	bmi.n	7dc6 <work_queue_main+0x12>
	z_impl_k_yield();
    7e6c:	f000 fb3a 	bl	84e4 <z_impl_k_yield>
}
    7e70:	e7a9      	b.n	7dc6 <work_queue_main+0x12>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    7e72:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    7e76:	2200      	movs	r2, #0
    7e78:	2101      	movs	r1, #1
    7e7a:	4628      	mov	r0, r5
    7e7c:	f002 fbb2 	bl	a5e4 <z_sched_wake>
    7e80:	2800      	cmp	r0, #0
    7e82:	d1f8      	bne.n	7e76 <work_queue_main+0xc2>
    7e84:	e7b1      	b.n	7dea <work_queue_main+0x36>
	return list->head;
    7e86:	6830      	ldr	r0, [r6, #0]
	*flagp &= ~BIT(bit);
    7e88:	f023 0303 	bic.w	r3, r3, #3
    7e8c:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    7e8e:	2800      	cmp	r0, #0
    7e90:	d0e0      	beq.n	7e54 <work_queue_main+0xa0>
	return node->next;
    7e92:	2700      	movs	r7, #0
    7e94:	f8d0 a000 	ldr.w	sl, [r0]
	parent->next = child;
    7e98:	463b      	mov	r3, r7
    7e9a:	2800      	cmp	r0, #0
    7e9c:	d0da      	beq.n	7e54 <work_queue_main+0xa0>
		if (wc->work == work) {
    7e9e:	6842      	ldr	r2, [r0, #4]
    7ea0:	4295      	cmp	r5, r2
			sys_slist_remove(&pending_cancels, prev, &wc->node);
    7ea2:	4601      	mov	r1, r0
		if (wc->work == work) {
    7ea4:	d10c      	bne.n	7ec0 <work_queue_main+0x10c>
	return node->next;
    7ea6:	6801      	ldr	r1, [r0, #0]
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    7ea8:	b99f      	cbnz	r7, 7ed2 <work_queue_main+0x11e>
    7eaa:	6872      	ldr	r2, [r6, #4]
	list->head = node;
    7eac:	6031      	str	r1, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
    7eae:	4282      	cmp	r2, r0
    7eb0:	d100      	bne.n	7eb4 <work_queue_main+0x100>
	list->tail = node;
    7eb2:	6071      	str	r1, [r6, #4]
	parent->next = child;
    7eb4:	f840 3b08 	str.w	r3, [r0], #8
	z_impl_k_sem_give(sem);
    7eb8:	f7ff ff34 	bl	7d24 <z_impl_k_sem_give>
}
    7ebc:	4639      	mov	r1, r7
    7ebe:	2300      	movs	r3, #0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    7ec0:	f1ba 0f00 	cmp.w	sl, #0
    7ec4:	d00b      	beq.n	7ede <work_queue_main+0x12a>
	return node->next;
    7ec6:	f8da 2000 	ldr.w	r2, [sl]
    7eca:	4650      	mov	r0, sl
    7ecc:	460f      	mov	r7, r1
    7ece:	4692      	mov	sl, r2
    7ed0:	e7e3      	b.n	7e9a <work_queue_main+0xe6>
	parent->next = child;
    7ed2:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    7ed4:	6872      	ldr	r2, [r6, #4]
    7ed6:	4282      	cmp	r2, r0
	list->tail = node;
    7ed8:	bf08      	it	eq
    7eda:	6077      	streq	r7, [r6, #4]
}
    7edc:	e7ea      	b.n	7eb4 <work_queue_main+0x100>
    7ede:	4652      	mov	r2, sl
    7ee0:	e7f3      	b.n	7eca <work_queue_main+0x116>
    7ee2:	bf00      	nop
    7ee4:	20001a04 	.word	0x20001a04
    7ee8:	20001c20 	.word	0x20001c20

00007eec <submit_to_queue_locked>:
{
    7eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
    7eee:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7ef0:	079a      	lsls	r2, r3, #30
{
    7ef2:	4604      	mov	r4, r0
    7ef4:	460f      	mov	r7, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7ef6:	f3c3 0640 	ubfx	r6, r3, #1, #1
    7efa:	d42c      	bmi.n	7f56 <submit_to_queue_locked+0x6a>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    7efc:	075b      	lsls	r3, r3, #29
    7efe:	d41a      	bmi.n	7f36 <submit_to_queue_locked+0x4a>
		if (*queuep == NULL) {
    7f00:	680b      	ldr	r3, [r1, #0]
    7f02:	b90b      	cbnz	r3, 7f08 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    7f04:	6883      	ldr	r3, [r0, #8]
    7f06:	600b      	str	r3, [r1, #0]
	return (*flagp & BIT(bit)) != 0U;
    7f08:	68e3      	ldr	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    7f0a:	07dd      	lsls	r5, r3, #31
			*queuep = work->queue;
    7f0c:	bf44      	itt	mi
    7f0e:	68a3      	ldrmi	r3, [r4, #8]
    7f10:	603b      	strmi	r3, [r7, #0]
		int rc = queue_submit_locked(*queuep, work);
    7f12:	683d      	ldr	r5, [r7, #0]
			ret = 2;
    7f14:	bf4c      	ite	mi
    7f16:	2602      	movmi	r6, #2
		ret = 1;
    7f18:	2601      	movpl	r6, #1
	if (queue == NULL) {
    7f1a:	2d00      	cmp	r5, #0
    7f1c:	d03a      	beq.n	7f94 <submit_to_queue_locked+0xa8>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    7f1e:	4b1f      	ldr	r3, [pc, #124]	; (7f9c <submit_to_queue_locked+0xb0>)
    7f20:	689b      	ldr	r3, [r3, #8]
    7f22:	42ab      	cmp	r3, r5
    7f24:	d00a      	beq.n	7f3c <submit_to_queue_locked+0x50>
	return (*flagp & BIT(bit)) != 0U;
    7f26:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7f2a:	07d8      	lsls	r0, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    7f2c:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7f30:	d414      	bmi.n	7f5c <submit_to_queue_locked+0x70>
		ret = -EBUSY;
    7f32:	f06f 0612 	mvn.w	r6, #18
		*queuep = NULL;
    7f36:	2300      	movs	r3, #0
    7f38:	603b      	str	r3, [r7, #0]
	return ret;
    7f3a:	e025      	b.n	7f88 <submit_to_queue_locked+0x9c>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    7f3c:	f002 f977 	bl	a22e <k_is_in_isr>
    7f40:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    7f44:	2800      	cmp	r0, #0
    7f46:	d1f0      	bne.n	7f2a <submit_to_queue_locked+0x3e>
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7f48:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    7f4a:	f3c3 02c0 	ubfx	r2, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7f4e:	d5f0      	bpl.n	7f32 <submit_to_queue_locked+0x46>
	} else if (plugged && !draining) {
    7f50:	b152      	cbz	r2, 7f68 <submit_to_queue_locked+0x7c>
    7f52:	075b      	lsls	r3, r3, #29
    7f54:	d408      	bmi.n	7f68 <submit_to_queue_locked+0x7c>
		ret = -EBUSY;
    7f56:	f06f 060f 	mvn.w	r6, #15
    7f5a:	e7ec      	b.n	7f36 <submit_to_queue_locked+0x4a>
	} else if (draining && !chained) {
    7f5c:	2a00      	cmp	r2, #0
    7f5e:	d1fa      	bne.n	7f56 <submit_to_queue_locked+0x6a>
	return (*flagp & BIT(bit)) != 0U;
    7f60:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	} else if (plugged && !draining) {
    7f64:	2b00      	cmp	r3, #0
    7f66:	d1f6      	bne.n	7f56 <submit_to_queue_locked+0x6a>
	parent->next = child;
    7f68:	2300      	movs	r3, #0
    7f6a:	6023      	str	r3, [r4, #0]
	return list->tail;
    7f6c:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
Z_GENLIST_APPEND(slist, snode)
    7f70:	b963      	cbnz	r3, 7f8c <submit_to_queue_locked+0xa0>
	list->head = node;
    7f72:	e9c5 4420 	strd	r4, r4, [r5, #128]	; 0x80
		(void)notify_queue_locked(queue);
    7f76:	4628      	mov	r0, r5
    7f78:	f002 fa0a 	bl	a390 <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
    7f7c:	68e3      	ldr	r3, [r4, #12]
    7f7e:	f043 0304 	orr.w	r3, r3, #4
    7f82:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    7f84:	683b      	ldr	r3, [r7, #0]
    7f86:	60a3      	str	r3, [r4, #8]
}
    7f88:	4630      	mov	r0, r6
    7f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    7f8c:	601c      	str	r4, [r3, #0]
	list->tail = node;
    7f8e:	f8c5 4084 	str.w	r4, [r5, #132]	; 0x84
}
    7f92:	e7f0      	b.n	7f76 <submit_to_queue_locked+0x8a>
		return -EINVAL;
    7f94:	f06f 0615 	mvn.w	r6, #21
    7f98:	e7cd      	b.n	7f36 <submit_to_queue_locked+0x4a>
    7f9a:	bf00      	nop
    7f9c:	200019e0 	.word	0x200019e0

00007fa0 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    7fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7fa2:	b089      	sub	sp, #36	; 0x24
    7fa4:	4604      	mov	r4, r0
	list->head = NULL;
    7fa6:	2000      	movs	r0, #0
	list->tail = NULL;
    7fa8:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
    7fac:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    7fae:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    7fb2:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
    7fb6:	f104 0090 	add.w	r0, r4, #144	; 0x90
    7fba:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    7fbe:	b31d      	cbz	r5, 8008 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x8>
    7fc0:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    7fc2:	2800      	cmp	r0, #0
    7fc4:	f240 1001 	movw	r0, #257	; 0x101
    7fc8:	bf08      	it	eq
    7fca:	2001      	moveq	r0, #1
	*flagp = flags;
    7fcc:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    7fd0:	2000      	movs	r0, #0
    7fd2:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    7fd6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    7fda:	e9cd 3003 	strd	r3, r0, [sp, #12]
    7fde:	e9cd 0001 	strd	r0, r0, [sp, #4]
    7fe2:	e9cd 6706 	strd	r6, r7, [sp, #24]
    7fe6:	4b09      	ldr	r3, [pc, #36]	; (800c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xc>)
    7fe8:	9400      	str	r4, [sp, #0]
    7fea:	4620      	mov	r0, r4
    7fec:	f7ff fd0c 	bl	7a08 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    7ff0:	b125      	cbz	r5, 7ffc <k_work_queue_start+0x5c>
    7ff2:	6829      	ldr	r1, [r5, #0]
    7ff4:	b111      	cbz	r1, 7ffc <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
    7ff6:	4620      	mov	r0, r4
    7ff8:	f002 f91f 	bl	a23a <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    7ffc:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    7ffe:	b009      	add	sp, #36	; 0x24
    8000:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    8004:	f002 b91c 	b.w	a240 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    8008:	2001      	movs	r0, #1
    800a:	e7df      	b.n	7fcc <k_work_queue_start+0x2c>
    800c:	00007db5 	.word	0x00007db5

00008010 <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
    8010:	b537      	push	{r0, r1, r2, r4, r5, lr}
    8012:	9001      	str	r0, [sp, #4]
    8014:	4608      	mov	r0, r1
	__asm__ volatile(
    8016:	f04f 0120 	mov.w	r1, #32
    801a:	f3ef 8411 	mrs	r4, BASEPRI
    801e:	f381 8812 	msr	BASEPRI_MAX, r1
    8022:	f3bf 8f6f 	isb	sy
	return *flagp;
    8026:	68c1      	ldr	r1, [r0, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
    8028:	f011 0f0e 	tst.w	r1, #14
    802c:	d116      	bne.n	805c <k_work_schedule_for_queue+0x4c>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    802e:	ea53 0502 	orrs.w	r5, r3, r2
    8032:	d108      	bne.n	8046 <k_work_schedule_for_queue+0x36>
		return submit_to_queue_locked(work, queuep);
    8034:	a901      	add	r1, sp, #4
    8036:	f7ff ff59 	bl	7eec <submit_to_queue_locked>
	__asm__ volatile(
    803a:	f384 8811 	msr	BASEPRI, r4
    803e:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
    8042:	b003      	add	sp, #12
    8044:	bd30      	pop	{r4, r5, pc}
	*flagp |= BIT(bit);
    8046:	f041 0108 	orr.w	r1, r1, #8
    804a:	60c1      	str	r1, [r0, #12]
	dwork->queue = *queuep;
    804c:	9901      	ldr	r1, [sp, #4]
    804e:	6281      	str	r1, [r0, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
    8050:	3010      	adds	r0, #16
    8052:	4903      	ldr	r1, [pc, #12]	; (8060 <k_work_schedule_for_queue+0x50>)
    8054:	f000 fbd4 	bl	8800 <z_add_timeout>
	return ret;
    8058:	2001      	movs	r0, #1
    805a:	e7ee      	b.n	803a <k_work_schedule_for_queue+0x2a>
	int ret = 0;
    805c:	2000      	movs	r0, #0
    805e:	e7ec      	b.n	803a <k_work_schedule_for_queue+0x2a>
    8060:	0000a39f 	.word	0x0000a39f

00008064 <sliceable>:
{
	bool ret = is_preempt(thread)
		&& slice_time(thread) != 0
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_idle_thread_object(thread);
    8064:	89c3      	ldrh	r3, [r0, #14]
    8066:	2b7f      	cmp	r3, #127	; 0x7f
    8068:	d812      	bhi.n	8090 <sliceable+0x2c>
	int ret = slice_ticks;
    806a:	4b0a      	ldr	r3, [pc, #40]	; (8094 <sliceable+0x30>)
    806c:	681b      	ldr	r3, [r3, #0]
		&& slice_time(thread) != 0
    806e:	b163      	cbz	r3, 808a <sliceable+0x26>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    8070:	4b09      	ldr	r3, [pc, #36]	; (8098 <sliceable+0x34>)
    8072:	f990 200e 	ldrsb.w	r2, [r0, #14]
    8076:	681b      	ldr	r3, [r3, #0]
    8078:	429a      	cmp	r2, r3
    807a:	db09      	blt.n	8090 <sliceable+0x2c>
		&& !z_is_thread_prevented_from_running(thread)
    807c:	7b43      	ldrb	r3, [r0, #13]
    807e:	06db      	lsls	r3, r3, #27
    8080:	d106      	bne.n	8090 <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    8082:	4b06      	ldr	r3, [pc, #24]	; (809c <sliceable+0x38>)
    8084:	1ac3      	subs	r3, r0, r3
    8086:	bf18      	it	ne
    8088:	2301      	movne	r3, #1
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    808a:	f003 0001 	and.w	r0, r3, #1
    808e:	4770      	bx	lr
		&& !z_is_idle_thread_object(thread);
    8090:	2300      	movs	r3, #0
    8092:	e7fa      	b.n	808a <sliceable+0x26>
    8094:	20001a14 	.word	0x20001a14
    8098:	20001a10 	.word	0x20001a10
    809c:	20000530 	.word	0x20000530

000080a0 <slice_timeout>:

static void slice_timeout(struct _timeout *t)
{
	int cpu = ARRAY_INDEX(slice_timeouts, t);
    80a0:	4b04      	ldr	r3, [pc, #16]	; (80b4 <slice_timeout+0x14>)
    80a2:	1ac0      	subs	r0, r0, r3
    80a4:	4b04      	ldr	r3, [pc, #16]	; (80b8 <slice_timeout+0x18>)
    80a6:	10c0      	asrs	r0, r0, #3
    80a8:	4358      	muls	r0, r3

	slice_expired[cpu] = true;
    80aa:	4b04      	ldr	r3, [pc, #16]	; (80bc <slice_timeout+0x1c>)
    80ac:	2201      	movs	r2, #1
    80ae:	541a      	strb	r2, [r3, r0]
	 * the specific core, but that's not part of the API yet.
	 */
	if (IS_ENABLED(CONFIG_SMP) && cpu != _current_cpu->id) {
		flag_ipi();
	}
}
    80b0:	4770      	bx	lr
    80b2:	bf00      	nop
    80b4:	20000630 	.word	0x20000630
    80b8:	aaaaaaab 	.word	0xaaaaaaab
    80bc:	20001c20 	.word	0x20001c20

000080c0 <z_reset_time_slice>:

void z_reset_time_slice(struct k_thread *curr)
{
    80c0:	b570      	push	{r4, r5, r6, lr}
	int cpu = _current_cpu->id;
    80c2:	4b0e      	ldr	r3, [pc, #56]	; (80fc <z_reset_time_slice+0x3c>)

	z_abort_timeout(&slice_timeouts[cpu]);
    80c4:	4c0e      	ldr	r4, [pc, #56]	; (8100 <z_reset_time_slice+0x40>)
	int cpu = _current_cpu->id;
    80c6:	7c1e      	ldrb	r6, [r3, #16]
	z_abort_timeout(&slice_timeouts[cpu]);
    80c8:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    80cc:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
{
    80d0:	4605      	mov	r5, r0
	z_abort_timeout(&slice_timeouts[cpu]);
    80d2:	4620      	mov	r0, r4
    80d4:	f002 faa9 	bl	a62a <z_abort_timeout>
	slice_expired[cpu] = false;
    80d8:	4b0a      	ldr	r3, [pc, #40]	; (8104 <z_reset_time_slice+0x44>)
    80da:	2200      	movs	r2, #0
	if (sliceable(curr)) {
    80dc:	4628      	mov	r0, r5
	slice_expired[cpu] = false;
    80de:	559a      	strb	r2, [r3, r6]
	if (sliceable(curr)) {
    80e0:	f7ff ffc0 	bl	8064 <sliceable>
    80e4:	b148      	cbz	r0, 80fa <z_reset_time_slice+0x3a>
	int ret = slice_ticks;
    80e6:	4b08      	ldr	r3, [pc, #32]	; (8108 <z_reset_time_slice+0x48>)
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    80e8:	4908      	ldr	r1, [pc, #32]	; (810c <z_reset_time_slice+0x4c>)
			      K_TICKS(slice_time(curr) - 1));
    80ea:	681a      	ldr	r2, [r3, #0]
    80ec:	3a01      	subs	r2, #1
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    80ee:	4620      	mov	r0, r4
    80f0:	17d3      	asrs	r3, r2, #31
	}
}
    80f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    80f6:	f000 bb83 	b.w	8800 <z_add_timeout>
}
    80fa:	bd70      	pop	{r4, r5, r6, pc}
    80fc:	200019e0 	.word	0x200019e0
    8100:	20000630 	.word	0x20000630
    8104:	20001c20 	.word	0x20001c20
    8108:	20001a14 	.word	0x20001a14
    810c:	000080a1 	.word	0x000080a1

00008110 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    8110:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    8112:	4d0d      	ldr	r5, [pc, #52]	; (8148 <update_cache+0x38>)
    8114:	462b      	mov	r3, r5
    8116:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    811a:	429c      	cmp	r4, r3
    811c:	d000      	beq.n	8120 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    811e:	b904      	cbnz	r4, 8122 <update_cache+0x12>
    8120:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    8122:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    8124:	b938      	cbnz	r0, 8136 <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    8126:	7b5a      	ldrb	r2, [r3, #13]
    8128:	06d2      	lsls	r2, r2, #27
    812a:	d104      	bne.n	8136 <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    812c:	69a2      	ldr	r2, [r4, #24]
    812e:	b912      	cbnz	r2, 8136 <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    8130:	89da      	ldrh	r2, [r3, #14]
    8132:	2a7f      	cmp	r2, #127	; 0x7f
    8134:	d805      	bhi.n	8142 <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    8136:	429c      	cmp	r4, r3
    8138:	d002      	beq.n	8140 <update_cache+0x30>
			z_reset_time_slice(thread);
    813a:	4620      	mov	r0, r4
    813c:	f7ff ffc0 	bl	80c0 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    8140:	4623      	mov	r3, r4
    8142:	61ab      	str	r3, [r5, #24]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    8144:	bd38      	pop	{r3, r4, r5, pc}
    8146:	bf00      	nop
    8148:	200019e0 	.word	0x200019e0

0000814c <move_thread_to_end_of_prio_q>:
{
    814c:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    814e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    8152:	7b43      	ldrb	r3, [r0, #13]
    8154:	2a00      	cmp	r2, #0
{
    8156:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    8158:	da04      	bge.n	8164 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    815a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    815e:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    8160:	f002 f976 	bl	a450 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    8164:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    8166:	4a15      	ldr	r2, [pc, #84]	; (81bc <move_thread_to_end_of_prio_q+0x70>)
    8168:	f063 037f 	orn	r3, r3, #127	; 0x7f
    816c:	4610      	mov	r0, r2
    816e:	734b      	strb	r3, [r1, #13]
    8170:	f850 3f1c 	ldr.w	r3, [r0, #28]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    8174:	6a14      	ldr	r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8176:	4283      	cmp	r3, r0
    8178:	bf08      	it	eq
    817a:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    817c:	b923      	cbnz	r3, 8188 <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    817e:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    8182:	6021      	str	r1, [r4, #0]
	list->tail = node;
    8184:	6211      	str	r1, [r2, #32]
}
    8186:	e00c      	b.n	81a2 <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    8188:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    818c:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    8190:	42b5      	cmp	r5, r6
    8192:	d00e      	beq.n	81b2 <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    8194:	42ae      	cmp	r6, r5
    8196:	dd0c      	ble.n	81b2 <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    8198:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    819a:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    819e:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    81a0:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    81a2:	6890      	ldr	r0, [r2, #8]
    81a4:	1a43      	subs	r3, r0, r1
    81a6:	4258      	negs	r0, r3
}
    81a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    81ac:	4158      	adcs	r0, r3
    81ae:	f7ff bfaf 	b.w	8110 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    81b2:	429c      	cmp	r4, r3
    81b4:	d0e3      	beq.n	817e <move_thread_to_end_of_prio_q+0x32>
    81b6:	681b      	ldr	r3, [r3, #0]
    81b8:	e7e0      	b.n	817c <move_thread_to_end_of_prio_q+0x30>
    81ba:	bf00      	nop
    81bc:	200019e0 	.word	0x200019e0

000081c0 <ready_thread>:
{
    81c0:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    81c2:	f990 300d 	ldrsb.w	r3, [r0, #13]
    81c6:	7b42      	ldrb	r2, [r0, #13]
    81c8:	2b00      	cmp	r3, #0
    81ca:	db29      	blt.n	8220 <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    81cc:	06d3      	lsls	r3, r2, #27
    81ce:	d127      	bne.n	8220 <ready_thread+0x60>
	return node->next != NULL;
    81d0:	6983      	ldr	r3, [r0, #24]
    81d2:	bb2b      	cbnz	r3, 8220 <ready_thread+0x60>
	return list->head == list;
    81d4:	4913      	ldr	r1, [pc, #76]	; (8224 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    81d6:	f062 027f 	orn	r2, r2, #127	; 0x7f
    81da:	7342      	strb	r2, [r0, #13]
    81dc:	460a      	mov	r2, r1
    81de:	f852 4f1c 	ldr.w	r4, [r2, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    81e2:	4294      	cmp	r4, r2
    81e4:	bf18      	it	ne
    81e6:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    81e8:	6a0c      	ldr	r4, [r1, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    81ea:	b923      	cbnz	r3, 81f6 <ready_thread+0x36>
	node->prev = tail;
    81ec:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    81f0:	6020      	str	r0, [r4, #0]
	list->tail = node;
    81f2:	6208      	str	r0, [r1, #32]
}
    81f4:	e00c      	b.n	8210 <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    81f6:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    81fa:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    81fe:	42b5      	cmp	r5, r6
    8200:	d00a      	beq.n	8218 <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    8202:	42ae      	cmp	r6, r5
    8204:	dd08      	ble.n	8218 <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    8206:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    8208:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    820c:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    820e:	6058      	str	r0, [r3, #4]
}
    8210:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    8212:	2000      	movs	r0, #0
    8214:	f7ff bf7c 	b.w	8110 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    8218:	42a3      	cmp	r3, r4
    821a:	d0e7      	beq.n	81ec <ready_thread+0x2c>
    821c:	681b      	ldr	r3, [r3, #0]
    821e:	e7e4      	b.n	81ea <ready_thread+0x2a>
}
    8220:	bc70      	pop	{r4, r5, r6}
    8222:	4770      	bx	lr
    8224:	200019e0 	.word	0x200019e0

00008228 <unready_thread>:
{
    8228:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    822a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    822e:	7b43      	ldrb	r3, [r0, #13]
    8230:	2a00      	cmp	r2, #0
{
    8232:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    8234:	da04      	bge.n	8240 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    8236:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    823a:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    823c:	f002 f908 	bl	a450 <sys_dlist_remove>
	update_cache(thread == _current);
    8240:	4b04      	ldr	r3, [pc, #16]	; (8254 <unready_thread+0x2c>)
    8242:	6898      	ldr	r0, [r3, #8]
    8244:	1a43      	subs	r3, r0, r1
    8246:	4258      	negs	r0, r3
    8248:	4158      	adcs	r0, r3
}
    824a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    824e:	f7ff bf5f 	b.w	8110 <update_cache>
    8252:	bf00      	nop
    8254:	200019e0 	.word	0x200019e0

00008258 <pend_locked>:
{
    8258:	b570      	push	{r4, r5, r6, lr}
    825a:	4615      	mov	r5, r2
    825c:	461c      	mov	r4, r3
    825e:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    8260:	f002 f908 	bl	a474 <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    8264:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    8268:	bf08      	it	eq
    826a:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    826e:	d008      	beq.n	8282 <pend_locked+0x2a>
    8270:	462a      	mov	r2, r5
    8272:	4623      	mov	r3, r4
    8274:	f106 0018 	add.w	r0, r6, #24
    8278:	4902      	ldr	r1, [pc, #8]	; (8284 <pend_locked+0x2c>)
}
    827a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    827e:	f000 babf 	b.w	8800 <z_add_timeout>
    8282:	bd70      	pop	{r4, r5, r6, pc}
    8284:	0000a529 	.word	0x0000a529

00008288 <z_time_slice>:
{
    8288:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    828a:	f04f 0320 	mov.w	r3, #32
    828e:	f3ef 8511 	mrs	r5, BASEPRI
    8292:	f383 8812 	msr	BASEPRI_MAX, r3
    8296:	f3bf 8f6f 	isb	sy
	struct k_thread *curr = _current;
    829a:	4b10      	ldr	r3, [pc, #64]	; (82dc <z_time_slice+0x54>)
	if (pending_current == curr) {
    829c:	4a10      	ldr	r2, [pc, #64]	; (82e0 <z_time_slice+0x58>)
	struct k_thread *curr = _current;
    829e:	689c      	ldr	r4, [r3, #8]
	if (pending_current == curr) {
    82a0:	6810      	ldr	r0, [r2, #0]
    82a2:	42a0      	cmp	r0, r4
    82a4:	d106      	bne.n	82b4 <z_time_slice+0x2c>
		z_reset_time_slice(curr);
    82a6:	f7ff ff0b 	bl	80c0 <z_reset_time_slice>
	__asm__ volatile(
    82aa:	f385 8811 	msr	BASEPRI, r5
    82ae:	f3bf 8f6f 	isb	sy
}
    82b2:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    82b4:	2100      	movs	r1, #0
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    82b6:	7c1b      	ldrb	r3, [r3, #16]
	pending_current = NULL;
    82b8:	6011      	str	r1, [r2, #0]
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    82ba:	4a0a      	ldr	r2, [pc, #40]	; (82e4 <z_time_slice+0x5c>)
    82bc:	5cd3      	ldrb	r3, [r2, r3]
    82be:	2b00      	cmp	r3, #0
    82c0:	d0f3      	beq.n	82aa <z_time_slice+0x22>
    82c2:	4620      	mov	r0, r4
    82c4:	f7ff fece 	bl	8064 <sliceable>
    82c8:	2800      	cmp	r0, #0
    82ca:	d0ee      	beq.n	82aa <z_time_slice+0x22>
		if (!z_is_thread_prevented_from_running(curr)) {
    82cc:	7b63      	ldrb	r3, [r4, #13]
    82ce:	06db      	lsls	r3, r3, #27
    82d0:	d102      	bne.n	82d8 <z_time_slice+0x50>
			move_thread_to_end_of_prio_q(curr);
    82d2:	4620      	mov	r0, r4
    82d4:	f7ff ff3a 	bl	814c <move_thread_to_end_of_prio_q>
		z_reset_time_slice(curr);
    82d8:	4620      	mov	r0, r4
    82da:	e7e4      	b.n	82a6 <z_time_slice+0x1e>
    82dc:	200019e0 	.word	0x200019e0
    82e0:	20001a0c 	.word	0x20001a0c
    82e4:	20001c20 	.word	0x20001c20

000082e8 <z_pend_curr>:
{
    82e8:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    82ea:	480c      	ldr	r0, [pc, #48]	; (831c <z_pend_curr+0x34>)
    82ec:	4d0c      	ldr	r5, [pc, #48]	; (8320 <z_pend_curr+0x38>)
    82ee:	6886      	ldr	r6, [r0, #8]
    82f0:	602e      	str	r6, [r5, #0]
{
    82f2:	460c      	mov	r4, r1
    82f4:	4611      	mov	r1, r2
    82f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    82fa:	f04f 0620 	mov.w	r6, #32
    82fe:	f3ef 8511 	mrs	r5, BASEPRI
    8302:	f386 8812 	msr	BASEPRI_MAX, r6
    8306:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    830a:	6880      	ldr	r0, [r0, #8]
    830c:	f7ff ffa4 	bl	8258 <pend_locked>
	ret = arch_swap(key);
    8310:	4620      	mov	r0, r4
}
    8312:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8316:	f7fb b937 	b.w	3588 <arch_swap>
    831a:	bf00      	nop
    831c:	200019e0 	.word	0x200019e0
    8320:	20001a0c 	.word	0x20001a0c

00008324 <z_set_prio>:
{
    8324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8326:	4604      	mov	r4, r0
    8328:	f04f 0320 	mov.w	r3, #32
    832c:	f3ef 8611 	mrs	r6, BASEPRI
    8330:	f383 8812 	msr	BASEPRI_MAX, r3
    8334:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    8338:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    833a:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    833c:	b249      	sxtb	r1, r1
    833e:	d119      	bne.n	8374 <z_set_prio+0x50>
	return node->next != NULL;
    8340:	6985      	ldr	r5, [r0, #24]
    8342:	b9bd      	cbnz	r5, 8374 <z_set_prio+0x50>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    8344:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8348:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    834a:	f002 f881 	bl	a450 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    834e:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    8350:	4a16      	ldr	r2, [pc, #88]	; (83ac <z_set_prio+0x88>)
				thread->base.prio = prio;
    8352:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    8354:	f063 037f 	orn	r3, r3, #127	; 0x7f
    8358:	7343      	strb	r3, [r0, #13]
    835a:	4613      	mov	r3, r2
    835c:	f853 0f1c 	ldr.w	r0, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8360:	4298      	cmp	r0, r3
    8362:	bf18      	it	ne
    8364:	4605      	movne	r5, r0
	return (node == list->tail) ? NULL : node->next;
    8366:	6a10      	ldr	r0, [r2, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    8368:	b95d      	cbnz	r5, 8382 <z_set_prio+0x5e>
	node->prev = tail;
    836a:	e9c4 3000 	strd	r3, r0, [r4]
	tail->next = node;
    836e:	6004      	str	r4, [r0, #0]
	list->tail = node;
    8370:	6214      	str	r4, [r2, #32]
}
    8372:	e011      	b.n	8398 <z_set_prio+0x74>
			thread->base.prio = prio;
    8374:	73a1      	strb	r1, [r4, #14]
    8376:	2000      	movs	r0, #0
	__asm__ volatile(
    8378:	f386 8811 	msr	BASEPRI, r6
    837c:	f3bf 8f6f 	isb	sy
}
    8380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int32_t b2 = thread_2->base.prio;
    8382:	f995 700e 	ldrsb.w	r7, [r5, #14]
	if (b1 != b2) {
    8386:	42b9      	cmp	r1, r7
    8388:	d00b      	beq.n	83a2 <z_set_prio+0x7e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    838a:	428f      	cmp	r7, r1
    838c:	dd09      	ble.n	83a2 <z_set_prio+0x7e>
	sys_dnode_t *const prev = successor->prev;
    838e:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
    8390:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    8394:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    8396:	606c      	str	r4, [r5, #4]
			update_cache(1);
    8398:	2001      	movs	r0, #1
    839a:	f7ff feb9 	bl	8110 <update_cache>
    839e:	2001      	movs	r0, #1
    83a0:	e7ea      	b.n	8378 <z_set_prio+0x54>
	return (node == list->tail) ? NULL : node->next;
    83a2:	42a8      	cmp	r0, r5
    83a4:	d0e1      	beq.n	836a <z_set_prio+0x46>
    83a6:	682d      	ldr	r5, [r5, #0]
    83a8:	e7de      	b.n	8368 <z_set_prio+0x44>
    83aa:	bf00      	nop
    83ac:	200019e0 	.word	0x200019e0

000083b0 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    83b0:	b949      	cbnz	r1, 83c6 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    83b2:	f3ef 8005 	mrs	r0, IPSR
    83b6:	b930      	cbnz	r0, 83c6 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    83b8:	4b05      	ldr	r3, [pc, #20]	; (83d0 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    83ba:	699a      	ldr	r2, [r3, #24]
    83bc:	689b      	ldr	r3, [r3, #8]
    83be:	429a      	cmp	r2, r3
    83c0:	d001      	beq.n	83c6 <z_reschedule+0x16>
    83c2:	f7fb b8e1 	b.w	3588 <arch_swap>
    83c6:	f381 8811 	msr	BASEPRI, r1
    83ca:	f3bf 8f6f 	isb	sy
}
    83ce:	4770      	bx	lr
    83d0:	200019e0 	.word	0x200019e0

000083d4 <z_sched_start>:
{
    83d4:	b510      	push	{r4, lr}
	__asm__ volatile(
    83d6:	f04f 0220 	mov.w	r2, #32
    83da:	f3ef 8411 	mrs	r4, BASEPRI
    83de:	f382 8812 	msr	BASEPRI_MAX, r2
    83e2:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    83e6:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    83e8:	0751      	lsls	r1, r2, #29
    83ea:	d404      	bmi.n	83f6 <z_sched_start+0x22>
	__asm__ volatile(
    83ec:	f384 8811 	msr	BASEPRI, r4
    83f0:	f3bf 8f6f 	isb	sy
}
    83f4:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    83f6:	f022 0204 	bic.w	r2, r2, #4
    83fa:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    83fc:	f7ff fee0 	bl	81c0 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    8400:	4621      	mov	r1, r4
    8402:	4802      	ldr	r0, [pc, #8]	; (840c <z_sched_start+0x38>)
}
    8404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    8408:	f7ff bfd2 	b.w	83b0 <z_reschedule>
    840c:	20001c21 	.word	0x20001c21

00008410 <z_impl_k_thread_suspend>:
{
    8410:	b570      	push	{r4, r5, r6, lr}
    8412:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    8414:	3018      	adds	r0, #24
    8416:	f002 f908 	bl	a62a <z_abort_timeout>
	__asm__ volatile(
    841a:	f04f 0320 	mov.w	r3, #32
    841e:	f3ef 8611 	mrs	r6, BASEPRI
    8422:	f383 8812 	msr	BASEPRI_MAX, r3
    8426:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    842a:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    842e:	7b63      	ldrb	r3, [r4, #13]
    8430:	2a00      	cmp	r2, #0
    8432:	da05      	bge.n	8440 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    8434:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8438:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    843a:	4620      	mov	r0, r4
    843c:	f002 f808 	bl	a450 <sys_dlist_remove>
		update_cache(thread == _current);
    8440:	4d0b      	ldr	r5, [pc, #44]	; (8470 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    8442:	7b63      	ldrb	r3, [r4, #13]
    8444:	68a8      	ldr	r0, [r5, #8]
    8446:	f043 0310 	orr.w	r3, r3, #16
    844a:	7363      	strb	r3, [r4, #13]
    844c:	1b03      	subs	r3, r0, r4
    844e:	4258      	negs	r0, r3
    8450:	4158      	adcs	r0, r3
    8452:	f7ff fe5d 	bl	8110 <update_cache>
	__asm__ volatile(
    8456:	f386 8811 	msr	BASEPRI, r6
    845a:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    845e:	68ab      	ldr	r3, [r5, #8]
    8460:	42a3      	cmp	r3, r4
    8462:	d103      	bne.n	846c <z_impl_k_thread_suspend+0x5c>
}
    8464:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    8468:	f002 b8a2 	b.w	a5b0 <z_reschedule_unlocked>
}
    846c:	bd70      	pop	{r4, r5, r6, pc}
    846e:	bf00      	nop
    8470:	200019e0 	.word	0x200019e0

00008474 <k_sched_lock>:
	__asm__ volatile(
    8474:	f04f 0320 	mov.w	r3, #32
    8478:	f3ef 8111 	mrs	r1, BASEPRI
    847c:	f383 8812 	msr	BASEPRI_MAX, r3
    8480:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    8484:	4b04      	ldr	r3, [pc, #16]	; (8498 <k_sched_lock+0x24>)
    8486:	689a      	ldr	r2, [r3, #8]
    8488:	7bd3      	ldrb	r3, [r2, #15]
    848a:	3b01      	subs	r3, #1
    848c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    848e:	f381 8811 	msr	BASEPRI, r1
    8492:	f3bf 8f6f 	isb	sy
}
    8496:	4770      	bx	lr
    8498:	200019e0 	.word	0x200019e0

0000849c <k_sched_unlock>:
{
    849c:	b510      	push	{r4, lr}
	__asm__ volatile(
    849e:	f04f 0320 	mov.w	r3, #32
    84a2:	f3ef 8411 	mrs	r4, BASEPRI
    84a6:	f383 8812 	msr	BASEPRI_MAX, r3
    84aa:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    84ae:	4b08      	ldr	r3, [pc, #32]	; (84d0 <k_sched_unlock+0x34>)
    84b0:	689a      	ldr	r2, [r3, #8]
    84b2:	7bd3      	ldrb	r3, [r2, #15]
    84b4:	3301      	adds	r3, #1
    84b6:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    84b8:	2000      	movs	r0, #0
    84ba:	f7ff fe29 	bl	8110 <update_cache>
	__asm__ volatile(
    84be:	f384 8811 	msr	BASEPRI, r4
    84c2:	f3bf 8f6f 	isb	sy
}
    84c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    84ca:	f002 b871 	b.w	a5b0 <z_reschedule_unlocked>
    84ce:	bf00      	nop
    84d0:	200019e0 	.word	0x200019e0

000084d4 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    84d4:	4b02      	ldr	r3, [pc, #8]	; (84e0 <z_sched_init+0xc>)
    84d6:	f103 021c 	add.w	r2, r3, #28
	list->tail = (sys_dnode_t *)list;
    84da:	e9c3 2207 	strd	r2, r2, [r3, #28]
		init_ready_q(&_kernel.cpus[i].ready_q);
	}
#else
	init_ready_q(&_kernel.ready_q);
#endif
}
    84de:	4770      	bx	lr
    84e0:	200019e0 	.word	0x200019e0

000084e4 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    84e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    84e6:	f04f 0320 	mov.w	r3, #32
    84ea:	f3ef 8511 	mrs	r5, BASEPRI
    84ee:	f383 8812 	msr	BASEPRI_MAX, r3
    84f2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    84f6:	4919      	ldr	r1, [pc, #100]	; (855c <z_impl_k_yield+0x78>)
    84f8:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    84fa:	7b43      	ldrb	r3, [r0, #13]
    84fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8500:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    8502:	f001 ffa5 	bl	a450 <sys_dlist_remove>
	}
	queue_thread(_current);
    8506:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    8508:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    850a:	4608      	mov	r0, r1
    850c:	f062 027f 	orn	r2, r2, #127	; 0x7f
    8510:	735a      	strb	r2, [r3, #13]
    8512:	f850 2f1c 	ldr.w	r2, [r0, #28]!
	return (node == list->tail) ? NULL : node->next;
    8516:	6a0c      	ldr	r4, [r1, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8518:	4282      	cmp	r2, r0
    851a:	bf08      	it	eq
    851c:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    851e:	b922      	cbnz	r2, 852a <z_impl_k_yield+0x46>
	node->prev = tail;
    8520:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    8524:	6023      	str	r3, [r4, #0]
	list->tail = node;
    8526:	620b      	str	r3, [r1, #32]
}
    8528:	e00c      	b.n	8544 <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    852a:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    852e:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    8532:	42be      	cmp	r6, r7
    8534:	d00e      	beq.n	8554 <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    8536:	42b7      	cmp	r7, r6
    8538:	dd0c      	ble.n	8554 <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    853a:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    853c:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    8540:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    8542:	6053      	str	r3, [r2, #4]
	update_cache(1);
    8544:	2001      	movs	r0, #1
    8546:	f7ff fde3 	bl	8110 <update_cache>
    854a:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    854c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    8550:	f7fb b81a 	b.w	3588 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    8554:	42a2      	cmp	r2, r4
    8556:	d0e3      	beq.n	8520 <z_impl_k_yield+0x3c>
    8558:	6812      	ldr	r2, [r2, #0]
    855a:	e7e0      	b.n	851e <z_impl_k_yield+0x3a>
    855c:	200019e0 	.word	0x200019e0

00008560 <z_tick_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	LOG_DBG("thread %p for %lu ticks", _current, (unsigned long)ticks);

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    8560:	ea50 0301 	orrs.w	r3, r0, r1
{
    8564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8568:	4605      	mov	r5, r0
    856a:	460e      	mov	r6, r1
	if (ticks == 0) {
    856c:	d103      	bne.n	8576 <z_tick_sleep+0x16>
	z_impl_k_yield();
    856e:	f7ff ffb9 	bl	84e4 <z_impl_k_yield>
		k_yield();
		return 0;
    8572:	2000      	movs	r0, #0
    8574:	e02c      	b.n	85d0 <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    8576:	1c83      	adds	r3, r0, #2
    8578:	f171 33ff 	sbcs.w	r3, r1, #4294967295	; 0xffffffff
    857c:	db2a      	blt.n	85d4 <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    857e:	f002 f87a 	bl	a676 <sys_clock_tick_get_32>
    8582:	182c      	adds	r4, r5, r0
    8584:	f04f 0320 	mov.w	r3, #32
    8588:	f3ef 8811 	mrs	r8, BASEPRI
    858c:	f383 8812 	msr	BASEPRI_MAX, r3
    8590:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    8594:	4f11      	ldr	r7, [pc, #68]	; (85dc <z_tick_sleep+0x7c>)
    8596:	4b12      	ldr	r3, [pc, #72]	; (85e0 <z_tick_sleep+0x80>)
    8598:	68b8      	ldr	r0, [r7, #8]
    859a:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    859c:	f7ff fe44 	bl	8228 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    85a0:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    85a2:	4910      	ldr	r1, [pc, #64]	; (85e4 <z_tick_sleep+0x84>)
    85a4:	462a      	mov	r2, r5
    85a6:	4633      	mov	r3, r6
    85a8:	3018      	adds	r0, #24
    85aa:	f000 f929 	bl	8800 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    85ae:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    85b0:	7b53      	ldrb	r3, [r2, #13]
    85b2:	f043 0310 	orr.w	r3, r3, #16
    85b6:	7353      	strb	r3, [r2, #13]
    85b8:	4640      	mov	r0, r8
    85ba:	f7fa ffe5 	bl	3588 <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    85be:	f002 f85a 	bl	a676 <sys_clock_tick_get_32>
    85c2:	1a20      	subs	r0, r4, r0
    85c4:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    85c8:	2801      	cmp	r0, #1
    85ca:	f173 0300 	sbcs.w	r3, r3, #0
    85ce:	dbd0      	blt.n	8572 <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    85d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    85d4:	f06f 0401 	mvn.w	r4, #1
    85d8:	1a24      	subs	r4, r4, r0
    85da:	e7d3      	b.n	8584 <z_tick_sleep+0x24>
    85dc:	200019e0 	.word	0x200019e0
    85e0:	20001a0c 	.word	0x20001a0c
    85e4:	0000a529 	.word	0x0000a529

000085e8 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    85e8:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    85ec:	bf08      	it	eq
    85ee:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    85f2:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    85f4:	d106      	bne.n	8604 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    85f6:	4b08      	ldr	r3, [pc, #32]	; (8618 <z_impl_k_sleep+0x30>)
    85f8:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    85fa:	f7ff ff09 	bl	8410 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    85fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    8602:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    8604:	f7ff ffac 	bl	8560 <z_tick_sleep>
    8608:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    860c:	fb80 0303 	smull	r0, r3, r0, r3
    8610:	0bc0      	lsrs	r0, r0, #15
    8612:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    8616:	e7f4      	b.n	8602 <z_impl_k_sleep+0x1a>
    8618:	200019e0 	.word	0x200019e0

0000861c <z_impl_k_usleep>:
}
#include <syscalls/k_sleep_mrsh.c>
#endif

int32_t z_impl_k_usleep(int us)
{
    861c:	b538      	push	{r3, r4, r5, lr}
    861e:	4c0a      	ldr	r4, [pc, #40]	; (8648 <z_impl_k_usleep+0x2c>)
    8620:	4a0a      	ldr	r2, [pc, #40]	; (864c <z_impl_k_usleep+0x30>)
    8622:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    8626:	2100      	movs	r1, #0
    8628:	fbc0 4105 	smlal	r4, r1, r0, r5
    862c:	2300      	movs	r3, #0
    862e:	4620      	mov	r0, r4
    8630:	f7f8 fd66 	bl	1100 <__aeabi_uldivmod>
	int32_t ticks;

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, usleep, us);

	ticks = k_us_to_ticks_ceil64(us);
	ticks = z_tick_sleep(ticks);
    8634:	17c1      	asrs	r1, r0, #31
    8636:	f7ff ff93 	bl	8560 <z_tick_sleep>
    863a:	4b04      	ldr	r3, [pc, #16]	; (864c <z_impl_k_usleep+0x30>)
    863c:	fb80 0303 	smull	r0, r3, r0, r3
    8640:	0bc0      	lsrs	r0, r0, #15

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, usleep, us, k_ticks_to_us_floor64(ticks));

	return k_ticks_to_us_floor64(ticks);
}
    8642:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
    8646:	bd38      	pop	{r3, r4, r5, pc}
    8648:	000f423f 	.word	0x000f423f
    864c:	000f4240 	.word	0x000f4240

00008650 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    8650:	4b01      	ldr	r3, [pc, #4]	; (8658 <z_impl_z_current_get+0x8>)
    8652:	6898      	ldr	r0, [r3, #8]
    8654:	4770      	bx	lr
    8656:	bf00      	nop
    8658:	200019e0 	.word	0x200019e0

0000865c <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    865c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8660:	4604      	mov	r4, r0
    8662:	f04f 0320 	mov.w	r3, #32
    8666:	f3ef 8611 	mrs	r6, BASEPRI
    866a:	f383 8812 	msr	BASEPRI_MAX, r3
    866e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    8672:	7b03      	ldrb	r3, [r0, #12]
    8674:	07d9      	lsls	r1, r3, #31
    8676:	d50b      	bpl.n	8690 <z_thread_abort+0x34>
	__asm__ volatile(
    8678:	f386 8811 	msr	BASEPRI, r6
    867c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    8680:	4040      	eors	r0, r0
    8682:	f380 8811 	msr	BASEPRI, r0
    8686:	f04f 0004 	mov.w	r0, #4
    868a:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    868c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    8690:	7b43      	ldrb	r3, [r0, #13]
    8692:	071a      	lsls	r2, r3, #28
    8694:	d504      	bpl.n	86a0 <z_thread_abort+0x44>
    8696:	f386 8811 	msr	BASEPRI, r6
    869a:	f3bf 8f6f 	isb	sy
    869e:	e7f5      	b.n	868c <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    86a0:	f023 0220 	bic.w	r2, r3, #32
    86a4:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    86a8:	09d2      	lsrs	r2, r2, #7
    86aa:	d120      	bne.n	86ee <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    86ac:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    86ae:	68a3      	ldr	r3, [r4, #8]
    86b0:	b113      	cbz	r3, 86b8 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    86b2:	4620      	mov	r0, r4
    86b4:	f001 fed4 	bl	a460 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    86b8:	f104 0018 	add.w	r0, r4, #24
    86bc:	f001 ffb5 	bl	a62a <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    86c0:	f104 0758 	add.w	r7, r4, #88	; 0x58
    86c4:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    86c8:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    86ca:	42bd      	cmp	r5, r7
    86cc:	d000      	beq.n	86d0 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    86ce:	b9b5      	cbnz	r5, 86fe <z_thread_abort+0xa2>
		update_cache(1);
    86d0:	2001      	movs	r0, #1
    86d2:	f7ff fd1d 	bl	8110 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    86d6:	4b10      	ldr	r3, [pc, #64]	; (8718 <z_thread_abort+0xbc>)
    86d8:	689b      	ldr	r3, [r3, #8]
    86da:	42a3      	cmp	r3, r4
    86dc:	d1db      	bne.n	8696 <z_thread_abort+0x3a>
    86de:	f3ef 8305 	mrs	r3, IPSR
    86e2:	2b00      	cmp	r3, #0
    86e4:	d1d7      	bne.n	8696 <z_thread_abort+0x3a>
    86e6:	4630      	mov	r0, r6
    86e8:	f7fa ff4e 	bl	3588 <arch_swap>
	return ret;
    86ec:	e7d3      	b.n	8696 <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    86ee:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    86f2:	f043 0308 	orr.w	r3, r3, #8
    86f6:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    86f8:	f001 feaa 	bl	a450 <sys_dlist_remove>
}
    86fc:	e7d7      	b.n	86ae <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    86fe:	4628      	mov	r0, r5
    8700:	f001 feae 	bl	a460 <unpend_thread_no_timeout>
    8704:	f105 0018 	add.w	r0, r5, #24
    8708:	f001 ff8f 	bl	a62a <z_abort_timeout>
    870c:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    8710:	4628      	mov	r0, r5
    8712:	f7ff fd55 	bl	81c0 <ready_thread>
    8716:	e7d7      	b.n	86c8 <z_thread_abort+0x6c>
    8718:	200019e0 	.word	0x200019e0

0000871c <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    871c:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    871e:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    8722:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    8724:	e9cd 6700 	strd	r6, r7, [sp]
    8728:	f7ff fdde 	bl	82e8 <z_pend_curr>

	if (data != NULL) {
    872c:	b11c      	cbz	r4, 8736 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    872e:	4b03      	ldr	r3, [pc, #12]	; (873c <z_sched_wait+0x20>)
    8730:	689b      	ldr	r3, [r3, #8]
    8732:	695b      	ldr	r3, [r3, #20]
    8734:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    8736:	b002      	add	sp, #8
    8738:	bdd0      	pop	{r4, r6, r7, pc}
    873a:	bf00      	nop
    873c:	200019e0 	.word	0x200019e0

00008740 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    8740:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    8742:	4806      	ldr	r0, [pc, #24]	; (875c <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    8744:	4a06      	ldr	r2, [pc, #24]	; (8760 <z_data_copy+0x20>)
    8746:	4907      	ldr	r1, [pc, #28]	; (8764 <z_data_copy+0x24>)
    8748:	1a12      	subs	r2, r2, r0
    874a:	f001 fd21 	bl	a190 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    874e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    8752:	4a05      	ldr	r2, [pc, #20]	; (8768 <z_data_copy+0x28>)
    8754:	4905      	ldr	r1, [pc, #20]	; (876c <z_data_copy+0x2c>)
    8756:	4806      	ldr	r0, [pc, #24]	; (8770 <z_data_copy+0x30>)
    8758:	f001 bd1a 	b.w	a190 <z_early_memcpy>
    875c:	20000000 	.word	0x20000000
    8760:	200003cc 	.word	0x200003cc
    8764:	0000b0f8 	.word	0x0000b0f8
    8768:	00000000 	.word	0x00000000
    876c:	0000b0f8 	.word	0x0000b0f8
    8770:	20000000 	.word	0x20000000

00008774 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    8774:	4b03      	ldr	r3, [pc, #12]	; (8784 <elapsed+0x10>)
    8776:	681b      	ldr	r3, [r3, #0]
    8778:	b90b      	cbnz	r3, 877e <elapsed+0xa>
    877a:	f7fc bf15 	b.w	55a8 <sys_clock_elapsed>
}
    877e:	2000      	movs	r0, #0
    8780:	4770      	bx	lr
    8782:	bf00      	nop
    8784:	20001a18 	.word	0x20001a18

00008788 <next_timeout>:

static int32_t next_timeout(void)
{
    8788:	b510      	push	{r4, lr}
	return list->head == list;
    878a:	4b0e      	ldr	r3, [pc, #56]	; (87c4 <next_timeout+0x3c>)
    878c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    878e:	429c      	cmp	r4, r3
    8790:	d104      	bne.n	879c <next_timeout+0x14>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    8792:	f7ff ffef 	bl	8774 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    8796:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

	return ret;
}
    879a:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    879c:	f7ff ffea 	bl	8774 <elapsed>
	if ((to == NULL) ||
    87a0:	2c00      	cmp	r4, #0
    87a2:	d0f8      	beq.n	8796 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    87a4:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    87a8:	1a1b      	subs	r3, r3, r0
    87aa:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    87ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    87b2:	f172 0100 	sbcs.w	r1, r2, #0
    87b6:	daee      	bge.n	8796 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    87b8:	2a00      	cmp	r2, #0
    87ba:	bfac      	ite	ge
    87bc:	4618      	movge	r0, r3
    87be:	2000      	movlt	r0, #0
	return ret;
    87c0:	e7eb      	b.n	879a <next_timeout+0x12>
    87c2:	bf00      	nop
    87c4:	200001d8 	.word	0x200001d8

000087c8 <remove_timeout>:
{
    87c8:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    87ca:	b170      	cbz	r0, 87ea <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    87cc:	4b0b      	ldr	r3, [pc, #44]	; (87fc <remove_timeout+0x34>)
    87ce:	685b      	ldr	r3, [r3, #4]
    87d0:	4298      	cmp	r0, r3
    87d2:	d00a      	beq.n	87ea <remove_timeout+0x22>
    87d4:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    87d6:	b143      	cbz	r3, 87ea <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    87d8:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    87dc:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    87e0:	1912      	adds	r2, r2, r4
    87e2:	eb41 0105 	adc.w	r1, r1, r5
    87e6:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    87ea:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    87ee:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    87f0:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    87f2:	2300      	movs	r3, #0
	node->prev = NULL;
    87f4:	e9c0 3300 	strd	r3, r3, [r0]
}
    87f8:	bd30      	pop	{r4, r5, pc}
    87fa:	bf00      	nop
    87fc:	200001d8 	.word	0x200001d8

00008800 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    8800:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    8804:	bf08      	it	eq
    8806:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    880a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    880c:	4604      	mov	r4, r0
    880e:	461d      	mov	r5, r3
    8810:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    8812:	d05c      	beq.n	88ce <z_add_timeout+0xce>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    8814:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    8816:	f04f 0320 	mov.w	r3, #32
    881a:	f3ef 8711 	mrs	r7, BASEPRI
    881e:	f383 8812 	msr	BASEPRI_MAX, r3
    8822:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    8826:	3201      	adds	r2, #1
    8828:	f175 33ff 	sbcs.w	r3, r5, #4294967295	; 0xffffffff
    882c:	da24      	bge.n	8878 <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    882e:	492d      	ldr	r1, [pc, #180]	; (88e4 <z_add_timeout+0xe4>)
    8830:	e9d1 2000 	ldrd	r2, r0, [r1]
    8834:	f06f 0301 	mvn.w	r3, #1
    8838:	1a9b      	subs	r3, r3, r2
    883a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    883e:	eb62 0000 	sbc.w	r0, r2, r0
    8842:	1b9e      	subs	r6, r3, r6
    8844:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    8848:	2e01      	cmp	r6, #1
    884a:	f170 0300 	sbcs.w	r3, r0, #0
    884e:	da01      	bge.n	8854 <z_add_timeout+0x54>
    8850:	2601      	movs	r6, #1
    8852:	2000      	movs	r0, #0
    8854:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    8858:	4e23      	ldr	r6, [pc, #140]	; (88e8 <z_add_timeout+0xe8>)
    885a:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    885e:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8860:	45b4      	cmp	ip, r6
    8862:	bf08      	it	eq
    8864:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    8868:	f1bc 0f00 	cmp.w	ip, #0
    886c:	d10d      	bne.n	888a <z_add_timeout+0x8a>
	node->prev = tail;
    886e:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    8872:	602c      	str	r4, [r5, #0]
	list->tail = node;
    8874:	6074      	str	r4, [r6, #4]
}
    8876:	e01c      	b.n	88b2 <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    8878:	f7ff ff7c 	bl	8774 <elapsed>
    887c:	3601      	adds	r6, #1
    887e:	f145 0500 	adc.w	r5, r5, #0
    8882:	1836      	adds	r6, r6, r0
    8884:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    8888:	e7e4      	b.n	8854 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    888a:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    888e:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    8892:	4293      	cmp	r3, r2
    8894:	eb71 0e00 	sbcs.w	lr, r1, r0
    8898:	da1a      	bge.n	88d0 <z_add_timeout+0xd0>
				t->dticks -= to->dticks;
    889a:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    889c:	f8dc 3004 	ldr.w	r3, [ip, #4]
    88a0:	eb60 0001 	sbc.w	r0, r0, r1
    88a4:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    88a8:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    88ac:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    88ae:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    88b2:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    88b4:	42b3      	cmp	r3, r6
    88b6:	d006      	beq.n	88c6 <z_add_timeout+0xc6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    88b8:	429c      	cmp	r4, r3
    88ba:	d104      	bne.n	88c6 <z_add_timeout+0xc6>
			sys_clock_set_timeout(next_timeout(), false);
    88bc:	f7ff ff64 	bl	8788 <next_timeout>
    88c0:	2100      	movs	r1, #0
    88c2:	f7fc fe3f 	bl	5544 <sys_clock_set_timeout>
	__asm__ volatile(
    88c6:	f387 8811 	msr	BASEPRI, r7
    88ca:	f3bf 8f6f 	isb	sy
		}
	}
}
    88ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    88d0:	1a9b      	subs	r3, r3, r2
    88d2:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    88d6:	45ac      	cmp	ip, r5
    88d8:	e9c4 3104 	strd	r3, r1, [r4, #16]
    88dc:	d0c7      	beq.n	886e <z_add_timeout+0x6e>
    88de:	f8dc c000 	ldr.w	ip, [ip]
    88e2:	e7c1      	b.n	8868 <z_add_timeout+0x68>
    88e4:	20000648 	.word	0x20000648
    88e8:	200001d8 	.word	0x200001d8

000088ec <sys_clock_announce>:
	}
	return ret;
}

void sys_clock_announce(int32_t ticks)
{
    88ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__asm__ volatile(
    88f0:	f04f 0320 	mov.w	r3, #32
    88f4:	f3ef 8c11 	mrs	ip, BASEPRI
    88f8:	f383 8812 	msr	BASEPRI_MAX, r3
    88fc:	f3bf 8f6f 	isb	sy
	return list->head == list;
    8900:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 89b4 <sys_clock_announce+0xc8>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    8904:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 89b8 <sys_clock_announce+0xcc>
	for (t = first();
	     (t != NULL) && (t->dticks <= announce_remaining);
	     t = first()) {
		int dt = t->dticks;

		curr_tick += dt;
    8908:	4f2c      	ldr	r7, [pc, #176]	; (89bc <sys_clock_announce+0xd0>)
	announce_remaining = ticks;
    890a:	f8c9 0000 	str.w	r0, [r9]
    890e:	f8da 0000 	ldr.w	r0, [sl]
		t->dticks = 0;
    8912:	2400      	movs	r4, #0
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8914:	4550      	cmp	r0, sl
    8916:	bf08      	it	eq
    8918:	2000      	moveq	r0, #0
    891a:	2500      	movs	r5, #0
		curr_tick += dt;
    891c:	e9d7 2100 	ldrd	r2, r1, [r7]
	     (t != NULL) && (t->dticks <= announce_remaining);
    8920:	f8d9 3000 	ldr.w	r3, [r9]
    8924:	46e0      	mov	r8, ip
    8926:	b380      	cbz	r0, 898a <sys_clock_announce+0x9e>
    8928:	e9d0 6c04 	ldrd	r6, ip, [r0, #16]
    892c:	ea4f 7ee3 	mov.w	lr, r3, asr #31
    8930:	42b3      	cmp	r3, r6
    8932:	eb7e 0b0c 	sbcs.w	fp, lr, ip
    8936:	da05      	bge.n	8944 <sys_clock_announce+0x58>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (t != NULL) {
		t->dticks -= announce_remaining;
    8938:	1af6      	subs	r6, r6, r3
    893a:	eb6c 040e 	sbc.w	r4, ip, lr
    893e:	e9c0 6404 	strd	r6, r4, [r0, #16]
    8942:	e022      	b.n	898a <sys_clock_announce+0x9e>
		curr_tick += dt;
    8944:	18b2      	adds	r2, r6, r2
    8946:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
		t->dticks = 0;
    894a:	e9c0 4504 	strd	r4, r5, [r0, #16]
		curr_tick += dt;
    894e:	e9c7 2100 	strd	r2, r1, [r7]
		remove_timeout(t);
    8952:	f7ff ff39 	bl	87c8 <remove_timeout>
	__asm__ volatile(
    8956:	f388 8811 	msr	BASEPRI, r8
    895a:	f3bf 8f6f 	isb	sy
		t->fn(t);
    895e:	6883      	ldr	r3, [r0, #8]
    8960:	4798      	blx	r3
	__asm__ volatile(
    8962:	f04f 0320 	mov.w	r3, #32
    8966:	f3ef 8811 	mrs	r8, BASEPRI
    896a:	f383 8812 	msr	BASEPRI_MAX, r3
    896e:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    8972:	f8d9 3000 	ldr.w	r3, [r9]
	return list->head == list;
    8976:	f8da 0000 	ldr.w	r0, [sl]
    897a:	1b9b      	subs	r3, r3, r6
	return sys_dlist_is_empty(list) ? NULL : list->head;
    897c:	4550      	cmp	r0, sl
	k.key = arch_irq_lock();
    897e:	46c4      	mov	ip, r8
    8980:	f8c9 3000 	str.w	r3, [r9]
    8984:	d1ca      	bne.n	891c <sys_clock_announce+0x30>
		curr_tick += dt;
    8986:	e9d7 2100 	ldrd	r2, r1, [r7]
	}

	curr_tick += announce_remaining;
    898a:	189a      	adds	r2, r3, r2
    898c:	eb41 73e3 	adc.w	r3, r1, r3, asr #31
	announce_remaining = 0;
    8990:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    8992:	e9c7 2300 	strd	r2, r3, [r7]
	announce_remaining = 0;
    8996:	f8c9 4000 	str.w	r4, [r9]

	sys_clock_set_timeout(next_timeout(), false);
    899a:	f7ff fef5 	bl	8788 <next_timeout>
    899e:	4621      	mov	r1, r4
    89a0:	f7fc fdd0 	bl	5544 <sys_clock_set_timeout>
	__asm__ volatile(
    89a4:	f388 8811 	msr	BASEPRI, r8
    89a8:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&timeout_lock, key);

#ifdef CONFIG_TIMESLICING
	z_time_slice();
#endif
}
    89ac:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	z_time_slice();
    89b0:	f7ff bc6a 	b.w	8288 <z_time_slice>
    89b4:	200001d8 	.word	0x200001d8
    89b8:	20001a18 	.word	0x20001a18
    89bc:	20000648 	.word	0x20000648

000089c0 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    89c0:	b510      	push	{r4, lr}
	__asm__ volatile(
    89c2:	f04f 0320 	mov.w	r3, #32
    89c6:	f3ef 8411 	mrs	r4, BASEPRI
    89ca:	f383 8812 	msr	BASEPRI_MAX, r3
    89ce:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    89d2:	f7ff fecf 	bl	8774 <elapsed>
    89d6:	4a06      	ldr	r2, [pc, #24]	; (89f0 <sys_clock_tick_get+0x30>)
    89d8:	4603      	mov	r3, r0
    89da:	e9d2 0100 	ldrd	r0, r1, [r2]
    89de:	1818      	adds	r0, r3, r0
    89e0:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    89e4:	f384 8811 	msr	BASEPRI, r4
    89e8:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    89ec:	bd10      	pop	{r4, pc}
    89ee:	bf00      	nop
    89f0:	20000648 	.word	0x20000648

000089f4 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
    89f4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    89f6:	4606      	mov	r6, r0
    89f8:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
    89fa:	f001 fc18 	bl	a22e <k_is_in_isr>
    89fe:	b978      	cbnz	r0, 8a20 <z_thread_aligned_alloc+0x2c>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
    8a00:	4b0b      	ldr	r3, [pc, #44]	; (8a30 <z_thread_aligned_alloc+0x3c>)
    8a02:	689b      	ldr	r3, [r3, #8]
    8a04:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	}

	if (heap != NULL) {
    8a06:	b17c      	cbz	r4, 8a28 <z_thread_aligned_alloc+0x34>
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
    8a08:	1d2a      	adds	r2, r5, #4
    8a0a:	d209      	bcs.n	8a20 <z_thread_aligned_alloc+0x2c>
	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
    8a0c:	2000      	movs	r0, #0
    8a0e:	2100      	movs	r1, #0
    8a10:	e9cd 0100 	strd	r0, r1, [sp]
    8a14:	f046 0104 	orr.w	r1, r6, #4
    8a18:	4620      	mov	r0, r4
    8a1a:	f001 fe65 	bl	a6e8 <k_heap_aligned_alloc>
	if (mem == NULL) {
    8a1e:	b908      	cbnz	r0, 8a24 <z_thread_aligned_alloc+0x30>
		ret = z_heap_aligned_alloc(heap, align, size);
	} else {
		ret = NULL;
    8a20:	2400      	movs	r4, #0
	}

	return ret;
    8a22:	e001      	b.n	8a28 <z_thread_aligned_alloc+0x34>
	*heap_ref = heap;
    8a24:	6004      	str	r4, [r0, #0]
	mem = ++heap_ref;
    8a26:	1d04      	adds	r4, r0, #4
}
    8a28:	4620      	mov	r0, r4
    8a2a:	b002      	add	sp, #8
    8a2c:	bd70      	pop	{r4, r5, r6, pc}
    8a2e:	bf00      	nop
    8a30:	200019e0 	.word	0x200019e0

00008a34 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    8a34:	4801      	ldr	r0, [pc, #4]	; (8a3c <boot_banner+0x8>)
    8a36:	f000 ba21 	b.w	8e7c <printk>
    8a3a:	bf00      	nop
    8a3c:	0000b0bf 	.word	0x0000b0bf

00008a40 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(void)
{
    8a40:	b538      	push	{r3, r4, r5, lr}
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8a42:	4c06      	ldr	r4, [pc, #24]	; (8a5c <statics_init+0x1c>)
    8a44:	4d06      	ldr	r5, [pc, #24]	; (8a60 <statics_init+0x20>)
    8a46:	42ac      	cmp	r4, r5
    8a48:	d301      	bcc.n	8a4e <statics_init+0xe>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    8a4a:	2000      	movs	r0, #0
    8a4c:	bd38      	pop	{r3, r4, r5, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    8a4e:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    8a52:	4620      	mov	r0, r4
    8a54:	f001 fe40 	bl	a6d8 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8a58:	3414      	adds	r4, #20
    8a5a:	e7f4      	b.n	8a46 <statics_init+0x6>
    8a5c:	2000026c 	.word	0x2000026c
    8a60:	2000026c 	.word	0x2000026c

00008a64 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(void)
{
    8a64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_work_queue_config cfg = {
    8a66:	4b09      	ldr	r3, [pc, #36]	; (8a8c <k_sys_work_q_init+0x28>)
    8a68:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    8a6a:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    8a6c:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    8a6e:	9300      	str	r3, [sp, #0]
    8a70:	4907      	ldr	r1, [pc, #28]	; (8a90 <k_sys_work_q_init+0x2c>)
    8a72:	4808      	ldr	r0, [pc, #32]	; (8a94 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    8a74:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    8a78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8a7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    8a80:	f7ff fa8e 	bl	7fa0 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    8a84:	4620      	mov	r0, r4
    8a86:	b004      	add	sp, #16
    8a88:	bd10      	pop	{r4, pc}
    8a8a:	bf00      	nop
    8a8c:	0000b0ed 	.word	0x0000b0ed
    8a90:	200032c0 	.word	0x200032c0
    8a94:	20000650 	.word	0x20000650

00008a98 <nrf_cc3xx_platform_init_no_rng>:
    8a98:	b510      	push	{r4, lr}
    8a9a:	4c0a      	ldr	r4, [pc, #40]	; (8ac4 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    8a9c:	6823      	ldr	r3, [r4, #0]
    8a9e:	b11b      	cbz	r3, 8aa8 <nrf_cc3xx_platform_init_no_rng+0x10>
    8aa0:	2301      	movs	r3, #1
    8aa2:	6023      	str	r3, [r4, #0]
    8aa4:	2000      	movs	r0, #0
    8aa6:	bd10      	pop	{r4, pc}
    8aa8:	f000 f8ea 	bl	8c80 <CC_LibInitNoRng>
    8aac:	2800      	cmp	r0, #0
    8aae:	d0f7      	beq.n	8aa0 <nrf_cc3xx_platform_init_no_rng+0x8>
    8ab0:	3801      	subs	r0, #1
    8ab2:	2806      	cmp	r0, #6
    8ab4:	d803      	bhi.n	8abe <nrf_cc3xx_platform_init_no_rng+0x26>
    8ab6:	4b04      	ldr	r3, [pc, #16]	; (8ac8 <nrf_cc3xx_platform_init_no_rng+0x30>)
    8ab8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    8abc:	bd10      	pop	{r4, pc}
    8abe:	4803      	ldr	r0, [pc, #12]	; (8acc <nrf_cc3xx_platform_init_no_rng+0x34>)
    8ac0:	bd10      	pop	{r4, pc}
    8ac2:	bf00      	nop
    8ac4:	20001a1c 	.word	0x20001a1c
    8ac8:	0000ad9c 	.word	0x0000ad9c
    8acc:	ffff8ffe 	.word	0xffff8ffe

00008ad0 <nrf_cc3xx_platform_abort>:
    8ad0:	f3bf 8f4f 	dsb	sy
    8ad4:	4905      	ldr	r1, [pc, #20]	; (8aec <nrf_cc3xx_platform_abort+0x1c>)
    8ad6:	4b06      	ldr	r3, [pc, #24]	; (8af0 <nrf_cc3xx_platform_abort+0x20>)
    8ad8:	68ca      	ldr	r2, [r1, #12]
    8ada:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    8ade:	4313      	orrs	r3, r2
    8ae0:	60cb      	str	r3, [r1, #12]
    8ae2:	f3bf 8f4f 	dsb	sy
    8ae6:	bf00      	nop
    8ae8:	e7fd      	b.n	8ae6 <nrf_cc3xx_platform_abort+0x16>
    8aea:	bf00      	nop
    8aec:	e000ed00 	.word	0xe000ed00
    8af0:	05fa0004 	.word	0x05fa0004

00008af4 <CC_PalAbort>:
    8af4:	b410      	push	{r4}
    8af6:	4b09      	ldr	r3, [pc, #36]	; (8b1c <CC_PalAbort+0x28>)
    8af8:	4909      	ldr	r1, [pc, #36]	; (8b20 <CC_PalAbort+0x2c>)
    8afa:	4c0a      	ldr	r4, [pc, #40]	; (8b24 <CC_PalAbort+0x30>)
    8afc:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    8b00:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    8b04:	6849      	ldr	r1, [r1, #4]
    8b06:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    8b0a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    8b0e:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    8b12:	2300      	movs	r3, #0
    8b14:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    8b18:	bc10      	pop	{r4}
    8b1a:	4708      	bx	r1
    8b1c:	5002b000 	.word	0x5002b000
    8b20:	200001e0 	.word	0x200001e0
    8b24:	5002a000 	.word	0x5002a000

00008b28 <nrf_cc3xx_platform_set_abort>:
    8b28:	e9d0 1200 	ldrd	r1, r2, [r0]
    8b2c:	4b01      	ldr	r3, [pc, #4]	; (8b34 <nrf_cc3xx_platform_set_abort+0xc>)
    8b2e:	e9c3 1200 	strd	r1, r2, [r3]
    8b32:	4770      	bx	lr
    8b34:	200001e0 	.word	0x200001e0

00008b38 <mutex_free>:
    8b38:	b510      	push	{r4, lr}
    8b3a:	4604      	mov	r4, r0
    8b3c:	b150      	cbz	r0, 8b54 <mutex_free+0x1c>
    8b3e:	6863      	ldr	r3, [r4, #4]
    8b40:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    8b44:	d005      	beq.n	8b52 <mutex_free+0x1a>
    8b46:	4a06      	ldr	r2, [pc, #24]	; (8b60 <mutex_free+0x28>)
    8b48:	4293      	cmp	r3, r2
    8b4a:	d002      	beq.n	8b52 <mutex_free+0x1a>
    8b4c:	2300      	movs	r3, #0
    8b4e:	6023      	str	r3, [r4, #0]
    8b50:	6062      	str	r2, [r4, #4]
    8b52:	bd10      	pop	{r4, pc}
    8b54:	4b03      	ldr	r3, [pc, #12]	; (8b64 <mutex_free+0x2c>)
    8b56:	4804      	ldr	r0, [pc, #16]	; (8b68 <mutex_free+0x30>)
    8b58:	685b      	ldr	r3, [r3, #4]
    8b5a:	4798      	blx	r3
    8b5c:	e7ef      	b.n	8b3e <mutex_free+0x6>
    8b5e:	bf00      	nop
    8b60:	a95c5f2c 	.word	0xa95c5f2c
    8b64:	200001e0 	.word	0x200001e0
    8b68:	0000adb8 	.word	0x0000adb8

00008b6c <mutex_lock>:
    8b6c:	b1c8      	cbz	r0, 8ba2 <mutex_lock+0x36>
    8b6e:	6843      	ldr	r3, [r0, #4]
    8b70:	4a0d      	ldr	r2, [pc, #52]	; (8ba8 <mutex_lock+0x3c>)
    8b72:	4293      	cmp	r3, r2
    8b74:	d013      	beq.n	8b9e <mutex_lock+0x32>
    8b76:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    8b7a:	d00e      	beq.n	8b9a <mutex_lock+0x2e>
    8b7c:	2301      	movs	r3, #1
    8b7e:	e850 2f00 	ldrex	r2, [r0]
    8b82:	4619      	mov	r1, r3
    8b84:	e840 1c00 	strex	ip, r1, [r0]
    8b88:	f09c 0f00 	teq	ip, #0
    8b8c:	d1f7      	bne.n	8b7e <mutex_lock+0x12>
    8b8e:	2a01      	cmp	r2, #1
    8b90:	d0f5      	beq.n	8b7e <mutex_lock+0x12>
    8b92:	f3bf 8f5f 	dmb	sy
    8b96:	2000      	movs	r0, #0
    8b98:	4770      	bx	lr
    8b9a:	4804      	ldr	r0, [pc, #16]	; (8bac <mutex_lock+0x40>)
    8b9c:	4770      	bx	lr
    8b9e:	4804      	ldr	r0, [pc, #16]	; (8bb0 <mutex_lock+0x44>)
    8ba0:	4770      	bx	lr
    8ba2:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8ba6:	4770      	bx	lr
    8ba8:	a95c5f2c 	.word	0xa95c5f2c
    8bac:	ffff8fe9 	.word	0xffff8fe9
    8bb0:	ffff8fea 	.word	0xffff8fea

00008bb4 <mutex_unlock>:
    8bb4:	b180      	cbz	r0, 8bd8 <mutex_unlock+0x24>
    8bb6:	6843      	ldr	r3, [r0, #4]
    8bb8:	4a09      	ldr	r2, [pc, #36]	; (8be0 <mutex_unlock+0x2c>)
    8bba:	4293      	cmp	r3, r2
    8bbc:	d00a      	beq.n	8bd4 <mutex_unlock+0x20>
    8bbe:	f013 5f68 	tst.w	r3, #973078528	; 0x3a000000
    8bc2:	d005      	beq.n	8bd0 <mutex_unlock+0x1c>
    8bc4:	f3bf 8f5f 	dmb	sy
    8bc8:	2300      	movs	r3, #0
    8bca:	6003      	str	r3, [r0, #0]
    8bcc:	4618      	mov	r0, r3
    8bce:	4770      	bx	lr
    8bd0:	4804      	ldr	r0, [pc, #16]	; (8be4 <mutex_unlock+0x30>)
    8bd2:	4770      	bx	lr
    8bd4:	4804      	ldr	r0, [pc, #16]	; (8be8 <mutex_unlock+0x34>)
    8bd6:	4770      	bx	lr
    8bd8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8bdc:	4770      	bx	lr
    8bde:	bf00      	nop
    8be0:	a95c5f2c 	.word	0xa95c5f2c
    8be4:	ffff8fe9 	.word	0xffff8fe9
    8be8:	ffff8fea 	.word	0xffff8fea

00008bec <mutex_init>:
    8bec:	b510      	push	{r4, lr}
    8bee:	4604      	mov	r4, r0
    8bf0:	b120      	cbz	r0, 8bfc <mutex_init+0x10>
    8bf2:	4b04      	ldr	r3, [pc, #16]	; (8c04 <mutex_init+0x18>)
    8bf4:	6063      	str	r3, [r4, #4]
    8bf6:	2200      	movs	r2, #0
    8bf8:	6022      	str	r2, [r4, #0]
    8bfa:	bd10      	pop	{r4, pc}
    8bfc:	4802      	ldr	r0, [pc, #8]	; (8c08 <mutex_init+0x1c>)
    8bfe:	f7ff ff79 	bl	8af4 <CC_PalAbort>
    8c02:	e7f6      	b.n	8bf2 <mutex_init+0x6>
    8c04:	3a00003a 	.word	0x3a00003a
    8c08:	0000ade0 	.word	0x0000ade0

00008c0c <nrf_cc3xx_platform_set_mutexes>:
    8c0c:	b570      	push	{r4, r5, r6, lr}
    8c0e:	e9d0 2300 	ldrd	r2, r3, [r0]
    8c12:	4c17      	ldr	r4, [pc, #92]	; (8c70 <nrf_cc3xx_platform_set_mutexes+0x64>)
    8c14:	4d17      	ldr	r5, [pc, #92]	; (8c74 <nrf_cc3xx_platform_set_mutexes+0x68>)
    8c16:	6063      	str	r3, [r4, #4]
    8c18:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    8c1c:	e9c4 3002 	strd	r3, r0, [r4, #8]
    8c20:	6022      	str	r2, [r4, #0]
    8c22:	6848      	ldr	r0, [r1, #4]
    8c24:	f8d1 c000 	ldr.w	ip, [r1]
    8c28:	4b13      	ldr	r3, [pc, #76]	; (8c78 <nrf_cc3xx_platform_set_mutexes+0x6c>)
    8c2a:	e9c3 c000 	strd	ip, r0, [r3]
    8c2e:	f8d5 0118 	ldr.w	r0, [r5, #280]	; 0x118
    8c32:	f8d1 c008 	ldr.w	ip, [r1, #8]
    8c36:	f8c3 c008 	str.w	ip, [r3, #8]
    8c3a:	f010 5f68 	tst.w	r0, #973078528	; 0x3a000000
    8c3e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    8c42:	6909      	ldr	r1, [r1, #16]
    8c44:	f8c3 c00c 	str.w	ip, [r3, #12]
    8c48:	6119      	str	r1, [r3, #16]
    8c4a:	d010      	beq.n	8c6e <nrf_cc3xx_platform_set_mutexes+0x62>
    8c4c:	490b      	ldr	r1, [pc, #44]	; (8c7c <nrf_cc3xx_platform_set_mutexes+0x70>)
    8c4e:	f8c5 11bc 	str.w	r1, [r5, #444]	; 0x1bc
    8c52:	2300      	movs	r3, #0
    8c54:	e9c5 3145 	strd	r3, r1, [r5, #276]	; 0x114
    8c58:	f505 708a 	add.w	r0, r5, #276	; 0x114
    8c5c:	f8c5 31b8 	str.w	r3, [r5, #440]	; 0x1b8
    8c60:	4790      	blx	r2
    8c62:	6823      	ldr	r3, [r4, #0]
    8c64:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    8c68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8c6c:	4718      	bx	r3
    8c6e:	bd70      	pop	{r4, r5, r6, pc}
    8c70:	200001fc 	.word	0x200001fc
    8c74:	20001a34 	.word	0x20001a34
    8c78:	200001e8 	.word	0x200001e8
    8c7c:	a95c5f2c 	.word	0xa95c5f2c

00008c80 <CC_LibInitNoRng>:
    8c80:	b538      	push	{r3, r4, r5, lr}
    8c82:	f000 f82f 	bl	8ce4 <CC_HalInit>
    8c86:	b120      	cbz	r0, 8c92 <CC_LibInitNoRng+0x12>
    8c88:	2403      	movs	r4, #3
    8c8a:	f000 f863 	bl	8d54 <CC_PalTerminate>
    8c8e:	4620      	mov	r0, r4
    8c90:	bd38      	pop	{r3, r4, r5, pc}
    8c92:	f000 f831 	bl	8cf8 <CC_PalInit>
    8c96:	b998      	cbnz	r0, 8cc0 <CC_LibInitNoRng+0x40>
    8c98:	f000 f8ac 	bl	8df4 <CC_PalPowerSaveModeSelect>
    8c9c:	b998      	cbnz	r0, 8cc6 <CC_LibInitNoRng+0x46>
    8c9e:	4d0f      	ldr	r5, [pc, #60]	; (8cdc <CC_LibInitNoRng+0x5c>)
    8ca0:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    8ca4:	0e1b      	lsrs	r3, r3, #24
    8ca6:	2bf0      	cmp	r3, #240	; 0xf0
    8ca8:	d108      	bne.n	8cbc <CC_LibInitNoRng+0x3c>
    8caa:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    8cae:	4b0c      	ldr	r3, [pc, #48]	; (8ce0 <CC_LibInitNoRng+0x60>)
    8cb0:	429a      	cmp	r2, r3
    8cb2:	d00a      	beq.n	8cca <CC_LibInitNoRng+0x4a>
    8cb4:	2407      	movs	r4, #7
    8cb6:	f000 f817 	bl	8ce8 <CC_HalTerminate>
    8cba:	e7e6      	b.n	8c8a <CC_LibInitNoRng+0xa>
    8cbc:	2406      	movs	r4, #6
    8cbe:	e7fa      	b.n	8cb6 <CC_LibInitNoRng+0x36>
    8cc0:	2404      	movs	r4, #4
    8cc2:	4620      	mov	r0, r4
    8cc4:	bd38      	pop	{r3, r4, r5, pc}
    8cc6:	2400      	movs	r4, #0
    8cc8:	e7f5      	b.n	8cb6 <CC_LibInitNoRng+0x36>
    8cca:	2001      	movs	r0, #1
    8ccc:	f000 f892 	bl	8df4 <CC_PalPowerSaveModeSelect>
    8cd0:	4604      	mov	r4, r0
    8cd2:	2800      	cmp	r0, #0
    8cd4:	d1f7      	bne.n	8cc6 <CC_LibInitNoRng+0x46>
    8cd6:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    8cda:	e7d8      	b.n	8c8e <CC_LibInitNoRng+0xe>
    8cdc:	5002b000 	.word	0x5002b000
    8ce0:	20e00000 	.word	0x20e00000

00008ce4 <CC_HalInit>:
    8ce4:	2000      	movs	r0, #0
    8ce6:	4770      	bx	lr

00008ce8 <CC_HalTerminate>:
    8ce8:	2000      	movs	r0, #0
    8cea:	4770      	bx	lr

00008cec <CC_HalMaskInterrupt>:
    8cec:	4b01      	ldr	r3, [pc, #4]	; (8cf4 <CC_HalMaskInterrupt+0x8>)
    8cee:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    8cf2:	4770      	bx	lr
    8cf4:	5002b000 	.word	0x5002b000

00008cf8 <CC_PalInit>:
    8cf8:	b510      	push	{r4, lr}
    8cfa:	4811      	ldr	r0, [pc, #68]	; (8d40 <CC_PalInit+0x48>)
    8cfc:	f000 f848 	bl	8d90 <CC_PalMutexCreate>
    8d00:	b100      	cbz	r0, 8d04 <CC_PalInit+0xc>
    8d02:	bd10      	pop	{r4, pc}
    8d04:	480f      	ldr	r0, [pc, #60]	; (8d44 <CC_PalInit+0x4c>)
    8d06:	f000 f843 	bl	8d90 <CC_PalMutexCreate>
    8d0a:	2800      	cmp	r0, #0
    8d0c:	d1f9      	bne.n	8d02 <CC_PalInit+0xa>
    8d0e:	4c0e      	ldr	r4, [pc, #56]	; (8d48 <CC_PalInit+0x50>)
    8d10:	4620      	mov	r0, r4
    8d12:	f000 f83d 	bl	8d90 <CC_PalMutexCreate>
    8d16:	2800      	cmp	r0, #0
    8d18:	d1f3      	bne.n	8d02 <CC_PalInit+0xa>
    8d1a:	4b0c      	ldr	r3, [pc, #48]	; (8d4c <CC_PalInit+0x54>)
    8d1c:	480c      	ldr	r0, [pc, #48]	; (8d50 <CC_PalInit+0x58>)
    8d1e:	601c      	str	r4, [r3, #0]
    8d20:	f000 f836 	bl	8d90 <CC_PalMutexCreate>
    8d24:	4601      	mov	r1, r0
    8d26:	2800      	cmp	r0, #0
    8d28:	d1eb      	bne.n	8d02 <CC_PalInit+0xa>
    8d2a:	f000 f82d 	bl	8d88 <CC_PalDmaInit>
    8d2e:	4604      	mov	r4, r0
    8d30:	b108      	cbz	r0, 8d36 <CC_PalInit+0x3e>
    8d32:	4620      	mov	r0, r4
    8d34:	bd10      	pop	{r4, pc}
    8d36:	f000 f83f 	bl	8db8 <CC_PalPowerSaveModeInit>
    8d3a:	4620      	mov	r0, r4
    8d3c:	e7fa      	b.n	8d34 <CC_PalInit+0x3c>
    8d3e:	bf00      	nop
    8d40:	2000023c 	.word	0x2000023c
    8d44:	20000238 	.word	0x20000238
    8d48:	20000234 	.word	0x20000234
    8d4c:	2000022c 	.word	0x2000022c
    8d50:	20000230 	.word	0x20000230

00008d54 <CC_PalTerminate>:
    8d54:	b508      	push	{r3, lr}
    8d56:	4808      	ldr	r0, [pc, #32]	; (8d78 <CC_PalTerminate+0x24>)
    8d58:	f000 f824 	bl	8da4 <CC_PalMutexDestroy>
    8d5c:	4807      	ldr	r0, [pc, #28]	; (8d7c <CC_PalTerminate+0x28>)
    8d5e:	f000 f821 	bl	8da4 <CC_PalMutexDestroy>
    8d62:	4807      	ldr	r0, [pc, #28]	; (8d80 <CC_PalTerminate+0x2c>)
    8d64:	f000 f81e 	bl	8da4 <CC_PalMutexDestroy>
    8d68:	4806      	ldr	r0, [pc, #24]	; (8d84 <CC_PalTerminate+0x30>)
    8d6a:	f000 f81b 	bl	8da4 <CC_PalMutexDestroy>
    8d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8d72:	f000 b80b 	b.w	8d8c <CC_PalDmaTerminate>
    8d76:	bf00      	nop
    8d78:	2000023c 	.word	0x2000023c
    8d7c:	20000238 	.word	0x20000238
    8d80:	20000234 	.word	0x20000234
    8d84:	20000230 	.word	0x20000230

00008d88 <CC_PalDmaInit>:
    8d88:	2000      	movs	r0, #0
    8d8a:	4770      	bx	lr

00008d8c <CC_PalDmaTerminate>:
    8d8c:	4770      	bx	lr
    8d8e:	bf00      	nop

00008d90 <CC_PalMutexCreate>:
    8d90:	b508      	push	{r3, lr}
    8d92:	4b03      	ldr	r3, [pc, #12]	; (8da0 <CC_PalMutexCreate+0x10>)
    8d94:	6802      	ldr	r2, [r0, #0]
    8d96:	681b      	ldr	r3, [r3, #0]
    8d98:	6810      	ldr	r0, [r2, #0]
    8d9a:	4798      	blx	r3
    8d9c:	2000      	movs	r0, #0
    8d9e:	bd08      	pop	{r3, pc}
    8da0:	200001fc 	.word	0x200001fc

00008da4 <CC_PalMutexDestroy>:
    8da4:	b508      	push	{r3, lr}
    8da6:	4b03      	ldr	r3, [pc, #12]	; (8db4 <CC_PalMutexDestroy+0x10>)
    8da8:	6802      	ldr	r2, [r0, #0]
    8daa:	685b      	ldr	r3, [r3, #4]
    8dac:	6810      	ldr	r0, [r2, #0]
    8dae:	4798      	blx	r3
    8db0:	2000      	movs	r0, #0
    8db2:	bd08      	pop	{r3, pc}
    8db4:	200001fc 	.word	0x200001fc

00008db8 <CC_PalPowerSaveModeInit>:
    8db8:	b570      	push	{r4, r5, r6, lr}
    8dba:	4c09      	ldr	r4, [pc, #36]	; (8de0 <CC_PalPowerSaveModeInit+0x28>)
    8dbc:	4d09      	ldr	r5, [pc, #36]	; (8de4 <CC_PalPowerSaveModeInit+0x2c>)
    8dbe:	6920      	ldr	r0, [r4, #16]
    8dc0:	68ab      	ldr	r3, [r5, #8]
    8dc2:	4798      	blx	r3
    8dc4:	b118      	cbz	r0, 8dce <CC_PalPowerSaveModeInit+0x16>
    8dc6:	4b08      	ldr	r3, [pc, #32]	; (8de8 <CC_PalPowerSaveModeInit+0x30>)
    8dc8:	4808      	ldr	r0, [pc, #32]	; (8dec <CC_PalPowerSaveModeInit+0x34>)
    8dca:	685b      	ldr	r3, [r3, #4]
    8dcc:	4798      	blx	r3
    8dce:	4a08      	ldr	r2, [pc, #32]	; (8df0 <CC_PalPowerSaveModeInit+0x38>)
    8dd0:	68eb      	ldr	r3, [r5, #12]
    8dd2:	6920      	ldr	r0, [r4, #16]
    8dd4:	2100      	movs	r1, #0
    8dd6:	6011      	str	r1, [r2, #0]
    8dd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8ddc:	4718      	bx	r3
    8dde:	bf00      	nop
    8de0:	200001e8 	.word	0x200001e8
    8de4:	200001fc 	.word	0x200001fc
    8de8:	200001e0 	.word	0x200001e0
    8dec:	0000ae04 	.word	0x0000ae04
    8df0:	20001a30 	.word	0x20001a30

00008df4 <CC_PalPowerSaveModeSelect>:
    8df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8df6:	4d1a      	ldr	r5, [pc, #104]	; (8e60 <CC_PalPowerSaveModeSelect+0x6c>)
    8df8:	4e1a      	ldr	r6, [pc, #104]	; (8e64 <CC_PalPowerSaveModeSelect+0x70>)
    8dfa:	4604      	mov	r4, r0
    8dfc:	68b2      	ldr	r2, [r6, #8]
    8dfe:	6928      	ldr	r0, [r5, #16]
    8e00:	4790      	blx	r2
    8e02:	b9e8      	cbnz	r0, 8e40 <CC_PalPowerSaveModeSelect+0x4c>
    8e04:	4f18      	ldr	r7, [pc, #96]	; (8e68 <CC_PalPowerSaveModeSelect+0x74>)
    8e06:	683b      	ldr	r3, [r7, #0]
    8e08:	b14c      	cbz	r4, 8e1e <CC_PalPowerSaveModeSelect+0x2a>
    8e0a:	b1a3      	cbz	r3, 8e36 <CC_PalPowerSaveModeSelect+0x42>
    8e0c:	2b01      	cmp	r3, #1
    8e0e:	d019      	beq.n	8e44 <CC_PalPowerSaveModeSelect+0x50>
    8e10:	3b01      	subs	r3, #1
    8e12:	603b      	str	r3, [r7, #0]
    8e14:	6928      	ldr	r0, [r5, #16]
    8e16:	68f3      	ldr	r3, [r6, #12]
    8e18:	4798      	blx	r3
    8e1a:	2000      	movs	r0, #0
    8e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8e1e:	b943      	cbnz	r3, 8e32 <CC_PalPowerSaveModeSelect+0x3e>
    8e20:	4a12      	ldr	r2, [pc, #72]	; (8e6c <CC_PalPowerSaveModeSelect+0x78>)
    8e22:	2101      	movs	r1, #1
    8e24:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    8e28:	4911      	ldr	r1, [pc, #68]	; (8e70 <CC_PalPowerSaveModeSelect+0x7c>)
    8e2a:	f8d1 2910 	ldr.w	r2, [r1, #2320]	; 0x910
    8e2e:	2a00      	cmp	r2, #0
    8e30:	d1fb      	bne.n	8e2a <CC_PalPowerSaveModeSelect+0x36>
    8e32:	3301      	adds	r3, #1
    8e34:	603b      	str	r3, [r7, #0]
    8e36:	68f3      	ldr	r3, [r6, #12]
    8e38:	6928      	ldr	r0, [r5, #16]
    8e3a:	4798      	blx	r3
    8e3c:	2000      	movs	r0, #0
    8e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8e40:	480c      	ldr	r0, [pc, #48]	; (8e74 <CC_PalPowerSaveModeSelect+0x80>)
    8e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8e44:	4a0a      	ldr	r2, [pc, #40]	; (8e70 <CC_PalPowerSaveModeSelect+0x7c>)
    8e46:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    8e4a:	2b00      	cmp	r3, #0
    8e4c:	d1fb      	bne.n	8e46 <CC_PalPowerSaveModeSelect+0x52>
    8e4e:	4a07      	ldr	r2, [pc, #28]	; (8e6c <CC_PalPowerSaveModeSelect+0x78>)
    8e50:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    8e54:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    8e58:	f7ff ff48 	bl	8cec <CC_HalMaskInterrupt>
    8e5c:	683b      	ldr	r3, [r7, #0]
    8e5e:	e7d7      	b.n	8e10 <CC_PalPowerSaveModeSelect+0x1c>
    8e60:	200001e8 	.word	0x200001e8
    8e64:	200001fc 	.word	0x200001fc
    8e68:	20001a30 	.word	0x20001a30
    8e6c:	5002a000 	.word	0x5002a000
    8e70:	5002b000 	.word	0x5002b000
    8e74:	ffff8fe9 	.word	0xffff8fe9

00008e78 <arch_printk_char_out>:
}
    8e78:	2000      	movs	r0, #0
    8e7a:	4770      	bx	lr

00008e7c <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    8e7c:	b40f      	push	{r0, r1, r2, r3}
    8e7e:	b507      	push	{r0, r1, r2, lr}
    8e80:	a904      	add	r1, sp, #16
    8e82:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    8e86:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    8e88:	f7f8 fb10 	bl	14ac <vprintk>

	va_end(ap);
}
    8e8c:	b003      	add	sp, #12
    8e8e:	f85d eb04 	ldr.w	lr, [sp], #4
    8e92:	b004      	add	sp, #16
    8e94:	4770      	bx	lr

00008e96 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    8e96:	4604      	mov	r4, r0
    8e98:	b508      	push	{r3, lr}
    8e9a:	4608      	mov	r0, r1
    8e9c:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    8e9e:	461a      	mov	r2, r3
    8ea0:	47a0      	blx	r4
	return z_impl_z_current_get();
    8ea2:	f7ff fbd5 	bl	8650 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    8ea6:	f7fa fe03 	bl	3ab0 <z_impl_k_thread_abort>

00008eaa <chunk_size>:
	void *cmem = &buf[c];

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
    8eaa:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    8eae:	8840      	ldrh	r0, [r0, #2]
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
}
    8eb0:	0840      	lsrs	r0, r0, #1
    8eb2:	4770      	bx	lr

00008eb4 <free_list_add>:
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    8eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8eb6:	4603      	mov	r3, r0
	if (!solo_free_header(h, c)) {
		int bidx = bucket_idx(h, chunk_size(h, c));
    8eb8:	f7ff fff7 	bl	8eaa <chunk_size>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    8ebc:	fab0 f080 	clz	r0, r0
    8ec0:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    8ec4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
	void *cmem = &buf[c];
    8ec8:	00ca      	lsls	r2, r1, #3
    8eca:	f8dc 6010 	ldr.w	r6, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    8ece:	1d17      	adds	r7, r2, #4
{
    8ed0:	460c      	mov	r4, r1
    8ed2:	3206      	adds	r2, #6
    8ed4:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
    8ed6:	b956      	cbnz	r6, 8eee <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    8ed8:	2101      	movs	r1, #1
    8eda:	fa01 f000 	lsl.w	r0, r1, r0
    8ede:	68d9      	ldr	r1, [r3, #12]
    8ee0:	4301      	orrs	r1, r0
    8ee2:	60d9      	str	r1, [r3, #12]
		b->next = c;
    8ee4:	f8cc 4010 	str.w	r4, [ip, #16]
    8ee8:	53dd      	strh	r5, [r3, r7]
    8eea:	529d      	strh	r5, [r3, r2]
		free_list_add_bidx(h, c, bidx);
	}
}
    8eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    8eee:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    8ef0:	3104      	adds	r1, #4
    8ef2:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    8ef4:	53d8      	strh	r0, [r3, r7]
    8ef6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    8efa:	529e      	strh	r6, [r3, r2]
    8efc:	80c5      	strh	r5, [r0, #6]
    8efe:	525d      	strh	r5, [r3, r1]
    8f00:	e7f4      	b.n	8eec <free_list_add+0x38>

00008f02 <free_list_remove_bidx>:
{
    8f02:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
    8f04:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
    8f08:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
    8f0a:	4299      	cmp	r1, r3
    8f0c:	f102 0104 	add.w	r1, r2, #4
    8f10:	d10a      	bne.n	8f28 <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
    8f12:	2301      	movs	r3, #1
    8f14:	fa03 f202 	lsl.w	r2, r3, r2
    8f18:	68c3      	ldr	r3, [r0, #12]
    8f1a:	ea23 0302 	bic.w	r3, r3, r2
    8f1e:	60c3      	str	r3, [r0, #12]
		b->next = 0;
    8f20:	2300      	movs	r3, #0
    8f22:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
    8f26:	bd10      	pop	{r4, pc}
    8f28:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
    8f2a:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
    8f2e:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
    8f32:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
    8f36:	80cb      	strh	r3, [r1, #6]
    8f38:	8082      	strh	r2, [r0, #4]
}
    8f3a:	e7f4      	b.n	8f26 <free_list_remove_bidx+0x24>

00008f3c <free_list_remove>:
{
    8f3c:	b508      	push	{r3, lr}
    8f3e:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    8f40:	f7ff ffb3 	bl	8eaa <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    8f44:	fab0 f280 	clz	r2, r0
		free_list_remove_bidx(h, c, bidx);
    8f48:	f1c2 021f 	rsb	r2, r2, #31
    8f4c:	4618      	mov	r0, r3
}
    8f4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		free_list_remove_bidx(h, c, bidx);
    8f52:	f7ff bfd6 	b.w	8f02 <free_list_remove_bidx>

00008f56 <alloc_chunk>:

	return chunk_sz - (addr - chunk_base);
}

static chunkid_t alloc_chunk(struct z_heap *h, chunksz_t sz)
{
    8f56:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8f5a:	fab1 f581 	clz	r5, r1
    8f5e:	f1c5 091f 	rsb	r9, r5, #31
	 * course.  But even in pathological situations we still
	 * maintain our constant time performance and at worst see
	 * fragmentation waste of the order of the block allocated
	 * only.
	 */
	if (b->next) {
    8f62:	eb00 0889 	add.w	r8, r0, r9, lsl #2
{
    8f66:	4603      	mov	r3, r0
	if (b->next) {
    8f68:	f8d8 2010 	ldr.w	r2, [r8, #16]
{
    8f6c:	460e      	mov	r6, r1
	if (b->next) {
    8f6e:	b1c2      	cbz	r2, 8fa2 <alloc_chunk+0x4c>
    8f70:	2703      	movs	r7, #3
		chunkid_t first = b->next;
		int i = CONFIG_SYS_HEAP_ALLOC_LOOPS;
		do {
			chunkid_t c = b->next;
    8f72:	f8d8 4010 	ldr.w	r4, [r8, #16]
			if (chunk_size(h, c) >= sz) {
    8f76:	4618      	mov	r0, r3
    8f78:	4621      	mov	r1, r4
    8f7a:	f7ff ff96 	bl	8eaa <chunk_size>
    8f7e:	42b0      	cmp	r0, r6
    8f80:	d306      	bcc.n	8f90 <alloc_chunk+0x3a>
				free_list_remove_bidx(h, c, bi);
    8f82:	464a      	mov	r2, r9

	if (bmask != 0U) {
		int minbucket = __builtin_ctz(bmask);
		chunkid_t c = h->buckets[minbucket].next;

		free_list_remove_bidx(h, c, minbucket);
    8f84:	4618      	mov	r0, r3
    8f86:	f7ff ffbc 	bl	8f02 <free_list_remove_bidx>
		CHECK(chunk_size(h, c) >= sz);
		return c;
	}

	return 0;
}
    8f8a:	4620      	mov	r0, r4
    8f8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
    8f90:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
		} while (--i && b->next != first);
    8f94:	3f01      	subs	r7, #1
    8f96:	88e0      	ldrh	r0, [r4, #6]
			b->next = next_free_chunk(h, c);
    8f98:	f8c8 0010 	str.w	r0, [r8, #16]
		} while (--i && b->next != first);
    8f9c:	d001      	beq.n	8fa2 <alloc_chunk+0x4c>
    8f9e:	4282      	cmp	r2, r0
    8fa0:	d1e7      	bne.n	8f72 <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
    8fa2:	f1c5 0220 	rsb	r2, r5, #32
    8fa6:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    8faa:	4094      	lsls	r4, r2
    8fac:	68da      	ldr	r2, [r3, #12]
	if (bmask != 0U) {
    8fae:	4014      	ands	r4, r2
    8fb0:	d0eb      	beq.n	8f8a <alloc_chunk+0x34>
		int minbucket = __builtin_ctz(bmask);
    8fb2:	fa94 f2a4 	rbit	r2, r4
    8fb6:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
    8fba:	1d11      	adds	r1, r2, #4
    8fbc:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
    8fc0:	4621      	mov	r1, r4
    8fc2:	e7df      	b.n	8f84 <alloc_chunk+0x2e>

00008fc4 <merge_chunks>:
{
    8fc4:	b538      	push	{r3, r4, r5, lr}
    8fc6:	4603      	mov	r3, r0
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    8fc8:	f7ff ff6f 	bl	8eaa <chunk_size>
{
    8fcc:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    8fce:	4604      	mov	r4, r0
    8fd0:	4611      	mov	r1, r2
    8fd2:	4618      	mov	r0, r3
    8fd4:	f7ff ff69 	bl	8eaa <chunk_size>
		((uint16_t *)cmem)[f] = val;
    8fd8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
    8fdc:	4404      	add	r4, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8fde:	0060      	lsls	r0, r4, #1
		((uint16_t *)cmem)[f] = val;
    8fe0:	8068      	strh	r0, [r5, #2]
	return c + chunk_size(h, c);
    8fe2:	4618      	mov	r0, r3
    8fe4:	f7ff ff61 	bl	8eaa <chunk_size>
	void *cmem = &buf[c];
    8fe8:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    8fea:	f823 4031 	strh.w	r4, [r3, r1, lsl #3]
}
    8fee:	bd38      	pop	{r3, r4, r5, pc}

00008ff0 <split_chunks>:
{
    8ff0:	b538      	push	{r3, r4, r5, lr}
    8ff2:	4603      	mov	r3, r0
	chunksz_t sz0 = chunk_size(h, lc);
    8ff4:	f7ff ff59 	bl	8eaa <chunk_size>
{
    8ff8:	460c      	mov	r4, r1
	chunksz_t rsz = sz0 - lsz;
    8ffa:	1aa5      	subs	r5, r4, r2
	chunksz_t lsz = rc - lc;
    8ffc:	1a51      	subs	r1, r2, r1
    8ffe:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
	chunksz_t rsz = sz0 - lsz;
    9002:	4405      	add	r5, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    9004:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
    9006:	8060      	strh	r0, [r4, #2]
    9008:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    900c:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
    900e:	8044      	strh	r4, [r0, #2]
    9010:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
    9014:	4618      	mov	r0, r3
    9016:	4611      	mov	r1, r2
    9018:	f7ff ff47 	bl	8eaa <chunk_size>
	void *cmem = &buf[c];
    901c:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    901e:	f823 5031 	strh.w	r5, [r3, r1, lsl #3]
}
    9022:	bd38      	pop	{r3, r4, r5, pc}

00009024 <free_chunk>:
{
    9024:	b538      	push	{r3, r4, r5, lr}
    9026:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
    9028:	f7ff ff3f 	bl	8eaa <chunk_size>
    902c:	460c      	mov	r4, r1
    902e:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
    9030:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    9034:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
    9036:	07da      	lsls	r2, r3, #31
    9038:	d40a      	bmi.n	9050 <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
    903a:	4628      	mov	r0, r5
    903c:	f7ff ff7e 	bl	8f3c <free_list_remove>
	return c + chunk_size(h, c);
    9040:	4621      	mov	r1, r4
    9042:	4628      	mov	r0, r5
    9044:	f7ff ff31 	bl	8eaa <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
    9048:	1822      	adds	r2, r4, r0
    904a:	4628      	mov	r0, r5
    904c:	f7ff ffba 	bl	8fc4 <merge_chunks>
		return ((uint16_t *)cmem)[f];
    9050:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    9054:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
    9056:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    905a:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
    905c:	07db      	lsls	r3, r3, #31
    905e:	d40c      	bmi.n	907a <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
    9060:	4628      	mov	r0, r5
    9062:	f7ff ff6b 	bl	8f3c <free_list_remove>
		return ((uint16_t *)cmem)[f];
    9066:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
    906a:	4622      	mov	r2, r4
    906c:	1a61      	subs	r1, r4, r1
    906e:	4628      	mov	r0, r5
    9070:	f7ff ffa8 	bl	8fc4 <merge_chunks>
    9074:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    9078:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
    907a:	4621      	mov	r1, r4
    907c:	4628      	mov	r0, r5
}
    907e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
    9082:	f7ff bf17 	b.w	8eb4 <free_list_add>

00009086 <sys_heap_free>:
	if (mem == NULL) {
    9086:	b161      	cbz	r1, 90a2 <sys_heap_free+0x1c>
    9088:	6800      	ldr	r0, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    908a:	3904      	subs	r1, #4
    908c:	1a09      	subs	r1, r1, r0
	void *cmem = &buf[c];
    908e:	f021 0307 	bic.w	r3, r1, #7
    9092:	4403      	add	r3, r0
	free_chunk(h, c);
    9094:	08c9      	lsrs	r1, r1, #3
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    9096:	885a      	ldrh	r2, [r3, #2]
    9098:	f022 0201 	bic.w	r2, r2, #1
    909c:	805a      	strh	r2, [r3, #2]
    909e:	f7ff bfc1 	b.w	9024 <free_chunk>
}
    90a2:	4770      	bx	lr

000090a4 <sys_heap_alloc>:

void *sys_heap_alloc(struct sys_heap *heap, size_t bytes)
{
    90a4:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
    90a6:	6805      	ldr	r5, [r0, #0]
	void *mem;

	if (bytes == 0U || size_too_big(h, bytes)) {
    90a8:	b909      	cbnz	r1, 90ae <sys_heap_alloc+0xa>
		return NULL;
    90aa:	2000      	movs	r0, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    90ac:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
    90ae:	68ab      	ldr	r3, [r5, #8]
    90b0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    90b4:	d9f9      	bls.n	90aa <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    90b6:	310b      	adds	r1, #11
    90b8:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
    90ba:	4621      	mov	r1, r4
    90bc:	4628      	mov	r0, r5
    90be:	f7ff ff4a 	bl	8f56 <alloc_chunk>
	if (c == 0U) {
    90c2:	4606      	mov	r6, r0
    90c4:	2800      	cmp	r0, #0
    90c6:	d0f0      	beq.n	90aa <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
    90c8:	4601      	mov	r1, r0
    90ca:	4628      	mov	r0, r5
    90cc:	f7ff feed 	bl	8eaa <chunk_size>
    90d0:	42a0      	cmp	r0, r4
    90d2:	d907      	bls.n	90e4 <sys_heap_alloc+0x40>
		split_chunks(h, c, c + chunk_sz);
    90d4:	1932      	adds	r2, r6, r4
    90d6:	4628      	mov	r0, r5
    90d8:	f7ff ff8a 	bl	8ff0 <split_chunks>
		free_list_add(h, c + chunk_sz);
    90dc:	4611      	mov	r1, r2
    90de:	4628      	mov	r0, r5
    90e0:	f7ff fee8 	bl	8eb4 <free_list_add>
	void *cmem = &buf[c];
    90e4:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
    90e8:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    90ea:	8853      	ldrh	r3, [r2, #2]
    90ec:	f043 0301 	orr.w	r3, r3, #1
    90f0:	8053      	strh	r3, [r2, #2]
    90f2:	3004      	adds	r0, #4
	return mem;
    90f4:	e7da      	b.n	90ac <sys_heap_alloc+0x8>

000090f6 <sys_heap_aligned_alloc>:

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
    90f6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    90fa:	f101 39ff 	add.w	r9, r1, #4294967295	; 0xffffffff
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
	if (align != rew) {
    90fe:	ea19 0901 	ands.w	r9, r9, r1
	struct z_heap *h = heap->heap;
    9102:	6806      	ldr	r6, [r0, #0]
{
    9104:	460f      	mov	r7, r1
    9106:	4614      	mov	r4, r2
	if (align != rew) {
    9108:	d00c      	beq.n	9124 <sys_heap_aligned_alloc+0x2e>
	rew = align & -align;
    910a:	424b      	negs	r3, r1
    910c:	400b      	ands	r3, r1
		align -= rew;
		gap = MIN(rew, chunk_header_bytes(h));
    910e:	2b04      	cmp	r3, #4
    9110:	461a      	mov	r2, r3
    9112:	464f      	mov	r7, r9
    9114:	bf28      	it	cs
    9116:	2204      	movcs	r2, #4
	rew = align & -align;
    9118:	4699      	mov	r9, r3
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");

	if (bytes == 0 || size_too_big(h, bytes)) {
    911a:	b964      	cbnz	r4, 9136 <sys_heap_aligned_alloc+0x40>
		return NULL;
    911c:	2500      	movs	r5, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    911e:	4628      	mov	r0, r5
    9120:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (align <= chunk_header_bytes(h)) {
    9124:	2904      	cmp	r1, #4
    9126:	d804      	bhi.n	9132 <sys_heap_aligned_alloc+0x3c>
}
    9128:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
    912c:	4611      	mov	r1, r2
    912e:	f7ff bfb9 	b.w	90a4 <sys_heap_alloc>
		gap = chunk_header_bytes(h);
    9132:	2204      	movs	r2, #4
    9134:	e7f1      	b.n	911a <sys_heap_aligned_alloc+0x24>
	if (bytes == 0 || size_too_big(h, bytes)) {
    9136:	68b3      	ldr	r3, [r6, #8]
    9138:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
    913c:	d9ee      	bls.n	911c <sys_heap_aligned_alloc+0x26>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    913e:	f104 010b 	add.w	r1, r4, #11
    9142:	4439      	add	r1, r7
    9144:	1a89      	subs	r1, r1, r2
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    9146:	08c9      	lsrs	r1, r1, #3
    9148:	4630      	mov	r0, r6
    914a:	f7ff ff04 	bl	8f56 <alloc_chunk>
	if (c0 == 0) {
    914e:	4680      	mov	r8, r0
    9150:	2800      	cmp	r0, #0
    9152:	d0e3      	beq.n	911c <sys_heap_aligned_alloc+0x26>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    9154:	f109 0504 	add.w	r5, r9, #4
    9158:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    915c:	1e7b      	subs	r3, r7, #1
    915e:	4435      	add	r5, r6
    9160:	441d      	add	r5, r3
    9162:	427f      	negs	r7, r7
    9164:	403d      	ands	r5, r7
    9166:	eba5 0509 	sub.w	r5, r5, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    916a:	442c      	add	r4, r5
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    916c:	1f2b      	subs	r3, r5, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    916e:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    9170:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    9172:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    9176:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    9178:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    917c:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    9180:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    9184:	d208      	bcs.n	9198 <sys_heap_aligned_alloc+0xa2>
		split_chunks(h, c0, c);
    9186:	4601      	mov	r1, r0
    9188:	463a      	mov	r2, r7
    918a:	4630      	mov	r0, r6
    918c:	f7ff ff30 	bl	8ff0 <split_chunks>
		free_list_add(h, c0);
    9190:	4641      	mov	r1, r8
    9192:	4630      	mov	r0, r6
    9194:	f7ff fe8e 	bl	8eb4 <free_list_add>
	return c + chunk_size(h, c);
    9198:	4639      	mov	r1, r7
    919a:	4630      	mov	r0, r6
    919c:	f7ff fe85 	bl	8eaa <chunk_size>
    91a0:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    91a2:	4284      	cmp	r4, r0
    91a4:	d207      	bcs.n	91b6 <sys_heap_aligned_alloc+0xc0>
		split_chunks(h, c, c_end);
    91a6:	4630      	mov	r0, r6
    91a8:	4622      	mov	r2, r4
    91aa:	f7ff ff21 	bl	8ff0 <split_chunks>
		free_list_add(h, c_end);
    91ae:	4621      	mov	r1, r4
    91b0:	4630      	mov	r0, r6
    91b2:	f7ff fe7f 	bl	8eb4 <free_list_add>
	void *cmem = &buf[c];
    91b6:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    91ba:	8873      	ldrh	r3, [r6, #2]
    91bc:	f043 0301 	orr.w	r3, r3, #1
    91c0:	8073      	strh	r3, [r6, #2]
    91c2:	e7ac      	b.n	911e <sys_heap_aligned_alloc+0x28>

000091c4 <sys_heap_init>:
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
    91c4:	3a04      	subs	r2, #4
{
    91c6:	b4f0      	push	{r4, r5, r6, r7}
    91c8:	4604      	mov	r4, r0

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    91ca:	1dc8      	adds	r0, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    91cc:	4411      	add	r1, r2
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    91ce:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    91d2:	f021 0107 	bic.w	r1, r1, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    91d6:	1a0e      	subs	r6, r1, r0
    91d8:	08f3      	lsrs	r3, r6, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    91da:	6020      	str	r0, [r4, #0]
	return 31 - __builtin_clz(usable_sz);
    91dc:	fab3 f283 	clz	r2, r3
	h->end_chunk = heap_sz;
	h->avail_buckets = 0;
    91e0:	4604      	mov	r4, r0
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    91e2:	f1c2 0524 	rsb	r5, r2, #36	; 0x24
	h->avail_buckets = 0;
    91e6:	2700      	movs	r7, #0
	h->end_chunk = heap_sz;
    91e8:	6083      	str	r3, [r0, #8]
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    91ea:	00ad      	lsls	r5, r5, #2
	h->avail_buckets = 0;
    91ec:	f844 7f0c 	str.w	r7, [r4, #12]!
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    91f0:	3507      	adds	r5, #7
	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    91f2:	f1c2 0220 	rsb	r2, r2, #32
    91f6:	08e9      	lsrs	r1, r5, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    91f8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
		h->buckets[i].next = 0;
    91fc:	f844 7f04 	str.w	r7, [r4, #4]!
	for (int i = 0; i < nb_buckets; i++) {
    9200:	4294      	cmp	r4, r2
    9202:	d1fb      	bne.n	91fc <sys_heap_init+0x38>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    9204:	004a      	lsls	r2, r1, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    9206:	f042 0201 	orr.w	r2, r2, #1
    920a:	8042      	strh	r2, [r0, #2]
		((uint16_t *)cmem)[f] = val;
    920c:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    9210:	1a5a      	subs	r2, r3, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    9212:	0055      	lsls	r5, r2, #1
		((uint16_t *)cmem)[f] = val;
    9214:	8007      	strh	r7, [r0, #0]
    9216:	8065      	strh	r5, [r4, #2]
    9218:	1984      	adds	r4, r0, r6
    921a:	f820 1031 	strh.w	r1, [r0, r1, lsl #3]
	void *cmem = &buf[c];
    921e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
		((uint16_t *)cmem)[f] = val;
    9222:	8067      	strh	r7, [r4, #2]
    9224:	5382      	strh	r2, [r0, r6]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    9226:	885a      	ldrh	r2, [r3, #2]
    9228:	f042 0201 	orr.w	r2, r2, #1
    922c:	805a      	strh	r2, [r3, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
    922e:	bcf0      	pop	{r4, r5, r6, r7}
	free_list_add(h, chunk0_size);
    9230:	f7ff be40 	b.w	8eb4 <free_list_add>

00009234 <sys_slist_find_and_remove>:
	return list->head;
    9234:	6803      	ldr	r3, [r0, #0]
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    9236:	2200      	movs	r2, #0
    9238:	b90b      	cbnz	r3, 923e <sys_slist_find_and_remove+0xa>
    923a:	4618      	mov	r0, r3
    923c:	4770      	bx	lr
    923e:	428b      	cmp	r3, r1
    9240:	d110      	bne.n	9264 <sys_slist_find_and_remove+0x30>
	return node->next;
    9242:	680b      	ldr	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
    9244:	b942      	cbnz	r2, 9258 <sys_slist_find_and_remove+0x24>
    9246:	6842      	ldr	r2, [r0, #4]
	list->head = node;
    9248:	6003      	str	r3, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
    924a:	4291      	cmp	r1, r2
    924c:	d100      	bne.n	9250 <sys_slist_find_and_remove+0x1c>
	list->tail = node;
    924e:	6043      	str	r3, [r0, #4]
	parent->next = child;
    9250:	2300      	movs	r3, #0
    9252:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    9254:	2001      	movs	r0, #1
Z_GENLIST_REMOVE(slist, snode)
    9256:	4770      	bx	lr
	parent->next = child;
    9258:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    925a:	6843      	ldr	r3, [r0, #4]
    925c:	4299      	cmp	r1, r3
	list->tail = node;
    925e:	bf08      	it	eq
    9260:	6042      	streq	r2, [r0, #4]
}
    9262:	e7f5      	b.n	9250 <sys_slist_find_and_remove+0x1c>
	return node->next;
    9264:	461a      	mov	r2, r3
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    9266:	681b      	ldr	r3, [r3, #0]
    9268:	e7e6      	b.n	9238 <sys_slist_find_and_remove+0x4>

0000926a <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    926a:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    926c:	f013 0307 	ands.w	r3, r3, #7
    9270:	d105      	bne.n	927e <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    9272:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    9274:	2b00      	cmp	r3, #0
    9276:	bf0c      	ite	eq
    9278:	2000      	moveq	r0, #0
    927a:	2003      	movne	r0, #3
    927c:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    927e:	2b02      	cmp	r3, #2
    9280:	d105      	bne.n	928e <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    9282:	8b40      	ldrh	r0, [r0, #26]
    9284:	fab0 f080 	clz	r0, r0
    9288:	0940      	lsrs	r0, r0, #5
    928a:	0080      	lsls	r0, r0, #2
    928c:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    928e:	2b01      	cmp	r3, #1
    9290:	d105      	bne.n	929e <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    9292:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    9294:	2b00      	cmp	r3, #0
    9296:	bf0c      	ite	eq
    9298:	2000      	moveq	r0, #0
    929a:	2005      	movne	r0, #5
    929c:	4770      	bx	lr
	int evt = EVT_NOP;
    929e:	2000      	movs	r0, #0
}
    92a0:	4770      	bx	lr

000092a2 <validate_args>:
{
    92a2:	b510      	push	{r4, lr}
    92a4:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    92a6:	b100      	cbz	r0, 92aa <validate_args+0x8>
    92a8:	b911      	cbnz	r1, 92b0 <validate_args+0xe>
		return -EINVAL;
    92aa:	f06f 0015 	mvn.w	r0, #21
}
    92ae:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    92b0:	1d08      	adds	r0, r1, #4
    92b2:	f000 f8d6 	bl	9462 <sys_notify_validate>
	if ((rv == 0)
    92b6:	2800      	cmp	r0, #0
    92b8:	d1f9      	bne.n	92ae <validate_args+0xc>
	    && ((cli->notify.flags
    92ba:	68a3      	ldr	r3, [r4, #8]
    92bc:	2b03      	cmp	r3, #3
    92be:	d9f6      	bls.n	92ae <validate_args+0xc>
    92c0:	e7f3      	b.n	92aa <validate_args+0x8>

000092c2 <notify_one>:
{
    92c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    92c6:	460d      	mov	r5, r1
    92c8:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    92ca:	4619      	mov	r1, r3
    92cc:	1d28      	adds	r0, r5, #4
{
    92ce:	4690      	mov	r8, r2
    92d0:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    92d2:	f000 f8d7 	bl	9484 <sys_notify_finalize>
	if (cb) {
    92d6:	4604      	mov	r4, r0
    92d8:	b138      	cbz	r0, 92ea <notify_one+0x28>
		cb(mgr, cli, state, res);
    92da:	4633      	mov	r3, r6
    92dc:	4642      	mov	r2, r8
    92de:	4629      	mov	r1, r5
    92e0:	4638      	mov	r0, r7
    92e2:	46a4      	mov	ip, r4
}
    92e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    92e8:	4760      	bx	ip
}
    92ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000092ee <transition_complete>:
{
    92ee:	b410      	push	{r4}
	__asm__ volatile(
    92f0:	f04f 0420 	mov.w	r4, #32
    92f4:	f3ef 8211 	mrs	r2, BASEPRI
    92f8:	f384 8812 	msr	BASEPRI_MAX, r4
    92fc:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    9300:	6141      	str	r1, [r0, #20]
}
    9302:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    9304:	2101      	movs	r1, #1
    9306:	f7f8 b8df 	b.w	14c8 <process_event>

0000930a <onoff_manager_init>:
{
    930a:	b538      	push	{r3, r4, r5, lr}
    930c:	460c      	mov	r4, r1
	if ((mgr == NULL)
    930e:	4605      	mov	r5, r0
    9310:	b158      	cbz	r0, 932a <onoff_manager_init+0x20>
	    || (transitions == NULL)
    9312:	b151      	cbz	r1, 932a <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    9314:	680b      	ldr	r3, [r1, #0]
    9316:	b143      	cbz	r3, 932a <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    9318:	684b      	ldr	r3, [r1, #4]
    931a:	b133      	cbz	r3, 932a <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    931c:	221c      	movs	r2, #28
    931e:	2100      	movs	r1, #0
    9320:	f000 fb66 	bl	99f0 <memset>
    9324:	612c      	str	r4, [r5, #16]
	return 0;
    9326:	2000      	movs	r0, #0
}
    9328:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    932a:	f06f 0015 	mvn.w	r0, #21
    932e:	e7fb      	b.n	9328 <onoff_manager_init+0x1e>

00009330 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    9330:	b570      	push	{r4, r5, r6, lr}
    9332:	4605      	mov	r5, r0
    9334:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    9336:	f7ff ffb4 	bl	92a2 <validate_args>

	if (rv < 0) {
    933a:	1e04      	subs	r4, r0, #0
    933c:	db15      	blt.n	936a <onoff_request+0x3a>
    933e:	f04f 0320 	mov.w	r3, #32
    9342:	f3ef 8211 	mrs	r2, BASEPRI
    9346:	f383 8812 	msr	BASEPRI_MAX, r3
    934a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    934e:	8b6b      	ldrh	r3, [r5, #26]
    9350:	8b2c      	ldrh	r4, [r5, #24]
    9352:	f64f 71ff 	movw	r1, #65535	; 0xffff
    9356:	428b      	cmp	r3, r1
    9358:	f004 0407 	and.w	r4, r4, #7
    935c:	d107      	bne.n	936e <onoff_request+0x3e>
	__asm__ volatile(
    935e:	f382 8811 	msr	BASEPRI, r2
    9362:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    9366:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    936a:	4620      	mov	r0, r4
    936c:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    936e:	2c02      	cmp	r4, #2
    9370:	d10c      	bne.n	938c <onoff_request+0x5c>
		mgr->refs += 1U;
    9372:	3301      	adds	r3, #1
    9374:	836b      	strh	r3, [r5, #26]
    9376:	f382 8811 	msr	BASEPRI, r2
    937a:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    937e:	2300      	movs	r3, #0
    9380:	4622      	mov	r2, r4
    9382:	4631      	mov	r1, r6
    9384:	4628      	mov	r0, r5
    9386:	f7ff ff9c 	bl	92c2 <notify_one>
    938a:	e7ee      	b.n	936a <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    938c:	2c06      	cmp	r4, #6
    938e:	d814      	bhi.n	93ba <onoff_request+0x8a>
    9390:	e8df f004 	tbb	[pc, r4]
    9394:	13131304 	.word	0x13131304
    9398:	1a04      	.short	0x1a04
    939a:	04          	.byte	0x04
    939b:	00          	.byte	0x00
	parent->next = child;
    939c:	2300      	movs	r3, #0
    939e:	6033      	str	r3, [r6, #0]
	return list->tail;
    93a0:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
    93a2:	b93b      	cbnz	r3, 93b4 <onoff_request+0x84>
	list->head = node;
    93a4:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    93a8:	b9ac      	cbnz	r4, 93d6 <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    93aa:	2102      	movs	r1, #2
    93ac:	4628      	mov	r0, r5
    93ae:	f7f8 f88b 	bl	14c8 <process_event>
    93b2:	e7da      	b.n	936a <onoff_request+0x3a>
	parent->next = child;
    93b4:	601e      	str	r6, [r3, #0]
	list->tail = node;
    93b6:	606e      	str	r6, [r5, #4]
}
    93b8:	e7f6      	b.n	93a8 <onoff_request+0x78>
    93ba:	f382 8811 	msr	BASEPRI, r2
    93be:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    93c2:	f06f 0404 	mvn.w	r4, #4
    93c6:	e7d0      	b.n	936a <onoff_request+0x3a>
    93c8:	f382 8811 	msr	BASEPRI, r2
    93cc:	f3bf 8f6f 	isb	sy
    93d0:	f06f 0485 	mvn.w	r4, #133	; 0x85
    93d4:	e7c9      	b.n	936a <onoff_request+0x3a>
    93d6:	f382 8811 	msr	BASEPRI, r2
    93da:	f3bf 8f6f 	isb	sy
		if (notify) {
    93de:	e7c4      	b.n	936a <onoff_request+0x3a>

000093e0 <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
    93e0:	b510      	push	{r4, lr}
	__asm__ volatile(
    93e2:	f04f 0320 	mov.w	r3, #32
    93e6:	f3ef 8211 	mrs	r2, BASEPRI
    93ea:	f383 8812 	msr	BASEPRI_MAX, r3
    93ee:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    93f2:	8b04      	ldrh	r4, [r0, #24]
    93f4:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
    93f8:	2c02      	cmp	r4, #2
    93fa:	d00a      	beq.n	9412 <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
    93fc:	2c01      	cmp	r4, #1
    93fe:	bf0c      	ite	eq
    9400:	f06f 0004 	mvneq.w	r0, #4
    9404:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
    9408:	f382 8811 	msr	BASEPRI, r2
    940c:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
    9410:	e008      	b.n	9424 <onoff_release+0x44>
	mgr->refs -= 1U;
    9412:	8b43      	ldrh	r3, [r0, #26]
    9414:	3b01      	subs	r3, #1
    9416:	b29b      	uxth	r3, r3
    9418:	8343      	strh	r3, [r0, #26]
	if (stop) {
    941a:	b923      	cbnz	r3, 9426 <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
    941c:	4621      	mov	r1, r4
    941e:	f7f8 f853 	bl	14c8 <process_event>
	int rv = state;
    9422:	4620      	mov	r0, r4
}
    9424:	bd10      	pop	{r4, pc}
	int rv = state;
    9426:	4620      	mov	r0, r4
    9428:	e7ee      	b.n	9408 <onoff_release+0x28>

0000942a <onoff_cancel>:
	return rv;
}

int onoff_cancel(struct onoff_manager *mgr,
		 struct onoff_client *cli)
{
    942a:	b538      	push	{r3, r4, r5, lr}
	if ((mgr == NULL) || (cli == NULL)) {
    942c:	b1b0      	cbz	r0, 945c <onoff_cancel+0x32>
    942e:	b1a9      	cbz	r1, 945c <onoff_cancel+0x32>
	__asm__ volatile(
    9430:	f04f 0220 	mov.w	r2, #32
    9434:	f3ef 8511 	mrs	r5, BASEPRI
    9438:	f382 8812 	msr	BASEPRI_MAX, r2
    943c:	f3bf 8f6f 	isb	sy
		return -EINVAL;
	}

	int rv = -EALREADY;
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    9440:	8b04      	ldrh	r4, [r0, #24]

	if (sys_slist_find_and_remove(&mgr->clients, &cli->node)) {
    9442:	f7ff fef7 	bl	9234 <sys_slist_find_and_remove>
    9446:	b130      	cbz	r0, 9456 <onoff_cancel+0x2c>
		__ASSERT_NO_MSG((state == ONOFF_STATE_TO_ON)
				|| (state == ONOFF_STATE_TO_OFF)
				|| (state == ONOFF_STATE_RESETTING));
		rv = state;
    9448:	f004 0007 	and.w	r0, r4, #7
	__asm__ volatile(
    944c:	f385 8811 	msr	BASEPRI, r5
    9450:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&mgr->lock, key);

	return rv;
}
    9454:	bd38      	pop	{r3, r4, r5, pc}
	int rv = -EALREADY;
    9456:	f06f 0077 	mvn.w	r0, #119	; 0x77
    945a:	e7f7      	b.n	944c <onoff_cancel+0x22>
		return -EINVAL;
    945c:	f06f 0015 	mvn.w	r0, #21
    9460:	e7f8      	b.n	9454 <onoff_cancel+0x2a>

00009462 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    9462:	4603      	mov	r3, r0
    9464:	b158      	cbz	r0, 947e <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    9466:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    9468:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    946c:	2a01      	cmp	r2, #1
    946e:	d003      	beq.n	9478 <sys_notify_validate+0x16>
    9470:	2a03      	cmp	r2, #3
    9472:	d104      	bne.n	947e <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    9474:	6802      	ldr	r2, [r0, #0]
    9476:	b112      	cbz	r2, 947e <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    9478:	2000      	movs	r0, #0
    947a:	6098      	str	r0, [r3, #8]
    947c:	4770      	bx	lr
    947e:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    9482:	4770      	bx	lr

00009484 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    9484:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    9486:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    9488:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    948c:	2a03      	cmp	r2, #3
    948e:	f04f 0200 	mov.w	r2, #0
{
    9492:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    9494:	bf0c      	ite	eq
    9496:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    9498:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    949a:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    949c:	4770      	bx	lr

0000949e <encode_uint>:
{
    949e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    94a2:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier) != 0;
    94a4:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    94a6:	2b6f      	cmp	r3, #111	; 0x6f
{
    94a8:	4680      	mov	r8, r0
    94aa:	460f      	mov	r7, r1
    94ac:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    94ae:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    94b2:	d029      	beq.n	9508 <encode_uint+0x6a>
    94b4:	d824      	bhi.n	9500 <encode_uint+0x62>
		return 10;
    94b6:	2b58      	cmp	r3, #88	; 0x58
    94b8:	bf0c      	ite	eq
    94ba:	2610      	moveq	r6, #16
    94bc:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    94be:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    94c2:	4632      	mov	r2, r6
    94c4:	2300      	movs	r3, #0
    94c6:	4640      	mov	r0, r8
    94c8:	4639      	mov	r1, r7
    94ca:	f7f7 fe19 	bl	1100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    94ce:	2a09      	cmp	r2, #9
    94d0:	b2d4      	uxtb	r4, r2
    94d2:	d81e      	bhi.n	9512 <encode_uint+0x74>
    94d4:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    94d6:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    94d8:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    94da:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    94de:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    94e2:	d301      	bcc.n	94e8 <encode_uint+0x4a>
    94e4:	45d1      	cmp	r9, sl
    94e6:	d811      	bhi.n	950c <encode_uint+0x6e>
	if (conv->flag_hash) {
    94e8:	782b      	ldrb	r3, [r5, #0]
    94ea:	069b      	lsls	r3, r3, #26
    94ec:	d505      	bpl.n	94fa <encode_uint+0x5c>
		if (radix == 8) {
    94ee:	2e08      	cmp	r6, #8
    94f0:	d115      	bne.n	951e <encode_uint+0x80>
			conv->altform_0 = true;
    94f2:	78ab      	ldrb	r3, [r5, #2]
    94f4:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    94f8:	70ab      	strb	r3, [r5, #2]
}
    94fa:	4648      	mov	r0, r9
    94fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    9500:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    9504:	2b70      	cmp	r3, #112	; 0x70
    9506:	e7d7      	b.n	94b8 <encode_uint+0x1a>
	switch (specifier) {
    9508:	2608      	movs	r6, #8
    950a:	e7d8      	b.n	94be <encode_uint+0x20>
		value /= radix;
    950c:	4680      	mov	r8, r0
    950e:	460f      	mov	r7, r1
    9510:	e7d7      	b.n	94c2 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    9512:	f1bb 0f19 	cmp.w	fp, #25
    9516:	bf94      	ite	ls
    9518:	3437      	addls	r4, #55	; 0x37
    951a:	3457      	addhi	r4, #87	; 0x57
    951c:	e7db      	b.n	94d6 <encode_uint+0x38>
		} else if (radix == 16) {
    951e:	2e10      	cmp	r6, #16
    9520:	d1eb      	bne.n	94fa <encode_uint+0x5c>
			conv->altform_0c = true;
    9522:	78ab      	ldrb	r3, [r5, #2]
    9524:	f043 0310 	orr.w	r3, r3, #16
    9528:	e7e6      	b.n	94f8 <encode_uint+0x5a>

0000952a <outs>:
{
    952a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    952e:	4607      	mov	r7, r0
    9530:	4688      	mov	r8, r1
    9532:	4615      	mov	r5, r2
    9534:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    9536:	4614      	mov	r4, r2
    9538:	42b4      	cmp	r4, r6
    953a:	d305      	bcc.n	9548 <outs+0x1e>
    953c:	b10e      	cbz	r6, 9542 <outs+0x18>
	return (int)count;
    953e:	1b60      	subs	r0, r4, r5
    9540:	e008      	b.n	9554 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    9542:	7823      	ldrb	r3, [r4, #0]
    9544:	2b00      	cmp	r3, #0
    9546:	d0fa      	beq.n	953e <outs+0x14>
		int rc = out((int)*sp++, ctx);
    9548:	f814 0b01 	ldrb.w	r0, [r4], #1
    954c:	4641      	mov	r1, r8
    954e:	47b8      	blx	r7
		if (rc < 0) {
    9550:	2800      	cmp	r0, #0
    9552:	daf1      	bge.n	9538 <outs+0xe>
}
    9554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009558 <ring_buf_put_claim>:

#include <zephyr/sys/ring_buffer.h>
#include <string.h>

uint32_t ring_buf_put_claim(struct ring_buf *buf, uint8_t **data, uint32_t size)
{
    9558:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t free_space, wrap_size;
	int32_t base;

	base = buf->put_base;
    955a:	68c6      	ldr	r6, [r0, #12]
	wrap_size = buf->put_head - base;
    955c:	6845      	ldr	r5, [r0, #4]
	if (unlikely(wrap_size >= buf->size)) {
    955e:	69c3      	ldr	r3, [r0, #28]
	wrap_size = buf->put_head - base;
    9560:	1baf      	subs	r7, r5, r6
{
    9562:	4604      	mov	r4, r0
    9564:	6940      	ldr	r0, [r0, #20]
	if (unlikely(wrap_size >= buf->size)) {
    9566:	42bb      	cmp	r3, r7
		/* put_base is not yet adjusted */
		wrap_size -= buf->size;
    9568:	bf98      	it	ls
    956a:	1aff      	subls	r7, r7, r3
    956c:	eba5 0000 	sub.w	r0, r5, r0
{
    9570:	4694      	mov	ip, r2
		base += buf->size;
    9572:	bf98      	it	ls
    9574:	18f6      	addls	r6, r6, r3
    9576:	1a1a      	subs	r2, r3, r0
	}
	wrap_size = buf->size - wrap_size;
    9578:	1bd8      	subs	r0, r3, r7

	free_space = ring_buf_space_get(buf);
	size = MIN(size, free_space);
	size = MIN(size, wrap_size);

	*data = &buf->buffer[buf->put_head - base];
    957a:	6823      	ldr	r3, [r4, #0]
    957c:	1bad      	subs	r5, r5, r6
	size = MIN(size, free_space);
    957e:	4562      	cmp	r2, ip
	*data = &buf->buffer[buf->put_head - base];
    9580:	442b      	add	r3, r5
	size = MIN(size, free_space);
    9582:	bf28      	it	cs
    9584:	4662      	movcs	r2, ip
	*data = &buf->buffer[buf->put_head - base];
    9586:	600b      	str	r3, [r1, #0]
	buf->put_head += size;
    9588:	6863      	ldr	r3, [r4, #4]
	size = MIN(size, wrap_size);
    958a:	4290      	cmp	r0, r2
    958c:	bf28      	it	cs
    958e:	4610      	movcs	r0, r2
	buf->put_head += size;
    9590:	4403      	add	r3, r0
    9592:	6063      	str	r3, [r4, #4]

	return size;
}
    9594:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009596 <ring_buf_put_finish>:

int ring_buf_put_finish(struct ring_buf *buf, uint32_t size)
{
	uint32_t finish_space, wrap_size;

	finish_space = buf->put_head - buf->put_tail;
    9596:	e9d0 2301 	ldrd	r2, r3, [r0, #4]
    959a:	1ad2      	subs	r2, r2, r3
	if (unlikely(size > finish_space)) {
    959c:	428a      	cmp	r2, r1
    959e:	d30c      	bcc.n	95ba <ring_buf_put_finish+0x24>
		return -EINVAL;
	}

	buf->put_tail += size;
    95a0:	4419      	add	r1, r3
	buf->put_head = buf->put_tail;

	wrap_size = buf->put_tail - buf->put_base;
    95a2:	68c3      	ldr	r3, [r0, #12]
	if (unlikely(wrap_size >= buf->size)) {
    95a4:	69c2      	ldr	r2, [r0, #28]
	buf->put_head = buf->put_tail;
    95a6:	e9c0 1101 	strd	r1, r1, [r0, #4]
	wrap_size = buf->put_tail - buf->put_base;
    95aa:	1ac9      	subs	r1, r1, r3
	if (unlikely(wrap_size >= buf->size)) {
    95ac:	428a      	cmp	r2, r1
    95ae:	d901      	bls.n	95b4 <ring_buf_put_finish+0x1e>
		/* we wrapped: adjust put_base */
		buf->put_base += buf->size;
	}

	return 0;
    95b0:	2000      	movs	r0, #0
    95b2:	4770      	bx	lr
		buf->put_base += buf->size;
    95b4:	4413      	add	r3, r2
    95b6:	60c3      	str	r3, [r0, #12]
    95b8:	e7fa      	b.n	95b0 <ring_buf_put_finish+0x1a>
		return -EINVAL;
    95ba:	f06f 0015 	mvn.w	r0, #21
}
    95be:	4770      	bx	lr

000095c0 <ring_buf_put>:

uint32_t ring_buf_put(struct ring_buf *buf, const uint8_t *data, uint32_t size)
{
    95c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    95c4:	4680      	mov	r8, r0
    95c6:	460e      	mov	r6, r1
    95c8:	4615      	mov	r5, r2
	uint8_t *dst;
	uint32_t partial_size;
	uint32_t total_size = 0U;
    95ca:	2700      	movs	r7, #0
	int err;

	do {
		partial_size = ring_buf_put_claim(buf, &dst, size);
    95cc:	462a      	mov	r2, r5
    95ce:	a901      	add	r1, sp, #4
    95d0:	4640      	mov	r0, r8
    95d2:	f7ff ffc1 	bl	9558 <ring_buf_put_claim>
		memcpy(dst, data, partial_size);
    95d6:	4631      	mov	r1, r6
		partial_size = ring_buf_put_claim(buf, &dst, size);
    95d8:	4604      	mov	r4, r0
		memcpy(dst, data, partial_size);
    95da:	4602      	mov	r2, r0
    95dc:	9801      	ldr	r0, [sp, #4]
    95de:	f000 f9fc 	bl	99da <memcpy>
		total_size += partial_size;
		size -= partial_size;
		data += partial_size;
	} while (size && partial_size);
    95e2:	1b2d      	subs	r5, r5, r4
		total_size += partial_size;
    95e4:	4427      	add	r7, r4
		data += partial_size;
    95e6:	4426      	add	r6, r4
	} while (size && partial_size);
    95e8:	d001      	beq.n	95ee <ring_buf_put+0x2e>
    95ea:	2c00      	cmp	r4, #0
    95ec:	d1ee      	bne.n	95cc <ring_buf_put+0xc>

	err = ring_buf_put_finish(buf, total_size);
    95ee:	4639      	mov	r1, r7
    95f0:	4640      	mov	r0, r8
    95f2:	f7ff ffd0 	bl	9596 <ring_buf_put_finish>
	__ASSERT_NO_MSG(err == 0);
	ARG_UNUSED(err);

	return total_size;
}
    95f6:	4638      	mov	r0, r7
    95f8:	b002      	add	sp, #8
    95fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000095fe <ring_buf_get_claim>:

uint32_t ring_buf_get_claim(struct ring_buf *buf, uint8_t **data, uint32_t size)
{
    95fe:	b5f0      	push	{r4, r5, r6, r7, lr}
    9600:	4604      	mov	r4, r0
	uint32_t available_size, wrap_size;
	int32_t base;

	base = buf->get_base;
    9602:	6986      	ldr	r6, [r0, #24]
	wrap_size = buf->get_head - base;
    9604:	6905      	ldr	r5, [r0, #16]
	if (unlikely(wrap_size >= buf->size)) {
    9606:	69c0      	ldr	r0, [r0, #28]
 *
 * @return Ring buffer space used (in bytes).
 */
static inline uint32_t ring_buf_size_get(struct ring_buf *buf)
{
	return buf->put_tail - buf->get_head;
    9608:	68a3      	ldr	r3, [r4, #8]
	wrap_size = buf->get_head - base;
    960a:	1baf      	subs	r7, r5, r6
	if (unlikely(wrap_size >= buf->size)) {
    960c:	42b8      	cmp	r0, r7
{
    960e:	4694      	mov	ip, r2
		/* get_base is not yet adjusted */
		wrap_size -= buf->size;
		base += buf->size;
    9610:	bf98      	it	ls
    9612:	1836      	addls	r6, r6, r0
    9614:	eba3 0205 	sub.w	r2, r3, r5

	available_size = ring_buf_size_get(buf);
	size = MIN(size, available_size);
	size = MIN(size, wrap_size);

	*data = &buf->buffer[buf->get_head - base];
    9618:	6823      	ldr	r3, [r4, #0]
    961a:	eba5 0506 	sub.w	r5, r5, r6
		wrap_size -= buf->size;
    961e:	bf98      	it	ls
    9620:	1a3f      	subls	r7, r7, r0
	*data = &buf->buffer[buf->get_head - base];
    9622:	442b      	add	r3, r5
	size = MIN(size, available_size);
    9624:	4562      	cmp	r2, ip
	wrap_size = buf->size - wrap_size;
    9626:	eba0 0007 	sub.w	r0, r0, r7
	size = MIN(size, available_size);
    962a:	bf28      	it	cs
    962c:	4662      	movcs	r2, ip
	*data = &buf->buffer[buf->get_head - base];
    962e:	600b      	str	r3, [r1, #0]
	buf->get_head += size;
    9630:	6923      	ldr	r3, [r4, #16]
	size = MIN(size, wrap_size);
    9632:	4290      	cmp	r0, r2
    9634:	bf28      	it	cs
    9636:	4610      	movcs	r0, r2
	buf->get_head += size;
    9638:	4403      	add	r3, r0
    963a:	6123      	str	r3, [r4, #16]

	return size;
}
    963c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000963e <ring_buf_get_finish>:

int ring_buf_get_finish(struct ring_buf *buf, uint32_t size)
{
	uint32_t finish_space, wrap_size;

	finish_space = buf->get_head - buf->get_tail;
    963e:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
    9642:	1ad2      	subs	r2, r2, r3
	if (unlikely(size > finish_space)) {
    9644:	428a      	cmp	r2, r1
    9646:	d30c      	bcc.n	9662 <ring_buf_get_finish+0x24>
		return -EINVAL;
	}

	buf->get_tail += size;
    9648:	4419      	add	r1, r3
	buf->get_head = buf->get_tail;

	wrap_size = buf->get_tail - buf->get_base;
	if (unlikely(wrap_size >= buf->size)) {
    964a:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
	buf->get_head = buf->get_tail;
    964e:	e9c0 1104 	strd	r1, r1, [r0, #16]
	wrap_size = buf->get_tail - buf->get_base;
    9652:	1ac9      	subs	r1, r1, r3
	if (unlikely(wrap_size >= buf->size)) {
    9654:	428a      	cmp	r2, r1
    9656:	d901      	bls.n	965c <ring_buf_get_finish+0x1e>
		/* we wrapped: adjust get_base */
		buf->get_base += buf->size;
	}

	return 0;
    9658:	2000      	movs	r0, #0
    965a:	4770      	bx	lr
		buf->get_base += buf->size;
    965c:	4413      	add	r3, r2
    965e:	6183      	str	r3, [r0, #24]
    9660:	e7fa      	b.n	9658 <ring_buf_get_finish+0x1a>
		return -EINVAL;
    9662:	f06f 0015 	mvn.w	r0, #21
}
    9666:	4770      	bx	lr

00009668 <ring_buf_get>:

uint32_t ring_buf_get(struct ring_buf *buf, uint8_t *data, uint32_t size)
{
    9668:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    966c:	4680      	mov	r8, r0
    966e:	460d      	mov	r5, r1
    9670:	4616      	mov	r6, r2
	uint8_t *src;
	uint32_t partial_size;
	uint32_t total_size = 0U;
    9672:	2700      	movs	r7, #0
	int err;

	do {
		partial_size = ring_buf_get_claim(buf, &src, size);
    9674:	4632      	mov	r2, r6
    9676:	a901      	add	r1, sp, #4
    9678:	4640      	mov	r0, r8
    967a:	f7ff ffc0 	bl	95fe <ring_buf_get_claim>
    967e:	4604      	mov	r4, r0
		if (data) {
    9680:	b12d      	cbz	r5, 968e <ring_buf_get+0x26>
			memcpy(data, src, partial_size);
    9682:	4602      	mov	r2, r0
    9684:	9901      	ldr	r1, [sp, #4]
    9686:	4628      	mov	r0, r5
    9688:	f000 f9a7 	bl	99da <memcpy>
			data += partial_size;
    968c:	4425      	add	r5, r4
		}
		total_size += partial_size;
		size -= partial_size;
	} while (size && partial_size);
    968e:	1b36      	subs	r6, r6, r4
		total_size += partial_size;
    9690:	4427      	add	r7, r4
	} while (size && partial_size);
    9692:	d001      	beq.n	9698 <ring_buf_get+0x30>
    9694:	2c00      	cmp	r4, #0
    9696:	d1ed      	bne.n	9674 <ring_buf_get+0xc>

	err = ring_buf_get_finish(buf, total_size);
    9698:	4639      	mov	r1, r7
    969a:	4640      	mov	r0, r8
    969c:	f7ff ffcf 	bl	963e <ring_buf_get_finish>
	__ASSERT_NO_MSG(err == 0);
	ARG_UNUSED(err);

	return total_size;
}
    96a0:	4638      	mov	r0, r7
    96a2:	b002      	add	sp, #8
    96a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000096a8 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_STRIP_PATHS, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    96a8:	4770      	bx	lr

000096aa <get_ep_bm_from_addr>:
	if (ep_idx > 15) {
    96aa:	f010 0f70 	tst.w	r0, #112	; 0x70
    96ae:	d108      	bne.n	96c2 <get_ep_bm_from_addr+0x18>
	ep_idx = ep & (~USB_EP_DIR_IN);
    96b0:	f000 037f 	and.w	r3, r0, #127	; 0x7f
	if (ep & USB_EP_DIR_IN) {
    96b4:	f010 0f80 	tst.w	r0, #128	; 0x80
		ep_bm = BIT(ep_idx + 16);
    96b8:	bf18      	it	ne
    96ba:	3310      	addne	r3, #16
    96bc:	2001      	movs	r0, #1
		ep_bm = BIT(ep_idx);
    96be:	4098      	lsls	r0, r3
    96c0:	4770      	bx	lr
	uint32_t ep_bm = 0;
    96c2:	2000      	movs	r0, #0
}
    96c4:	4770      	bx	lr

000096c6 <usb_write>:
{
    96c6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    96ca:	4606      	mov	r6, r0
    96cc:	460f      	mov	r7, r1
    96ce:	4690      	mov	r8, r2
    96d0:	4699      	mov	r9, r3
    96d2:	2504      	movs	r5, #4
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    96d4:	464b      	mov	r3, r9
    96d6:	4642      	mov	r2, r8
    96d8:	4639      	mov	r1, r7
    96da:	4630      	mov	r0, r6
    96dc:	f7fa ff6a 	bl	45b4 <usb_dc_ep_write>
		if (ret == -EAGAIN) {
    96e0:	f110 0f0b 	cmn.w	r0, #11
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    96e4:	4604      	mov	r4, r0
		if (ret == -EAGAIN) {
    96e6:	d103      	bne.n	96f0 <usb_write+0x2a>
	z_impl_k_yield();
    96e8:	f7fe fefc 	bl	84e4 <z_impl_k_yield>
	} while (ret == -EAGAIN && tries--);
    96ec:	3d01      	subs	r5, #1
    96ee:	d1f1      	bne.n	96d4 <usb_write+0xe>
}
    96f0:	4620      	mov	r0, r4
    96f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000096f6 <usb_get_dev_data_by_cfg>:
	return list->head;
    96f6:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_cfg(sys_slist_t *list,
					     struct usb_cfg_data *cfg)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    96f8:	b140      	cbz	r0, 970c <usb_get_dev_data_by_cfg+0x16>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg_cur = dev->config;
    96fa:	f850 3c04 	ldr.w	r3, [r0, #-4]

		if (cfg_cur == cfg) {
    96fe:	685b      	ldr	r3, [r3, #4]
    9700:	428b      	cmp	r3, r1
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    9702:	f1a0 0004 	sub.w	r0, r0, #4
		if (cfg_cur == cfg) {
    9706:	d001      	beq.n	970c <usb_get_dev_data_by_cfg+0x16>
	return node->next;
    9708:	6840      	ldr	r0, [r0, #4]
    970a:	e7f5      	b.n	96f8 <usb_get_dev_data_by_cfg+0x2>
	}

	LOG_DBG("Device data not found for cfg %p", cfg);

	return NULL;
}
    970c:	4770      	bx	lr

0000970e <usb_get_dev_data_by_iface>:
	return list->head;
    970e:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_iface(sys_slist_t *list,
					       uint8_t iface_num)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    9710:	b150      	cbz	r0, 9728 <usb_get_dev_data_by_iface+0x1a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    9712:	f850 3c04 	ldr.w	r3, [r0, #-4]
		const struct usb_if_descriptor *if_desc =
    9716:	685b      	ldr	r3, [r3, #4]
						cfg->interface_descriptor;

		if (if_desc->bInterfaceNumber == iface_num) {
    9718:	685b      	ldr	r3, [r3, #4]
    971a:	789b      	ldrb	r3, [r3, #2]
    971c:	428b      	cmp	r3, r1
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    971e:	f1a0 0004 	sub.w	r0, r0, #4
		if (if_desc->bInterfaceNumber == iface_num) {
    9722:	d001      	beq.n	9728 <usb_get_dev_data_by_iface+0x1a>
	return node->next;
    9724:	6840      	ldr	r0, [r0, #4]
    9726:	e7f3      	b.n	9710 <usb_get_dev_data_by_iface+0x2>
	}

	LOG_DBG("Device data not found for iface number %u", iface_num);

	return NULL;
}
    9728:	4770      	bx	lr

0000972a <usb_get_dev_data_by_ep>:

struct usb_dev_data *usb_get_dev_data_by_ep(sys_slist_t *list, uint8_t ep)
{
    972a:	b530      	push	{r4, r5, lr}
	return list->head;
    972c:	6800      	ldr	r0, [r0, #0]
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    972e:	b188      	cbz	r0, 9754 <usb_get_dev_data_by_ep+0x2a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    9730:	f850 3c04 	ldr.w	r3, [r0, #-4]
    9734:	685b      	ldr	r3, [r3, #4]
		const struct usb_ep_cfg_data *ep_data = cfg->endpoint;
    9736:	6a1a      	ldr	r2, [r3, #32]

		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    9738:	7f1d      	ldrb	r5, [r3, #28]
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    973a:	3804      	subs	r0, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    973c:	2300      	movs	r3, #0
			if (ep_data[i].ep_addr == ep) {
    973e:	3a04      	subs	r2, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    9740:	b2dc      	uxtb	r4, r3
    9742:	42a5      	cmp	r5, r4
    9744:	d801      	bhi.n	974a <usb_get_dev_data_by_ep+0x20>
	return node->next;
    9746:	6840      	ldr	r0, [r0, #4]
    9748:	e7f1      	b.n	972e <usb_get_dev_data_by_ep+0x4>
			if (ep_data[i].ep_addr == ep) {
    974a:	3301      	adds	r3, #1
    974c:	f812 4033 	ldrb.w	r4, [r2, r3, lsl #3]
    9750:	428c      	cmp	r4, r1
    9752:	d1f5      	bne.n	9740 <usb_get_dev_data_by_ep+0x16>
	}

	LOG_DBG("Device data not found for ep %u", ep);

	return NULL;
}
    9754:	bd30      	pop	{r4, r5, pc}

00009756 <usb_transfer_is_busy>:
{
    9756:	b508      	push	{r3, lr}
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);
    9758:	f7f9 fa1e 	bl	2b98 <usb_ep_get_transfer>
	if (trans && trans->status == -EBUSY) {
    975c:	b128      	cbz	r0, 976a <usb_transfer_is_busy+0x14>
    975e:	6840      	ldr	r0, [r0, #4]
    9760:	f110 0f10 	cmn.w	r0, #16
    9764:	bf14      	ite	ne
    9766:	2000      	movne	r0, #0
    9768:	2001      	moveq	r0, #1
}
    976a:	bd08      	pop	{r3, pc}

0000976c <cdc_interface_config>:
	desc->if1.bInterfaceNumber = bInterfaceNumber + 1;
    976c:	1c4b      	adds	r3, r1, #1
    976e:	b2db      	uxtb	r3, r3
	desc->if0.bInterfaceNumber = bInterfaceNumber;
    9770:	7081      	strb	r1, [r0, #2]
	desc->if0_union.bControlInterface = bInterfaceNumber;
    9772:	7681      	strb	r1, [r0, #26]
	desc->if1.bInterfaceNumber = bInterfaceNumber + 1;
    9774:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
	desc->if0_union.bSubordinateInterface0 = bInterfaceNumber + 1;
    9778:	76c3      	strb	r3, [r0, #27]
	desc->iad_cdc.bFirstInterface = bInterfaceNumber;
    977a:	f800 1c06 	strb.w	r1, [r0, #-6]
}
    977e:	4770      	bx	lr

00009780 <cdc_acm_irq_callback_work_handler>:
	dev_data->cb(dev_data->common.dev, dev_data->cb_data);
    9780:	e950 3102 	ldrd	r3, r1, [r0, #-8]
    9784:	f8d0 009c 	ldr.w	r0, [r0, #156]	; 0x9c
    9788:	4718      	bx	r3

0000978a <cdc_acm_irq_tx_disable>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    978a:	6903      	ldr	r3, [r0, #16]
	dev_data->tx_irq_ena = false;
    978c:	2200      	movs	r2, #0
    978e:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
}
    9792:	4770      	bx	lr

00009794 <cdc_acm_irq_tx_ready>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    9794:	6903      	ldr	r3, [r0, #16]
	if (dev_data->tx_irq_ena && dev_data->tx_ready) {
    9796:	f893 004a 	ldrb.w	r0, [r3, #74]	; 0x4a
    979a:	b108      	cbz	r0, 97a0 <cdc_acm_irq_tx_ready+0xc>
    979c:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
}
    97a0:	4770      	bx	lr

000097a2 <cdc_acm_irq_rx_disable>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    97a2:	6903      	ldr	r3, [r0, #16]
	dev_data->rx_irq_ena = false;
    97a4:	2200      	movs	r2, #0
    97a6:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
}
    97aa:	4770      	bx	lr

000097ac <cdc_acm_irq_rx_ready>:
	if (dev_data->rx_ready) {
    97ac:	6903      	ldr	r3, [r0, #16]
}
    97ae:	f893 0049 	ldrb.w	r0, [r3, #73]	; 0x49
    97b2:	4770      	bx	lr

000097b4 <cdc_acm_irq_is_pending>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    97b4:	6903      	ldr	r3, [r0, #16]
	if (dev_data->tx_ready && dev_data->tx_irq_ena) {
    97b6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
    97ba:	b112      	cbz	r2, 97c2 <cdc_acm_irq_is_pending+0xe>
    97bc:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
    97c0:	b92a      	cbnz	r2, 97ce <cdc_acm_irq_is_pending+0x1a>
	} else if (dev_data->rx_ready && dev_data->rx_irq_ena) {
    97c2:	f893 0049 	ldrb.w	r0, [r3, #73]	; 0x49
    97c6:	b118      	cbz	r0, 97d0 <cdc_acm_irq_is_pending+0x1c>
    97c8:	f893 004b 	ldrb.w	r0, [r3, #75]	; 0x4b
    97cc:	4770      	bx	lr
		return 1;
    97ce:	2001      	movs	r0, #1
}
    97d0:	4770      	bx	lr

000097d2 <cdc_acm_irq_update>:
}
    97d2:	2001      	movs	r0, #1
    97d4:	4770      	bx	lr

000097d6 <cdc_acm_irq_callback_set>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    97d6:	6903      	ldr	r3, [r0, #16]
	dev_data->cb_data = cb_data;
    97d8:	e9c3 1200 	strd	r1, r2, [r3]
}
    97dc:	4770      	bx	lr

000097de <cdc_acm_line_ctrl_get>:
	switch (ctrl) {
    97de:	2902      	cmp	r1, #2
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    97e0:	6903      	ldr	r3, [r0, #16]
	switch (ctrl) {
    97e2:	d008      	beq.n	97f6 <cdc_acm_line_ctrl_get+0x18>
    97e4:	2904      	cmp	r1, #4
    97e6:	d00b      	beq.n	9800 <cdc_acm_line_ctrl_get+0x22>
    97e8:	2901      	cmp	r1, #1
    97ea:	d10e      	bne.n	980a <cdc_acm_line_ctrl_get+0x2c>
		*val = sys_le32_to_cpu(dev_data->line_coding.dwDTERate);
    97ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
		*val = (dev_data->line_state &
    97f0:	6013      	str	r3, [r2, #0]
		return 0;
    97f2:	2000      	movs	r0, #0
    97f4:	4770      	bx	lr
			SET_CONTROL_LINE_STATE_RTS) ? 1 : 0;
    97f6:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
    97fa:	f3c3 0340 	ubfx	r3, r3, #1, #1
		return 0;
    97fe:	e7f7      	b.n	97f0 <cdc_acm_line_ctrl_get+0x12>
			SET_CONTROL_LINE_STATE_DTR) ? 1 : 0;
    9800:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
    9804:	f003 0301 	and.w	r3, r3, #1
		return 0;
    9808:	e7f2      	b.n	97f0 <cdc_acm_line_ctrl_get+0x12>
	switch (ctrl) {
    980a:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    980e:	4770      	bx	lr

00009810 <cdc_acm_configure>:
}
    9810:	2000      	movs	r0, #0
    9812:	4770      	bx	lr

00009814 <cdc_acm_config_get>:
{
    9814:	b510      	push	{r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    9816:	6903      	ldr	r3, [r0, #16]
	cfg->baudrate = sys_le32_to_cpu(dev_data->line_coding.dwDTERate);
    9818:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    981c:	600a      	str	r2, [r1, #0]
	switch (dev_data->line_coding.bCharFormat) {
    981e:	f893 2098 	ldrb.w	r2, [r3, #152]	; 0x98
    9822:	b16a      	cbz	r2, 9840 <cdc_acm_config_get+0x2c>
    9824:	2a01      	cmp	r2, #1
    9826:	bf0c      	ite	eq
    9828:	2202      	moveq	r2, #2
    982a:	2203      	movne	r2, #3
		cfg->stop_bits = UART_CFG_STOP_BITS_1;
    982c:	714a      	strb	r2, [r1, #5]
	switch (dev_data->line_coding.bParityType) {
    982e:	f893 2099 	ldrb.w	r2, [r3, #153]	; 0x99
    9832:	1e50      	subs	r0, r2, #1
    9834:	2803      	cmp	r0, #3
    9836:	d805      	bhi.n	9844 <cdc_acm_config_get+0x30>
    9838:	e8df f000 	tbb	[pc, r0]
    983c:	05050505 	.word	0x05050505
	switch (dev_data->line_coding.bCharFormat) {
    9840:	2201      	movs	r2, #1
    9842:	e7f3      	b.n	982c <cdc_acm_config_get+0x18>
	switch (dev_data->line_coding.bParityType) {
    9844:	2200      	movs	r2, #0
		cfg->parity = UART_CFG_PARITY_NONE;
    9846:	710a      	strb	r2, [r1, #4]
	switch (dev_data->line_coding.bDataBits) {
    9848:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
    984c:	2b06      	cmp	r3, #6
    984e:	d009      	beq.n	9864 <cdc_acm_config_get+0x50>
    9850:	2b07      	cmp	r3, #7
    9852:	d009      	beq.n	9868 <cdc_acm_config_get+0x54>
    9854:	2b05      	cmp	r3, #5
    9856:	bf0c      	ite	eq
    9858:	2300      	moveq	r3, #0
    985a:	2303      	movne	r3, #3
	cfg->flow_ctrl = UART_CFG_FLOW_CTRL_NONE;
    985c:	2000      	movs	r0, #0
		cfg->data_bits = UART_CFG_DATA_BITS_5;
    985e:	718b      	strb	r3, [r1, #6]
	cfg->flow_ctrl = UART_CFG_FLOW_CTRL_NONE;
    9860:	71c8      	strb	r0, [r1, #7]
}
    9862:	bd10      	pop	{r4, pc}
	switch (dev_data->line_coding.bDataBits) {
    9864:	2301      	movs	r3, #1
    9866:	e7f9      	b.n	985c <cdc_acm_config_get+0x48>
    9868:	2302      	movs	r3, #2
    986a:	e7f7      	b.n	985c <cdc_acm_config_get+0x48>

0000986c <cdc_acm_line_ctrl_set>:
{
    986c:	b508      	push	{r3, lr}
	switch (ctrl) {
    986e:	2940      	cmp	r1, #64	; 0x40
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    9870:	6903      	ldr	r3, [r0, #16]
	switch (ctrl) {
    9872:	d03f      	beq.n	98f4 <cdc_acm_line_ctrl_set+0x88>
    9874:	d813      	bhi.n	989e <cdc_acm_line_ctrl_set+0x32>
    9876:	2910      	cmp	r1, #16
    9878:	d032      	beq.n	98e0 <cdc_acm_line_ctrl_set+0x74>
    987a:	d806      	bhi.n	988a <cdc_acm_line_ctrl_set+0x1e>
    987c:	2901      	cmp	r1, #1
    987e:	d01e      	beq.n	98be <cdc_acm_line_ctrl_set+0x52>
    9880:	2908      	cmp	r1, #8
    9882:	d020      	beq.n	98c6 <cdc_acm_line_ctrl_set+0x5a>
    9884:	f06f 0012 	mvn.w	r0, #18
}
    9888:	bd08      	pop	{r3, pc}
	switch (ctrl) {
    988a:	2920      	cmp	r1, #32
    988c:	d1fa      	bne.n	9884 <cdc_acm_line_ctrl_set+0x18>
		dev_data->serial_state &= ~SERIAL_STATE_BREAK;
    988e:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    9892:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
		if (val) {
    9896:	b352      	cbz	r2, 98ee <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_BREAK;
    9898:	f041 0104 	orr.w	r1, r1, #4
    989c:	e027      	b.n	98ee <cdc_acm_line_ctrl_set+0x82>
	switch (ctrl) {
    989e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    98a2:	d030      	beq.n	9906 <cdc_acm_line_ctrl_set+0x9a>
    98a4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    98a8:	d036      	beq.n	9918 <cdc_acm_line_ctrl_set+0xac>
    98aa:	2980      	cmp	r1, #128	; 0x80
    98ac:	d1ea      	bne.n	9884 <cdc_acm_line_ctrl_set+0x18>
		dev_data->serial_state &= ~SERIAL_STATE_FRAMING;
    98ae:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    98b2:	f001 01ef 	and.w	r1, r1, #239	; 0xef
		if (val) {
    98b6:	b1d2      	cbz	r2, 98ee <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_FRAMING;
    98b8:	f041 0110 	orr.w	r1, r1, #16
    98bc:	e017      	b.n	98ee <cdc_acm_line_ctrl_set+0x82>
	dev_data->line_coding.dwDTERate = sys_cpu_to_le32(baudrate);
    98be:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		return 0;
    98c2:	2000      	movs	r0, #0
    98c4:	e7e0      	b.n	9888 <cdc_acm_line_ctrl_set+0x1c>
		dev_data->serial_state &= ~SERIAL_STATE_RX_CARRIER;
    98c6:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    98ca:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
		if (val) {
    98ce:	b10a      	cbz	r2, 98d4 <cdc_acm_line_ctrl_set+0x68>
			dev_data->serial_state |= SERIAL_STATE_RX_CARRIER;
    98d0:	f041 0101 	orr.w	r1, r1, #1
		dev_data->serial_state &= ~SERIAL_STATE_RX_CARRIER;
    98d4:	f883 109c 	strb.w	r1, [r3, #156]	; 0x9c
		cdc_acm_send_notification(dev, SERIAL_STATE_RX_CARRIER);
    98d8:	2101      	movs	r1, #1
    98da:	f7f9 fc2b 	bl	3134 <cdc_acm_send_notification.isra.0>
		return 0;
    98de:	e7f0      	b.n	98c2 <cdc_acm_line_ctrl_set+0x56>
		dev_data->serial_state &= ~SERIAL_STATE_TX_CARRIER;
    98e0:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    98e4:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
		if (val) {
    98e8:	b10a      	cbz	r2, 98ee <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_TX_CARRIER;
    98ea:	f041 0102 	orr.w	r1, r1, #2
		dev_data->serial_state &= ~SERIAL_STATE_OVER_RUN;
    98ee:	f883 109c 	strb.w	r1, [r3, #156]	; 0x9c
		cdc_acm_send_notification(dev, dev_data->serial_state);
    98f2:	e7f2      	b.n	98da <cdc_acm_line_ctrl_set+0x6e>
		dev_data->serial_state &= ~SERIAL_STATE_RING_SIGNAL;
    98f4:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    98f8:	f001 01f7 	and.w	r1, r1, #247	; 0xf7
		if (val) {
    98fc:	2a00      	cmp	r2, #0
    98fe:	d0f6      	beq.n	98ee <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_RING_SIGNAL;
    9900:	f041 0108 	orr.w	r1, r1, #8
    9904:	e7f3      	b.n	98ee <cdc_acm_line_ctrl_set+0x82>
		dev_data->serial_state &= ~SERIAL_STATE_PARITY;
    9906:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    990a:	f001 01df 	and.w	r1, r1, #223	; 0xdf
		if (val) {
    990e:	2a00      	cmp	r2, #0
    9910:	d0ed      	beq.n	98ee <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_PARITY;
    9912:	f041 0120 	orr.w	r1, r1, #32
    9916:	e7ea      	b.n	98ee <cdc_acm_line_ctrl_set+0x82>
		dev_data->serial_state &= ~SERIAL_STATE_OVER_RUN;
    9918:	f893 109c 	ldrb.w	r1, [r3, #156]	; 0x9c
    991c:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
		if (val) {
    9920:	2a00      	cmp	r2, #0
    9922:	d0e4      	beq.n	98ee <cdc_acm_line_ctrl_set+0x82>
			dev_data->serial_state |= SERIAL_STATE_OVER_RUN;
    9924:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    9928:	e7e1      	b.n	98ee <cdc_acm_line_ctrl_set+0x82>

0000992a <cdc_acm_fifo_read>:
{
    992a:	b570      	push	{r4, r5, r6, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    992c:	6904      	ldr	r4, [r0, #16]
{
    992e:	4605      	mov	r5, r0
	len = ring_buf_get(dev_data->rx_ringbuf, rx_data, size);
    9930:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    9934:	f7ff fe98 	bl	9668 <ring_buf_get>
	if (ring_buf_is_empty(dev_data->rx_ringbuf)) {
    9938:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
    993c:	691a      	ldr	r2, [r3, #16]
    993e:	6899      	ldr	r1, [r3, #8]
    9940:	4291      	cmp	r1, r2
		dev_data->rx_ready = false;
    9942:	bf04      	itt	eq
    9944:	2200      	moveq	r2, #0
    9946:	f884 2049 	strbeq.w	r2, [r4, #73]	; 0x49
	if (dev_data->rx_paused == true) {
    994a:	f894 20a0 	ldrb.w	r2, [r4, #160]	; 0xa0
	len = ring_buf_get(dev_data->rx_ringbuf, rx_data, size);
    994e:	4606      	mov	r6, r0
	if (dev_data->rx_paused == true) {
    9950:	b19a      	cbz	r2, 997a <cdc_acm_fifo_read+0x50>
	return buf->size - (buf->put_head - buf->get_tail);
    9952:	685a      	ldr	r2, [r3, #4]
    9954:	6959      	ldr	r1, [r3, #20]
    9956:	69db      	ldr	r3, [r3, #28]
    9958:	1a52      	subs	r2, r2, r1
    995a:	1a9b      	subs	r3, r3, r2
		if (ring_buf_space_get(dev_data->rx_ringbuf) >= CDC_ACM_BUFFER_SIZE) {
    995c:	2b3f      	cmp	r3, #63	; 0x3f
    995e:	d90c      	bls.n	997a <cdc_acm_fifo_read+0x50>
			if (dev_data->configured) {
    9960:	f894 309e 	ldrb.w	r3, [r4, #158]	; 0x9e
    9964:	b133      	cbz	r3, 9974 <cdc_acm_fifo_read+0x4a>
				cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr, 0, dev_data);
    9966:	686b      	ldr	r3, [r5, #4]
    9968:	6a1b      	ldr	r3, [r3, #32]
    996a:	4622      	mov	r2, r4
    996c:	7b18      	ldrb	r0, [r3, #12]
    996e:	2100      	movs	r1, #0
    9970:	f7f9 fc02 	bl	3178 <cdc_acm_read_cb>
			dev_data->rx_paused = false;
    9974:	2300      	movs	r3, #0
    9976:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
}
    997a:	4630      	mov	r0, r6
    997c:	bd70      	pop	{r4, r5, r6, pc}

0000997e <cdc_acm_poll_in>:
{
    997e:	b508      	push	{r3, lr}
	int ret = cdc_acm_fifo_read(dev, c, 1);
    9980:	2201      	movs	r2, #1
    9982:	f7ff ffd2 	bl	992a <cdc_acm_fifo_read>
}
    9986:	3801      	subs	r0, #1
    9988:	bf18      	it	ne
    998a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    998e:	bd08      	pop	{r3, pc}

00009990 <abort_function>:
{
    9990:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    9992:	2000      	movs	r0, #0
    9994:	f7f8 fa58 	bl	1e48 <sys_reboot>

00009998 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    9998:	f000 bbdd 	b.w	a156 <z_fatal_error>

0000999c <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    999c:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    999e:	6800      	ldr	r0, [r0, #0]
    99a0:	f000 bbd9 	b.w	a156 <z_fatal_error>

000099a4 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    99a4:	2100      	movs	r1, #0
    99a6:	2001      	movs	r0, #1
    99a8:	f7ff bff6 	b.w	9998 <z_arm_fatal_error>

000099ac <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    99ac:	b508      	push	{r3, lr}
	handler();
    99ae:	f7f9 fdcb 	bl	3548 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    99b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    99b6:	f7f9 bea3 	b.w	3700 <z_arm_exc_exit>

000099ba <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    99ba:	4603      	mov	r3, r0
	size_t n = 0;
    99bc:	2000      	movs	r0, #0

	while (*s != '\0') {
    99be:	5c1a      	ldrb	r2, [r3, r0]
    99c0:	b902      	cbnz	r2, 99c4 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    99c2:	4770      	bx	lr
		n++;
    99c4:	3001      	adds	r0, #1
    99c6:	e7fa      	b.n	99be <strlen+0x4>

000099c8 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    99c8:	4603      	mov	r3, r0
	size_t n = 0;
    99ca:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    99cc:	5c1a      	ldrb	r2, [r3, r0]
    99ce:	b10a      	cbz	r2, 99d4 <strnlen+0xc>
    99d0:	4288      	cmp	r0, r1
    99d2:	d100      	bne.n	99d6 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    99d4:	4770      	bx	lr
		n++;
    99d6:	3001      	adds	r0, #1
    99d8:	e7f8      	b.n	99cc <strnlen+0x4>

000099da <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    99da:	b510      	push	{r4, lr}
    99dc:	1e43      	subs	r3, r0, #1
    99de:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    99e0:	4291      	cmp	r1, r2
    99e2:	d100      	bne.n	99e6 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    99e4:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    99e6:	f811 4b01 	ldrb.w	r4, [r1], #1
    99ea:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    99ee:	e7f7      	b.n	99e0 <memcpy+0x6>

000099f0 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    99f0:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    99f2:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    99f4:	4603      	mov	r3, r0
	while (n > 0) {
    99f6:	4293      	cmp	r3, r2
    99f8:	d100      	bne.n	99fc <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    99fa:	4770      	bx	lr
		*(d_byte++) = c_byte;
    99fc:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    9a00:	e7f9      	b.n	99f6 <memset+0x6>

00009a02 <_stdout_hook_default>:
}
    9a02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    9a06:	4770      	bx	lr

00009a08 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    9a08:	2806      	cmp	r0, #6
    9a0a:	d108      	bne.n	9a1e <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    9a0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9a10:	2201      	movs	r2, #1
    9a12:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    9a16:	f3bf 8f4f 	dsb	sy
        __WFE();
    9a1a:	bf20      	wfe
    while (true)
    9a1c:	e7fd      	b.n	9a1a <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    9a1e:	4770      	bx	lr

00009a20 <pm_state_exit_post_ops>:
    9a20:	2300      	movs	r3, #0
    9a22:	f383 8811 	msr	BASEPRI, r3
    9a26:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    9a2a:	4770      	bx	lr

00009a2c <ep_ctx_reset>:
{
    9a2c:	b510      	push	{r4, lr}
	ep_ctx->buf.data = ep_ctx->buf.block.data;
    9a2e:	6903      	ldr	r3, [r0, #16]
	ep_ctx->buf.curr = ep_ctx->buf.data;
    9a30:	e9c0 3305 	strd	r3, r3, [r0, #20]
	ep_ctx->buf.len  = 0U;
    9a34:	2300      	movs	r3, #0
    9a36:	60c3      	str	r3, [r0, #12]
	if (ep_ctx->write_in_progress) {
    9a38:	7f83      	ldrb	r3, [r0, #30]
{
    9a3a:	4604      	mov	r4, r0
	if (ep_ctx->write_in_progress) {
    9a3c:	b113      	cbz	r3, 9a44 <ep_ctx_reset+0x18>
		nrfx_usbd_ep_abort(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    9a3e:	7a40      	ldrb	r0, [r0, #9]
    9a40:	f000 fb6e 	bl	a120 <nrfx_usbd_ep_abort>
	ep_ctx->read_complete = true;
    9a44:	2301      	movs	r3, #1
    9a46:	7723      	strb	r3, [r4, #28]
	ep_ctx->read_pending = false;
    9a48:	2300      	movs	r3, #0
    9a4a:	7763      	strb	r3, [r4, #29]
	ep_ctx->trans_zlp = false;
    9a4c:	77e3      	strb	r3, [r4, #31]
	ep_ctx->write_in_progress = false;
    9a4e:	77a3      	strb	r3, [r4, #30]
}
    9a50:	bd10      	pop	{r4, pc}

00009a52 <k_mutex_lock.constprop.0.isra.0>:
	return z_impl_k_mutex_lock(mutex, timeout);
    9a52:	f7fe b87d 	b.w	7b50 <z_impl_k_mutex_lock>

00009a56 <k_mutex_unlock.isra.0>:
	return z_impl_k_mutex_unlock(mutex);
    9a56:	f7fe b8f5 	b.w	7c44 <z_impl_k_mutex_unlock>

00009a5a <usb_dc_ep_check_cap>:
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    9a5a:	7803      	ldrb	r3, [r0, #0]
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    9a5c:	7901      	ldrb	r1, [r0, #4]
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    9a5e:	f003 020f 	and.w	r2, r3, #15
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    9a62:	b921      	cbnz	r1, 9a6e <usb_dc_ep_check_cap+0x14>
    9a64:	3a00      	subs	r2, #0
    9a66:	bf18      	it	ne
    9a68:	2201      	movne	r2, #1
    9a6a:	4250      	negs	r0, r2
    9a6c:	4770      	bx	lr
	if (!NRF_USBD_EP_VALIDATE(ep_cfg->ep_addr)) {
    9a6e:	2a08      	cmp	r2, #8
    9a70:	d806      	bhi.n	9a80 <usb_dc_ep_check_cap+0x26>
	if ((ep_cfg->ep_type == USB_DC_EP_ISOCHRONOUS) &&
    9a72:	2901      	cmp	r1, #1
    9a74:	d107      	bne.n	9a86 <usb_dc_ep_check_cap+0x2c>
    9a76:	f083 0008 	eor.w	r0, r3, #8
    9a7a:	f340 00c0 	sbfx	r0, r0, #3, #1
    9a7e:	4770      	bx	lr
		return -1;
    9a80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    9a84:	4770      	bx	lr
	return 0;
    9a86:	2000      	movs	r0, #0
}
    9a88:	4770      	bx	lr

00009a8a <usb_dc_ep_disable>:
{
    9a8a:	b538      	push	{r3, r4, r5, lr}
    9a8c:	4604      	mov	r4, r0
	ep_ctx = endpoint_ctx(ep);
    9a8e:	f7fa f92b 	bl	3ce8 <endpoint_ctx>
	if (!ep_ctx) {
    9a92:	4605      	mov	r5, r0
    9a94:	b160      	cbz	r0, 9ab0 <usb_dc_ep_disable+0x26>
	if (!ep_ctx->cfg.en) {
    9a96:	7a03      	ldrb	r3, [r0, #8]
    9a98:	b16b      	cbz	r3, 9ab6 <usb_dc_ep_disable+0x2c>
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
    9a9a:	4620      	mov	r0, r4
	ep_ctx->write_in_progress = false;
    9a9c:	2400      	movs	r4, #0
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
    9a9e:	f7fd fd4f 	bl	7540 <nrfx_usbd_ep_disable>
	ep_ctx_reset(ep_ctx);
    9aa2:	4628      	mov	r0, r5
	ep_ctx->write_in_progress = false;
    9aa4:	77ac      	strb	r4, [r5, #30]
	ep_ctx_reset(ep_ctx);
    9aa6:	f7ff ffc1 	bl	9a2c <ep_ctx_reset>
	ep_ctx->cfg.en = false;
    9aaa:	722c      	strb	r4, [r5, #8]
	return 0;
    9aac:	4620      	mov	r0, r4
}
    9aae:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    9ab0:	f06f 0015 	mvn.w	r0, #21
    9ab4:	e7fb      	b.n	9aae <usb_dc_ep_disable+0x24>
		return -EALREADY;
    9ab6:	f06f 0077 	mvn.w	r0, #119	; 0x77
    9aba:	e7f8      	b.n	9aae <usb_dc_ep_disable+0x24>

00009abc <usb_dc_ep_read>:
{
    9abc:	b570      	push	{r4, r5, r6, lr}
    9abe:	4604      	mov	r4, r0
    9ac0:	460e      	mov	r6, r1
    9ac2:	4615      	mov	r5, r2
	ret = usb_dc_ep_read_wait(ep, data, max_data_len, read_bytes);
    9ac4:	f7fa fdf2 	bl	46ac <usb_dc_ep_read_wait>
	if (ret) {
    9ac8:	b930      	cbnz	r0, 9ad8 <usb_dc_ep_read+0x1c>
	if (!data && !max_data_len) {
    9aca:	b906      	cbnz	r6, 9ace <usb_dc_ep_read+0x12>
    9acc:	b125      	cbz	r5, 9ad8 <usb_dc_ep_read+0x1c>
	ret = usb_dc_ep_read_continue(ep);
    9ace:	4620      	mov	r0, r4
}
    9ad0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ret = usb_dc_ep_read_continue(ep);
    9ad4:	f7fa be32 	b.w	473c <usb_dc_ep_read_continue>
}
    9ad8:	bd70      	pop	{r4, r5, r6, pc}

00009ada <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    9ada:	6903      	ldr	r3, [r0, #16]
    9adc:	b2c9      	uxtb	r1, r1
    9ade:	220c      	movs	r2, #12
    9ae0:	fb01 3302 	mla	r3, r1, r2, r3
    9ae4:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    9ae6:	f000 0007 	and.w	r0, r0, #7
    9aea:	4770      	bx	lr

00009aec <set_on_state>:
	__asm__ volatile(
    9aec:	f04f 0320 	mov.w	r3, #32
    9af0:	f3ef 8211 	mrs	r2, BASEPRI
    9af4:	f383 8812 	msr	BASEPRI_MAX, r3
    9af8:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    9afc:	6803      	ldr	r3, [r0, #0]
    9afe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    9b02:	f043 0302 	orr.w	r3, r3, #2
    9b06:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    9b08:	f382 8811 	msr	BASEPRI, r2
    9b0c:	f3bf 8f6f 	isb	sy
}
    9b10:	4770      	bx	lr

00009b12 <stop>:
{
    9b12:	b570      	push	{r4, r5, r6, lr}
    9b14:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    9b16:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    9b18:	f04f 0420 	mov.w	r4, #32
    9b1c:	f3ef 8511 	mrs	r5, BASEPRI
    9b20:	f384 8812 	msr	BASEPRI_MAX, r4
    9b24:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    9b28:	260c      	movs	r6, #12
    9b2a:	fb06 3401 	mla	r4, r6, r1, r3
    9b2e:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    9b30:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    9b34:	d008      	beq.n	9b48 <stop+0x36>
    9b36:	42a2      	cmp	r2, r4
    9b38:	d006      	beq.n	9b48 <stop+0x36>
	__asm__ volatile(
    9b3a:	f385 8811 	msr	BASEPRI, r5
    9b3e:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    9b42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    9b46:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    9b48:	fb06 3301 	mla	r3, r6, r1, r3
    9b4c:	2201      	movs	r2, #1
    9b4e:	641a      	str	r2, [r3, #64]	; 0x40
    9b50:	f385 8811 	msr	BASEPRI, r5
    9b54:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    9b58:	6843      	ldr	r3, [r0, #4]
    9b5a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    9b5e:	685b      	ldr	r3, [r3, #4]
    9b60:	4798      	blx	r3
	return 0;
    9b62:	2000      	movs	r0, #0
    9b64:	e7ef      	b.n	9b46 <stop+0x34>

00009b66 <api_stop>:
	return stop(dev, subsys, CTX_API);
    9b66:	2280      	movs	r2, #128	; 0x80
    9b68:	f7ff bfd3 	b.w	9b12 <stop>

00009b6c <async_start>:
{
    9b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9b6e:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    9b70:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    9b72:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    9b74:	f04f 0520 	mov.w	r5, #32
    9b78:	f3ef 8611 	mrs	r6, BASEPRI
    9b7c:	f385 8812 	msr	BASEPRI_MAX, r5
    9b80:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    9b84:	250c      	movs	r5, #12
    9b86:	fb05 4401 	mla	r4, r5, r1, r4
    9b8a:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    9b8c:	f005 0c07 	and.w	ip, r5, #7
    9b90:	f1bc 0f01 	cmp.w	ip, #1
    9b94:	d10c      	bne.n	9bb0 <async_start+0x44>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    9b96:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    9b98:	f386 8811 	msr	BASEPRI, r6
    9b9c:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    9ba0:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    9ba4:	6843      	ldr	r3, [r0, #4]
    9ba6:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    9baa:	4798      	blx	r3
	return 0;
    9bac:	2000      	movs	r0, #0
}
    9bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    9bb0:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    9bb4:	42af      	cmp	r7, r5
    9bb6:	f386 8811 	msr	BASEPRI, r6
    9bba:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    9bbe:	bf0c      	ite	eq
    9bc0:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    9bc4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    9bc8:	e7f1      	b.n	9bae <async_start+0x42>

00009bca <api_start>:
{
    9bca:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    9bcc:	2480      	movs	r4, #128	; 0x80
    9bce:	9400      	str	r4, [sp, #0]
    9bd0:	f7ff ffcc 	bl	9b6c <async_start>
}
    9bd4:	b002      	add	sp, #8
    9bd6:	bd10      	pop	{r4, pc}

00009bd8 <onoff_started_callback>:
{
    9bd8:	b410      	push	{r4}
	return &data->mgr[type];
    9bda:	6900      	ldr	r0, [r0, #16]
    9bdc:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    9bde:	241c      	movs	r4, #28
    9be0:	fb03 0004 	mla	r0, r3, r4, r0
    9be4:	2100      	movs	r1, #0
}
    9be6:	bc10      	pop	{r4}
	notify(mgr, 0);
    9be8:	4710      	bx	r2

00009bea <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    9bea:	2000      	movs	r0, #0
    9bec:	f000 b90a 	b.w	9e04 <nrfx_clock_start>

00009bf0 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    9bf0:	2000      	movs	r0, #0
    9bf2:	f000 b943 	b.w	9e7c <nrfx_clock_stop>

00009bf6 <blocking_start_callback>:
{
    9bf6:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    9bf8:	f7fe b894 	b.w	7d24 <z_impl_k_sem_give>

00009bfc <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9bfc:	6843      	ldr	r3, [r0, #4]
    9bfe:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    9c00:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    9c04:	600b      	str	r3, [r1, #0]
}
    9c06:	2000      	movs	r0, #0
    9c08:	4770      	bx	lr

00009c0a <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9c0a:	6843      	ldr	r3, [r0, #4]
    9c0c:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    9c0e:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    9c12:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    9c16:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    9c1a:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    9c1e:	2000      	movs	r0, #0
    9c20:	4770      	bx	lr

00009c22 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9c22:	6843      	ldr	r3, [r0, #4]
    9c24:	685b      	ldr	r3, [r3, #4]
}
    9c26:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    9c28:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    9c2c:	4770      	bx	lr

00009c2e <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9c2e:	6843      	ldr	r3, [r0, #4]
    9c30:	685b      	ldr	r3, [r3, #4]
}
    9c32:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    9c34:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    9c38:	4770      	bx	lr

00009c3a <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9c3a:	6843      	ldr	r3, [r0, #4]
    9c3c:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    9c3e:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	const uint32_t set_mask = value & mask;
    9c42:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    9c46:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    9c48:	f8c2 0508 	str.w	r0, [r2, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    9c4c:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    9c50:	2000      	movs	r0, #0
    9c52:	4770      	bx	lr

00009c54 <gpio_nrfx_manage_callback>:
{
    9c54:	b510      	push	{r4, lr}
	return port->data;
    9c56:	6903      	ldr	r3, [r0, #16]
	return list->head;
    9c58:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    9c5a:	b1f8      	cbz	r0, 9c9c <gpio_nrfx_manage_callback+0x48>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    9c5c:	4288      	cmp	r0, r1
    9c5e:	d119      	bne.n	9c94 <gpio_nrfx_manage_callback+0x40>
Z_GENLIST_REMOVE(slist, snode)
    9c60:	689c      	ldr	r4, [r3, #8]
	return node->next;
    9c62:	6808      	ldr	r0, [r1, #0]
	list->head = node;
    9c64:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    9c66:	42a1      	cmp	r1, r4
    9c68:	d100      	bne.n	9c6c <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    9c6a:	6098      	str	r0, [r3, #8]
	parent->next = child;
    9c6c:	2000      	movs	r0, #0
    9c6e:	6008      	str	r0, [r1, #0]
	if (set) {
    9c70:	b12a      	cbz	r2, 9c7e <gpio_nrfx_manage_callback+0x2a>
	return list->head;
    9c72:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    9c74:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    9c76:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    9c78:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    9c7a:	b902      	cbnz	r2, 9c7e <gpio_nrfx_manage_callback+0x2a>
	list->tail = node;
    9c7c:	6099      	str	r1, [r3, #8]
	return 0;
    9c7e:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    9c80:	e010      	b.n	9ca4 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    9c82:	4281      	cmp	r1, r0
    9c84:	d106      	bne.n	9c94 <gpio_nrfx_manage_callback+0x40>
	return node->next;
    9c86:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    9c88:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    9c8a:	6898      	ldr	r0, [r3, #8]
    9c8c:	4281      	cmp	r1, r0
    9c8e:	d1ed      	bne.n	9c6c <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    9c90:	609c      	str	r4, [r3, #8]
}
    9c92:	e7eb      	b.n	9c6c <gpio_nrfx_manage_callback+0x18>
	return node->next;
    9c94:	4604      	mov	r4, r0
    9c96:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    9c98:	2800      	cmp	r0, #0
    9c9a:	d1f2      	bne.n	9c82 <gpio_nrfx_manage_callback+0x2e>
			if (!set) {
    9c9c:	2a00      	cmp	r2, #0
    9c9e:	d1e8      	bne.n	9c72 <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    9ca0:	f06f 0015 	mvn.w	r0, #21
}
    9ca4:	bd10      	pop	{r4, pc}

00009ca6 <z_impl_hwinfo_get_device_id>:
struct nrf_uid {
	uint32_t id[2];
};

ssize_t z_impl_hwinfo_get_device_id(uint8_t *buffer, size_t length)
{
    9ca6:	b513      	push	{r0, r1, r4, lr}
NRF_STATIC_INLINE uint32_t nrf_ficr_deviceid_get(NRF_FICR_Type const * p_reg, uint32_t reg_id)
{
#if defined(FICR_INFO_DEVICEID_DEVICEID_Msk)
    return p_reg->INFO.DEVICEID[reg_id];
#else
    return p_reg->DEVICEID[reg_id];
    9ca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	soc_secure_read_deviceid(deviceid);

	dev_id.id[0] = sys_cpu_to_be32(deviceid[1]);
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);

	if (length > sizeof(dev_id.id)) {
    9cac:	2908      	cmp	r1, #8
    9cae:	6e13      	ldr	r3, [r2, #96]	; 0x60
    9cb0:	6e52      	ldr	r2, [r2, #100]	; 0x64
    9cb2:	bf28      	it	cs
    9cb4:	2108      	movcs	r1, #8
    9cb6:	ba12      	rev	r2, r2
	dev_id.id[0] = sys_cpu_to_be32(deviceid[1]);
    9cb8:	9200      	str	r2, [sp, #0]
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
    9cba:	ba1b      	rev	r3, r3
	if (length > sizeof(dev_id.id)) {
    9cbc:	460c      	mov	r4, r1
		length = sizeof(dev_id.id);
	}

	memcpy(buffer, dev_id.id, length);
    9cbe:	460a      	mov	r2, r1
    9cc0:	4669      	mov	r1, sp
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
    9cc2:	9301      	str	r3, [sp, #4]
	memcpy(buffer, dev_id.id, length);
    9cc4:	f7ff fe89 	bl	99da <memcpy>

	return length;
}
    9cc8:	4620      	mov	r0, r4
    9cca:	b002      	add	sp, #8
    9ccc:	bd10      	pop	{r4, pc}

00009cce <i2c_nrfx_twim_configure>:
	if (I2C_ADDR_10_BITS & i2c_config) {
    9cce:	07ca      	lsls	r2, r1, #31
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
    9cd0:	6843      	ldr	r3, [r0, #4]
	if (I2C_ADDR_10_BITS & i2c_config) {
    9cd2:	d405      	bmi.n	9ce0 <i2c_nrfx_twim_configure+0x12>
	switch (I2C_SPEED_GET(i2c_config)) {
    9cd4:	f3c1 0142 	ubfx	r1, r1, #1, #3
    9cd8:	2901      	cmp	r1, #1
    9cda:	d004      	beq.n	9ce6 <i2c_nrfx_twim_configure+0x18>
    9cdc:	2902      	cmp	r1, #2
    9cde:	d009      	beq.n	9cf4 <i2c_nrfx_twim_configure+0x26>
    9ce0:	f06f 0015 	mvn.w	r0, #21
}
    9ce4:	4770      	bx	lr
		nrf_twim_frequency_set(dev_config->twim.p_twim,
    9ce6:	681b      	ldr	r3, [r3, #0]
    p_reg->FREQUENCY = frequency;
    9ce8:	f04f 72cc 	mov.w	r2, #26738688	; 0x1980000
    9cec:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
	return 0;
    9cf0:	2000      	movs	r0, #0
    9cf2:	4770      	bx	lr
		nrf_twim_frequency_set(dev_config->twim.p_twim,
    9cf4:	681b      	ldr	r3, [r3, #0]
    9cf6:	f04f 62c8 	mov.w	r2, #104857600	; 0x6400000
    9cfa:	e7f7      	b.n	9cec <i2c_nrfx_twim_configure+0x1e>

00009cfc <irq_connect0>:
		      POST_KERNEL,					       \
		      CONFIG_I2C_INIT_PRIORITY,				       \
		      &i2c_nrfx_twim_driver_api)

#ifdef CONFIG_I2C_0_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(0);
    9cfc:	2200      	movs	r2, #0
    9cfe:	2101      	movs	r1, #1
    9d00:	2003      	movs	r0, #3
    9d02:	f7f9 bc09 	b.w	3518 <z_arm_irq_priority_set>

00009d06 <pinctrl_apply_state.constprop.0>:
 *
 * @retval 0 If succeeded.
 * @retval -ENOENT If given state id does not exist.
 * @retval -errno Negative errno for other failures.
 */
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
    9d06:	b513      	push	{r0, r1, r4, lr}
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    9d08:	2100      	movs	r1, #0
    9d0a:	aa01      	add	r2, sp, #4
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
    9d0c:	4604      	mov	r4, r0
	ret = pinctrl_lookup_state(config, id, &state);
    9d0e:	f000 f80a 	bl	9d26 <pinctrl_lookup_state>
	if (ret < 0) {
    9d12:	2800      	cmp	r0, #0
    9d14:	db05      	blt.n	9d22 <pinctrl_apply_state.constprop.0+0x1c>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    9d16:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    9d18:	6822      	ldr	r2, [r4, #0]
    9d1a:	7919      	ldrb	r1, [r3, #4]
    9d1c:	6818      	ldr	r0, [r3, #0]
    9d1e:	f7fb f97b 	bl	5018 <pinctrl_configure_pins>
}
    9d22:	b002      	add	sp, #8
    9d24:	bd10      	pop	{r4, pc}

00009d26 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    9d26:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    9d28:	6843      	ldr	r3, [r0, #4]
    9d2a:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    9d2c:	7a05      	ldrb	r5, [r0, #8]
    9d2e:	6844      	ldr	r4, [r0, #4]
    9d30:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    9d34:	42a3      	cmp	r3, r4
    9d36:	d302      	bcc.n	9d3e <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
    9d38:	f06f 0001 	mvn.w	r0, #1
}
    9d3c:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    9d3e:	795c      	ldrb	r4, [r3, #5]
    9d40:	428c      	cmp	r4, r1
    9d42:	d001      	beq.n	9d48 <pinctrl_lookup_state+0x22>
		(*state)++;
    9d44:	3308      	adds	r3, #8
    9d46:	e7f0      	b.n	9d2a <pinctrl_lookup_state+0x4>
			return 0;
    9d48:	2000      	movs	r0, #0
    9d4a:	e7f7      	b.n	9d3c <pinctrl_lookup_state+0x16>

00009d4c <as5600_get>:
	return err;
}

static int as5600_get(const struct device *dev, enum sensor_channel chan,
			struct sensor_value *val)
{
    9d4c:	b510      	push	{r4, lr}
	struct as5600_dev_data *dev_data = dev->data;

	if (chan == SENSOR_CHAN_ROTATION) {
    9d4e:	2922      	cmp	r1, #34	; 0x22
	struct as5600_dev_data *dev_data = dev->data;
    9d50:	6904      	ldr	r4, [r0, #16]
	if (chan == SENSOR_CHAN_ROTATION) {
    9d52:	d10c      	bne.n	9d6e <as5600_get+0x22>
		val->val1 = ((int32_t)dev_data->position * AS5600_FULL_ANGLE) /
    9d54:	8823      	ldrh	r3, [r4, #0]
    9d56:	f44f 70b4 	mov.w	r0, #360	; 0x168
    9d5a:	4343      	muls	r3, r0
    9d5c:	131b      	asrs	r3, r3, #12
    9d5e:	6013      	str	r3, [r2, #0]
							AS5600_PULSES_PER_REV;

		val->val2 = ((int32_t)dev_data->position * AS5600_FULL_ANGLE) -
    9d60:	8821      	ldrh	r1, [r4, #0]
    9d62:	4341      	muls	r1, r0
    9d64:	eba1 3303 	sub.w	r3, r1, r3, lsl #12
    9d68:	6053      	str	r3, [r2, #4]
					(val->val1 * AS5600_PULSES_PER_REV);
	} else {
		return -ENOTSUP;
	}

	return 0;
    9d6a:	2000      	movs	r0, #0
}
    9d6c:	bd10      	pop	{r4, pc}
		return -ENOTSUP;
    9d6e:	f06f 0085 	mvn.w	r0, #133	; 0x85
    9d72:	e7fb      	b.n	9d6c <as5600_get+0x20>

00009d74 <as5600_initialize>:

static int as5600_initialize(const struct device *dev)
{
	struct as5600_dev_data *const dev_data = dev->data;
    9d74:	6903      	ldr	r3, [r0, #16]

	dev_data->position = 0;
    9d76:	2000      	movs	r0, #0
    9d78:	8018      	strh	r0, [r3, #0]

	LOG_INF("Device %s initialized", dev->name);

	return 0;
}
    9d7a:	4770      	bx	lr

00009d7c <as5600_fetch>:
{
    9d7c:	b530      	push	{r4, r5, lr}
    9d7e:	b089      	sub	sp, #36	; 0x24
	const struct as5600_dev_cfg *dev_cfg = dev->config;
    9d80:	6843      	ldr	r3, [r0, #4]
	struct as5600_dev_data *dev_data = dev->data;
    9d82:	6904      	ldr	r4, [r0, #16]
 */
static inline int i2c_write_read_dt(const struct i2c_dt_spec *spec,
				    const void *write_buf, size_t num_write,
				    void *read_buf, size_t num_read)
{
	return i2c_write_read(spec->bus, spec->addr,
    9d84:	6818      	ldr	r0, [r3, #0]
    9d86:	889b      	ldrh	r3, [r3, #4]
	uint8_t angle_reg = AS5600_ANGLE_REGISTER_H;
    9d88:	210e      	movs	r1, #14
	uint8_t read_data[2] = {0, 0};
    9d8a:	2200      	movs	r2, #0
	uint8_t angle_reg = AS5600_ANGLE_REGISTER_H;
    9d8c:	f88d 1003 	strb.w	r1, [sp, #3]
	msg[0].buf = (uint8_t *)write_buf;
    9d90:	f10d 0103 	add.w	r1, sp, #3
	uint8_t read_data[2] = {0, 0};
    9d94:	f8ad 2004 	strh.w	r2, [sp, #4]
    9d98:	9102      	str	r1, [sp, #8]
	msg[0].flags = I2C_MSG_WRITE;
    9d9a:	f88d 2010 	strb.w	r2, [sp, #16]
	msg[0].len = num_write;
    9d9e:	2101      	movs	r1, #1
	msg[1].buf = (uint8_t *)read_buf;
    9da0:	aa01      	add	r2, sp, #4
	msg[0].len = num_write;
    9da2:	9103      	str	r1, [sp, #12]
	msg[1].buf = (uint8_t *)read_buf;
    9da4:	9205      	str	r2, [sp, #20]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    9da6:	2107      	movs	r1, #7
	msg[1].len = num_read;
    9da8:	2202      	movs	r2, #2
    9daa:	9206      	str	r2, [sp, #24]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    9dac:	f88d 101c 	strb.w	r1, [sp, #28]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
    9db0:	6881      	ldr	r1, [r0, #8]
    9db2:	688d      	ldr	r5, [r1, #8]
    9db4:	a902      	add	r1, sp, #8
    9db6:	47a8      	blx	r5
	if (!err) {
    9db8:	b918      	cbnz	r0, 9dc2 <as5600_fetch+0x46>
		dev_data->position = ((uint16_t)read_data[0] << 8) | read_data[1];
    9dba:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    9dbe:	ba5b      	rev16	r3, r3
    9dc0:	8023      	strh	r3, [r4, #0]
}
    9dc2:	b009      	add	sp, #36	; 0x24
    9dc4:	bd30      	pop	{r4, r5, pc}

00009dc6 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    9dc6:	4770      	bx	lr

00009dc8 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    9dc8:	f100 0350 	add.w	r3, r0, #80	; 0x50
    9dcc:	009b      	lsls	r3, r3, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    9dce:	b29b      	uxth	r3, r3
    9dd0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    9dd4:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    9dd8:	2200      	movs	r2, #0
    9dda:	601a      	str	r2, [r3, #0]
    9ddc:	681b      	ldr	r3, [r3, #0]
}
    9dde:	4770      	bx	lr

00009de0 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    9de0:	b508      	push	{r3, lr}

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    9de2:	2000      	movs	r0, #0
    9de4:	f7f9 ff60 	bl	3ca8 <sys_arch_reboot>

00009de8 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    9de8:	f7fe be56 	b.w	8a98 <nrf_cc3xx_platform_init_no_rng>

00009dec <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(void)
{
    9dec:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    9dee:	f7f9 fa57 	bl	32a0 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    9df2:	f7f9 fb2b 	bl	344c <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal();
	return res;
}
    9df6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    9dfa:	f7fe be4d 	b.w	8a98 <nrf_cc3xx_platform_init_no_rng>

00009dfe <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    9dfe:	4700      	bx	r0

00009e00 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    9e00:	f000 bc3d 	b.w	a67e <z_impl_k_busy_wait>

00009e04 <nrfx_clock_start>:
{
    9e04:	b508      	push	{r3, lr}
    switch (domain)
    9e06:	b110      	cbz	r0, 9e0e <nrfx_clock_start+0xa>
    9e08:	2801      	cmp	r0, #1
    9e0a:	d02c      	beq.n	9e66 <nrfx_clock_start+0x62>
}
    9e0c:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    9e0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    9e12:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    9e16:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    9e1a:	03c8      	lsls	r0, r1, #15
    9e1c:	d40b      	bmi.n	9e36 <nrfx_clock_start+0x32>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    9e1e:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    9e22:	07d9      	lsls	r1, r3, #31
    9e24:	d50f      	bpl.n	9e46 <nrfx_clock_start+0x42>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    9e26:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    9e2a:	079b      	lsls	r3, r3, #30
    9e2c:	d408      	bmi.n	9e40 <nrfx_clock_start+0x3c>
    p_reg->INTENSET = mask;
    9e2e:	2302      	movs	r3, #2
    9e30:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    9e34:	e7ea      	b.n	9e0c <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    9e36:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    9e3a:	2b01      	cmp	r3, #1
    9e3c:	d004      	beq.n	9e48 <nrfx_clock_start+0x44>
    9e3e:	b113      	cbz	r3, 9e46 <nrfx_clock_start+0x42>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    9e40:	2000      	movs	r0, #0
    9e42:	f7fb fd0b 	bl	585c <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    9e46:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    9e48:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    9e4c:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9e50:	2300      	movs	r3, #0
    9e52:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    9e56:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    9e5a:	2302      	movs	r3, #2
    9e5c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9e60:	2301      	movs	r3, #1
    9e62:	6093      	str	r3, [r2, #8]
}
    9e64:	e7d2      	b.n	9e0c <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9e66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9e6a:	2200      	movs	r2, #0
    9e6c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    9e70:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    9e74:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9e78:	6018      	str	r0, [r3, #0]
}
    9e7a:	e7c7      	b.n	9e0c <nrfx_clock_start+0x8>

00009e7c <nrfx_clock_stop>:
    clock_stop(domain);
    9e7c:	f7fb bcee 	b.w	585c <clock_stop>

00009e80 <nrf_gpio_reconfigure>:
{
    9e80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    9e82:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9e84:	a801      	add	r0, sp, #4
{
    9e86:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    9e8a:	4616      	mov	r6, r2
    9e8c:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9e8e:	f7fb fd9f 	bl	59d0 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9e92:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9e94:	f1b6 0c00 	subs.w	ip, r6, #0
    9e98:	bf18      	it	ne
    9e9a:	f04f 0c01 	movne.w	ip, #1
    9e9e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9ea2:	1e0b      	subs	r3, r1, #0
    9ea4:	bf18      	it	ne
    9ea6:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9ea8:	2d00      	cmp	r5, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9eaa:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9eae:	bf14      	ite	ne
    9eb0:	f04f 0c0c 	movne.w	ip, #12
    9eb4:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9eb8:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9eba:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9ebe:	bf14      	ite	ne
    9ec0:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    9ec4:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9ec8:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9eca:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9ece:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9ed2:	bf14      	ite	ne
    9ed4:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    9ed8:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9edc:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    9ee0:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9ee4:	b101      	cbz	r1, 9ee8 <nrf_gpio_reconfigure+0x68>
    9ee6:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    9ee8:	b10e      	cbz	r6, 9eee <nrf_gpio_reconfigure+0x6e>
    9eea:	7836      	ldrb	r6, [r6, #0]
    9eec:	0076      	lsls	r6, r6, #1
    9eee:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    9ef0:	b10d      	cbz	r5, 9ef6 <nrf_gpio_reconfigure+0x76>
    9ef2:	782d      	ldrb	r5, [r5, #0]
    9ef4:	00ad      	lsls	r5, r5, #2
    9ef6:	4331      	orrs	r1, r6
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    9ef8:	b10c      	cbz	r4, 9efe <nrf_gpio_reconfigure+0x7e>
    9efa:	7824      	ldrb	r4, [r4, #0]
    9efc:	0224      	lsls	r4, r4, #8
    9efe:	4329      	orrs	r1, r5
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    9f00:	b10f      	cbz	r7, 9f06 <nrf_gpio_reconfigure+0x86>
    9f02:	783f      	ldrb	r7, [r7, #0]
    9f04:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9f06:	430c      	orrs	r4, r1
    9f08:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    9f0a:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    9f0e:	b003      	add	sp, #12
    9f10:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009f12 <nrf_gpio_cfg_sense_set>:
{
    9f12:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9f14:	f10d 030f 	add.w	r3, sp, #15
    9f18:	9301      	str	r3, [sp, #4]
    9f1a:	2300      	movs	r3, #0
{
    9f1c:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9f20:	9300      	str	r3, [sp, #0]
    9f22:	461a      	mov	r2, r3
    9f24:	4619      	mov	r1, r3
    9f26:	f7ff ffab 	bl	9e80 <nrf_gpio_reconfigure>
}
    9f2a:	b005      	add	sp, #20
    9f2c:	f85d fb04 	ldr.w	pc, [sp], #4

00009f30 <nrf_power_event_get_and_clear.constprop.0>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9f30:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
    9f34:	681a      	ldr	r2, [r3, #0]
    9f36:	2a00      	cmp	r2, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9f38:	bf1f      	itttt	ne
    9f3a:	2200      	movne	r2, #0
    9f3c:	601a      	strne	r2, [r3, #0]
    9f3e:	681b      	ldrne	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9f40:	2001      	movne	r0, #1
    9f42:	bf08      	it	eq
    9f44:	2000      	moveq	r0, #0
}
    9f46:	4770      	bx	lr

00009f48 <nrfx_power_usbevt_enable>:
    p_reg->INTENSET = mask;
    9f48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9f4c:	f44f 7260 	mov.w	r2, #896	; 0x380
    9f50:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    9f54:	4770      	bx	lr

00009f56 <nrfx_power_usbevt_disable>:
    p_reg->INTENCLR = mask;
    9f56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9f5a:	f44f 7260 	mov.w	r2, #896	; 0x380
    9f5e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    9f62:	4770      	bx	lr

00009f64 <nrfx_power_clock_irq_handler>:
 * a library with nrfx is created. In such case, forcing a linker to use this
 * function instead of another one defined as weak will require additional
 * actions, and might be even impossible.
 */
void nrfx_power_clock_irq_handler(void)
{
    9f64:	b508      	push	{r3, lr}
    nrfx_power_irq_handler();
    9f66:	f7fc f8eb 	bl	6140 <nrfx_power_irq_handler>
    nrfx_clock_irq_handler();
}
    9f6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_irq_handler();
    9f6e:	f7fb bcfb 	b.w	5968 <nrfx_clock_irq_handler>

00009f72 <xfer_completeness_check>:
    switch (p_cb->xfer_desc.type)
    9f72:	7b0a      	ldrb	r2, [r1, #12]
{
    9f74:	4603      	mov	r3, r0
    switch (p_cb->xfer_desc.type)
    9f76:	2a03      	cmp	r2, #3
    9f78:	d829      	bhi.n	9fce <xfer_completeness_check+0x5c>
    9f7a:	e8df f002 	tbb	[pc, r2]
    9f7e:	2521      	.short	0x2521
    9f80:	0219      	.short	0x0219
            if (((p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    9f82:	688a      	ldr	r2, [r1, #8]
    9f84:	0350      	lsls	r0, r2, #13
    9f86:	d504      	bpl.n	9f92 <xfer_completeness_check+0x20>
    return p_reg->TXD.AMOUNT;
    9f88:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
    9f8c:	6908      	ldr	r0, [r1, #16]
    9f8e:	4290      	cmp	r0, r2
    9f90:	d107      	bne.n	9fa2 <xfer_completeness_check+0x30>
                (!(p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    9f92:	688a      	ldr	r2, [r1, #8]
                 (nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)) ||
    9f94:	0352      	lsls	r2, r2, #13
    9f96:	d41a      	bmi.n	9fce <xfer_completeness_check+0x5c>
    9f98:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    9f9c:	6949      	ldr	r1, [r1, #20]
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    9f9e:	4291      	cmp	r1, r2
    9fa0:	d015      	beq.n	9fce <xfer_completeness_check+0x5c>
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    9fa2:	2000      	movs	r0, #0
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    9fa4:	2206      	movs	r2, #6
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    9fa6:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    9faa:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    9fae:	4770      	bx	lr
    return p_reg->TXD.AMOUNT;
    9fb0:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    9fb4:	6908      	ldr	r0, [r1, #16]
    9fb6:	4290      	cmp	r0, r2
    9fb8:	d1f3      	bne.n	9fa2 <xfer_completeness_check+0x30>
    return p_reg->RXD.AMOUNT;
    9fba:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
    9fbe:	e7ed      	b.n	9f9c <xfer_completeness_check+0x2a>
    return p_reg->TXD.AMOUNT;
    9fc0:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    9fc4:	6909      	ldr	r1, [r1, #16]
    9fc6:	e7ea      	b.n	9f9e <xfer_completeness_check+0x2c>
    return p_reg->RXD.AMOUNT;
    9fc8:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
    9fcc:	e7fa      	b.n	9fc4 <xfer_completeness_check+0x52>
    bool transfer_complete = true;
    9fce:	2001      	movs	r0, #1
}
    9fd0:	4770      	bx	lr

00009fd2 <nrfx_usbd_consumer>:
{
    9fd2:	b530      	push	{r4, r5, lr}
    size_t size = p_transfer->size;
    9fd4:	684c      	ldr	r4, [r1, #4]
    if (size < data_size)
    9fd6:	429c      	cmp	r4, r3
    9fd8:	d209      	bcs.n	9fee <nrfx_usbd_consumer+0x1c>
        p_next->size = 0;
    9fda:	2500      	movs	r5, #0
    9fdc:	6045      	str	r5, [r0, #4]
        p_next->p_data = p_transfer->p_data;
    9fde:	6809      	ldr	r1, [r1, #0]
    9fe0:	6001      	str	r1, [r0, #0]
    return (ep_size == data_size) && (size != 0);
    9fe2:	429a      	cmp	r2, r3
    9fe4:	d10c      	bne.n	a000 <nrfx_usbd_consumer+0x2e>
    9fe6:	1e20      	subs	r0, r4, #0
    9fe8:	bf18      	it	ne
    9fea:	2001      	movne	r0, #1
}
    9fec:	bd30      	pop	{r4, r5, pc}
        p_next->size = data_size;
    9fee:	6043      	str	r3, [r0, #4]
        p_next->p_data = p_transfer->p_data;
    9ff0:	680d      	ldr	r5, [r1, #0]
    9ff2:	6005      	str	r5, [r0, #0]
        p_transfer->p_data.addr += data_size;
    9ff4:	6808      	ldr	r0, [r1, #0]
        size -= data_size;
    9ff6:	1ae4      	subs	r4, r4, r3
        p_transfer->p_data.addr += data_size;
    9ff8:	4418      	add	r0, r3
        p_transfer->size = size;
    9ffa:	604c      	str	r4, [r1, #4]
        p_transfer->p_data.addr += data_size;
    9ffc:	6008      	str	r0, [r1, #0]
    9ffe:	e7f0      	b.n	9fe2 <nrfx_usbd_consumer+0x10>
    return (ep_size == data_size) && (size != 0);
    a000:	2000      	movs	r0, #0
    a002:	e7f3      	b.n	9fec <nrfx_usbd_consumer+0x1a>

0000a004 <nrfx_usbd_feeder_ram>:
    if (tx_size > ep_size)
    a004:	684b      	ldr	r3, [r1, #4]
    a006:	429a      	cmp	r2, r3
    a008:	bf28      	it	cs
    a00a:	461a      	movcs	r2, r3
    p_next->p_data = p_transfer->p_data;
    a00c:	680b      	ldr	r3, [r1, #0]
    p_next->size = tx_size;
    a00e:	e9c0 3200 	strd	r3, r2, [r0]
    p_transfer->size -= tx_size;
    a012:	6848      	ldr	r0, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    a014:	680b      	ldr	r3, [r1, #0]
    p_transfer->size -= tx_size;
    a016:	1a80      	subs	r0, r0, r2
    a018:	6048      	str	r0, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    a01a:	4413      	add	r3, r2
}
    a01c:	3800      	subs	r0, #0
    p_transfer->p_data.addr += tx_size;
    a01e:	600b      	str	r3, [r1, #0]
}
    a020:	bf18      	it	ne
    a022:	2001      	movne	r0, #1
    a024:	4770      	bx	lr

0000a026 <nrfx_usbd_feeder_ram_zlp>:
    if (tx_size > ep_size)
    a026:	684b      	ldr	r3, [r1, #4]
    a028:	429a      	cmp	r2, r3
    a02a:	bf28      	it	cs
    a02c:	461a      	movcs	r2, r3
    p_next->p_data.tx = (tx_size == 0) ? NULL : p_transfer->p_data.tx;
    a02e:	b162      	cbz	r2, a04a <nrfx_usbd_feeder_ram_zlp+0x24>
    a030:	680b      	ldr	r3, [r1, #0]
    p_next->size = tx_size;
    a032:	e9c0 3200 	strd	r3, r2, [r0]
    p_transfer->size -= tx_size;
    a036:	684b      	ldr	r3, [r1, #4]
    a038:	1a9b      	subs	r3, r3, r2
    a03a:	604b      	str	r3, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    a03c:	680b      	ldr	r3, [r1, #0]
}
    a03e:	1e10      	subs	r0, r2, #0
    p_transfer->p_data.addr += tx_size;
    a040:	4413      	add	r3, r2
    a042:	600b      	str	r3, [r1, #0]
}
    a044:	bf18      	it	ne
    a046:	2001      	movne	r0, #1
    a048:	4770      	bx	lr
    p_next->p_data.tx = (tx_size == 0) ? NULL : p_transfer->p_data.tx;
    a04a:	4613      	mov	r3, r2
    a04c:	e7f1      	b.n	a032 <nrfx_usbd_feeder_ram_zlp+0xc>

0000a04e <ep2bit>:
    return NRFX_USBD_EP_BITPOS(ep);
    a04e:	43c3      	mvns	r3, r0
    a050:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    a054:	f000 000f 	and.w	r0, r0, #15
}
    a058:	eb00 1003 	add.w	r0, r0, r3, lsl #4
    a05c:	4770      	bx	lr

0000a05e <ev_started_handler>:
}
    a05e:	4770      	bx	lr

0000a060 <nrf_usbd_epin_dma_handler>:
{
    a060:	b508      	push	{r3, lr}
    usbd_dma_pending_clear();
    a062:	f7fc fcb5 	bl	69d0 <usbd_dma_pending_clear>
{
    a066:	4601      	mov	r1, r0
    usbd_ep_state_t * p_state = ep_state_access(ep);
    a068:	f7fc fba8 	bl	67bc <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    a06c:	7b83      	ldrb	r3, [r0, #14]
    a06e:	2b03      	cmp	r3, #3
    a070:	d10a      	bne.n	a088 <nrf_usbd_epin_dma_handler+0x28>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a072:	4608      	mov	r0, r1
    a074:	f7ff ffeb 	bl	a04e <ep2bit>
    a078:	2301      	movs	r3, #1
    a07a:	fa03 f000 	lsl.w	r0, r3, r0
    a07e:	43c0      	mvns	r0, r0
}
    a080:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    a084:	f7fc bc94 	b.w	69b0 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    a088:	6803      	ldr	r3, [r0, #0]
    a08a:	2b00      	cmp	r3, #0
    a08c:	d0f1      	beq.n	a072 <nrf_usbd_epin_dma_handler+0x12>
}
    a08e:	bd08      	pop	{r3, pc}

0000a090 <ev_dma_epin7_handler>:
static void ev_dma_epin7_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN7 ); }
    a090:	2087      	movs	r0, #135	; 0x87
    a092:	f7ff bfe5 	b.w	a060 <nrf_usbd_epin_dma_handler>

0000a096 <ev_dma_epin6_handler>:
static void ev_dma_epin6_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN6 ); }
    a096:	2086      	movs	r0, #134	; 0x86
    a098:	f7ff bfe2 	b.w	a060 <nrf_usbd_epin_dma_handler>

0000a09c <ev_dma_epin5_handler>:
static void ev_dma_epin5_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN5 ); }
    a09c:	2085      	movs	r0, #133	; 0x85
    a09e:	f7ff bfdf 	b.w	a060 <nrf_usbd_epin_dma_handler>

0000a0a2 <ev_dma_epin4_handler>:
static void ev_dma_epin4_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN4 ); }
    a0a2:	2084      	movs	r0, #132	; 0x84
    a0a4:	f7ff bfdc 	b.w	a060 <nrf_usbd_epin_dma_handler>

0000a0a8 <ev_dma_epin3_handler>:
static void ev_dma_epin3_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN3 ); }
    a0a8:	2083      	movs	r0, #131	; 0x83
    a0aa:	f7ff bfd9 	b.w	a060 <nrf_usbd_epin_dma_handler>

0000a0ae <ev_dma_epin2_handler>:
static void ev_dma_epin2_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN2 ); }
    a0ae:	2082      	movs	r0, #130	; 0x82
    a0b0:	f7ff bfd6 	b.w	a060 <nrf_usbd_epin_dma_handler>

0000a0b4 <ev_dma_epin1_handler>:
static void ev_dma_epin1_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN1 ); }
    a0b4:	2081      	movs	r0, #129	; 0x81
    a0b6:	f7ff bfd3 	b.w	a060 <nrf_usbd_epin_dma_handler>

0000a0ba <ev_dma_epin0_handler>:
static void ev_dma_epin0_handler(void)  { nrf_usbd_ep0in_dma_handler(); }
    a0ba:	f7fc bc9b 	b.w	69f4 <nrf_usbd_ep0in_dma_handler>

0000a0be <nrfx_usbd_ep_max_packet_size_set>:
{
    a0be:	b508      	push	{r3, lr}
    usbd_ep_state_t * p_state = ep_state_access(ep);
    a0c0:	f7fc fb7c 	bl	67bc <ep_state_access>
    p_state->max_packet_size = size;
    a0c4:	8181      	strh	r1, [r0, #12]
}
    a0c6:	bd08      	pop	{r3, pc}

0000a0c8 <nrfx_usbd_ep_status_get>:
{
    a0c8:	b508      	push	{r3, lr}
    usbd_ep_state_t const * p_state = ep_state_access(ep);
    a0ca:	f7fc fb77 	bl	67bc <ep_state_access>
	__asm__ volatile(
    a0ce:	f04f 0220 	mov.w	r2, #32
    a0d2:	f3ef 8311 	mrs	r3, BASEPRI
    a0d6:	f382 8812 	msr	BASEPRI_MAX, r2
    a0da:	f3bf 8f6f 	isb	sy
    *p_size = p_state->transfer_cnt;
    a0de:	6882      	ldr	r2, [r0, #8]
    a0e0:	600a      	str	r2, [r1, #0]
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    a0e2:	6802      	ldr	r2, [r0, #0]
    a0e4:	b92a      	cbnz	r2, a0f2 <nrfx_usbd_ep_status_get+0x2a>
    a0e6:	7b80      	ldrb	r0, [r0, #14]
	__asm__ volatile(
    a0e8:	f383 8811 	msr	BASEPRI, r3
    a0ec:	f3bf 8f6f 	isb	sy
}
    a0f0:	bd08      	pop	{r3, pc}
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    a0f2:	2004      	movs	r0, #4
    a0f4:	e7f8      	b.n	a0e8 <nrfx_usbd_ep_status_get+0x20>

0000a0f6 <ev_dma_epout7_handler>:
static void ev_dma_epout7_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT7); }
    a0f6:	2007      	movs	r0, #7
    a0f8:	f7fc bfe8 	b.w	70cc <nrf_usbd_epout_dma_handler>

0000a0fc <ev_dma_epout6_handler>:
static void ev_dma_epout6_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT6); }
    a0fc:	2006      	movs	r0, #6
    a0fe:	f7fc bfe5 	b.w	70cc <nrf_usbd_epout_dma_handler>

0000a102 <ev_dma_epout5_handler>:
static void ev_dma_epout5_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT5); }
    a102:	2005      	movs	r0, #5
    a104:	f7fc bfe2 	b.w	70cc <nrf_usbd_epout_dma_handler>

0000a108 <ev_dma_epout4_handler>:
static void ev_dma_epout4_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT4); }
    a108:	2004      	movs	r0, #4
    a10a:	f7fc bfdf 	b.w	70cc <nrf_usbd_epout_dma_handler>

0000a10e <ev_dma_epout3_handler>:
static void ev_dma_epout3_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT3); }
    a10e:	2003      	movs	r0, #3
    a110:	f7fc bfdc 	b.w	70cc <nrf_usbd_epout_dma_handler>

0000a114 <ev_dma_epout2_handler>:
static void ev_dma_epout2_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT2); }
    a114:	2002      	movs	r0, #2
    a116:	f7fc bfd9 	b.w	70cc <nrf_usbd_epout_dma_handler>

0000a11a <ev_dma_epout1_handler>:
static void ev_dma_epout1_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT1); }
    a11a:	2001      	movs	r0, #1
    a11c:	f7fc bfd6 	b.w	70cc <nrf_usbd_epout_dma_handler>

0000a120 <nrfx_usbd_ep_abort>:
    usbd_ep_abort(ep);
    a120:	f7fd b8ca 	b.w	72b8 <usbd_ep_abort>

0000a124 <nrf_gpio_pin_set>:
{
    a124:	b507      	push	{r0, r1, r2, lr}
    a126:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    a128:	a801      	add	r0, sp, #4
    a12a:	f7fd fa99 	bl	7660 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    a12e:	9a01      	ldr	r2, [sp, #4]
    a130:	2301      	movs	r3, #1
    a132:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    a134:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
    a138:	b003      	add	sp, #12
    a13a:	f85d fb04 	ldr.w	pc, [sp], #4

0000a13e <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
    a13e:	4770      	bx	lr

0000a140 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    a140:	b140      	cbz	r0, a154 <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    a142:	68c3      	ldr	r3, [r0, #12]
    a144:	7858      	ldrb	r0, [r3, #1]
    a146:	f010 0001 	ands.w	r0, r0, #1
    a14a:	bf1e      	ittt	ne
    a14c:	7818      	ldrbne	r0, [r3, #0]
    a14e:	fab0 f080 	clzne	r0, r0
    a152:	0940      	lsrne	r0, r0, #5
}
    a154:	4770      	bx	lr

0000a156 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    a156:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a158:	4605      	mov	r5, r0
    a15a:	460e      	mov	r6, r1
	__asm__ volatile(
    a15c:	f04f 0320 	mov.w	r3, #32
    a160:	f3ef 8711 	mrs	r7, BASEPRI
    a164:	f383 8812 	msr	BASEPRI_MAX, r3
    a168:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    a16c:	f7fe fa70 	bl	8650 <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    a170:	4631      	mov	r1, r6
    a172:	4604      	mov	r4, r0
    a174:	4628      	mov	r0, r5
    a176:	f7ff fe33 	bl	9de0 <k_sys_fatal_error_handler>
	__asm__ volatile(
    a17a:	f387 8811 	msr	BASEPRI, r7
    a17e:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    a182:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    a184:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    a188:	f7f9 bc92 	b.w	3ab0 <z_impl_k_thread_abort>

0000a18c <z_early_memset>:
	(void) memset(dst, c, n);
    a18c:	f7ff bc30 	b.w	99f0 <memset>

0000a190 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    a190:	f7ff bc23 	b.w	99da <memcpy>

0000a194 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    a194:	e9d0 3203 	ldrd	r3, r2, [r0, #12]
    a198:	4313      	orrs	r3, r2
    a19a:	f013 0303 	ands.w	r3, r3, #3
    a19e:	d10c      	bne.n	a1ba <create_free_list+0x26>
	slab->free_list = NULL;
    a1a0:	6143      	str	r3, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    a1a2:	6881      	ldr	r1, [r0, #8]
    a1a4:	4299      	cmp	r1, r3
    a1a6:	d801      	bhi.n	a1ac <create_free_list+0x18>
	return 0;
    a1a8:	2000      	movs	r0, #0
    a1aa:	4770      	bx	lr
		*(char **)p = slab->free_list;
    a1ac:	6941      	ldr	r1, [r0, #20]
    a1ae:	6011      	str	r1, [r2, #0]
		p += slab->block_size;
    a1b0:	68c1      	ldr	r1, [r0, #12]
		slab->free_list = p;
    a1b2:	6142      	str	r2, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    a1b4:	3301      	adds	r3, #1
		p += slab->block_size;
    a1b6:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    a1b8:	e7f3      	b.n	a1a2 <create_free_list+0xe>
		return -EINVAL;
    a1ba:	f06f 0015 	mvn.w	r0, #21
}
    a1be:	4770      	bx	lr

0000a1c0 <k_mem_slab_init>:
{
    a1c0:	b510      	push	{r4, lr}
	slab->block_size = block_size;
    a1c2:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->num_used = 0U;
    a1c6:	2300      	movs	r3, #0
	slab->buffer = buffer;
    a1c8:	6101      	str	r1, [r0, #16]
	slab->num_used = 0U;
    a1ca:	6183      	str	r3, [r0, #24]
{
    a1cc:	4604      	mov	r4, r0
	rc = create_free_list(slab);
    a1ce:	f7ff ffe1 	bl	a194 <create_free_list>
	if (rc < 0) {
    a1d2:	2800      	cmp	r0, #0
	list->tail = (sys_dnode_t *)list;
    a1d4:	bfa8      	it	ge
    a1d6:	e9c4 4400 	strdge	r4, r4, [r4]
}
    a1da:	bd10      	pop	{r4, pc}

0000a1dc <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    a1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a1de:	4604      	mov	r4, r0
    a1e0:	460d      	mov	r5, r1
	__asm__ volatile(
    a1e2:	f04f 0320 	mov.w	r3, #32
    a1e6:	f3ef 8611 	mrs	r6, BASEPRI
    a1ea:	f383 8812 	msr	BASEPRI_MAX, r3
    a1ee:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    a1f2:	6947      	ldr	r7, [r0, #20]
    a1f4:	b977      	cbnz	r7, a214 <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    a1f6:	f000 f99b 	bl	a530 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    a1fa:	b158      	cbz	r0, a214 <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    a1fc:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    a1fe:	6142      	str	r2, [r0, #20]
    a200:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    a202:	f000 f95f 	bl	a4c4 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    a206:	4631      	mov	r1, r6
    a208:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    a20c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    a210:	f7fe b8ce 	b.w	83b0 <z_reschedule>
	**(char ***) mem = slab->free_list;
    a214:	682b      	ldr	r3, [r5, #0]
    a216:	6962      	ldr	r2, [r4, #20]
    a218:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    a21a:	682b      	ldr	r3, [r5, #0]
    a21c:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    a21e:	69a3      	ldr	r3, [r4, #24]
    a220:	3b01      	subs	r3, #1
    a222:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    a224:	f386 8811 	msr	BASEPRI, r6
    a228:	f3bf 8f6f 	isb	sy
}
    a22c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000a22e <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    a22e:	f3ef 8005 	mrs	r0, IPSR
}
    a232:	3800      	subs	r0, #0
    a234:	bf18      	it	ne
    a236:	2001      	movne	r0, #1
    a238:	4770      	bx	lr

0000a23a <z_impl_k_thread_name_set>:
}
    a23a:	f06f 0057 	mvn.w	r0, #87	; 0x57
    a23e:	4770      	bx	lr

0000a240 <z_impl_k_thread_start>:
	z_sched_start(thread);
    a240:	f7fe b8c8 	b.w	83d4 <z_sched_start>

0000a244 <z_pm_save_idle_exit>:
{
    a244:	b508      	push	{r3, lr}
	pm_system_resume();
    a246:	f7f7 fe47 	bl	1ed8 <pm_system_resume>
}
    a24a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    a24e:	f7ff bdba 	b.w	9dc6 <sys_clock_idle_exit>

0000a252 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    a252:	f990 300e 	ldrsb.w	r3, [r0, #14]
    a256:	428b      	cmp	r3, r1
    a258:	d001      	beq.n	a25e <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    a25a:	f7fe b863 	b.w	8324 <z_set_prio>
}
    a25e:	2000      	movs	r0, #0
    a260:	4770      	bx	lr

0000a262 <z_impl_k_mutex_init>:
{
    a262:	4603      	mov	r3, r0
	mutex->owner = NULL;
    a264:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    a266:	e9c3 0002 	strd	r0, r0, [r3, #8]
    a26a:	e9c3 3300 	strd	r3, r3, [r3]
}
    a26e:	4770      	bx	lr

0000a270 <queue_insert>:
{
    a270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    a274:	4699      	mov	r9, r3
    a276:	4604      	mov	r4, r0
    a278:	f89d 3020 	ldrb.w	r3, [sp, #32]
    a27c:	460d      	mov	r5, r1
    a27e:	4690      	mov	r8, r2
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    a280:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    a284:	f04f 0220 	mov.w	r2, #32
    a288:	f3ef 8711 	mrs	r7, BASEPRI
    a28c:	f382 8812 	msr	BASEPRI_MAX, r2
    a290:	f3bf 8f6f 	isb	sy
	if (is_append) {
    a294:	b103      	cbz	r3, a298 <queue_insert+0x28>
	return list->tail;
    a296:	6845      	ldr	r5, [r0, #4]
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
    a298:	4630      	mov	r0, r6
    a29a:	f000 f949 	bl	a530 <z_unpend_first_thread>
	if (first_pending_thread != NULL) {
    a29e:	b158      	cbz	r0, a2b8 <queue_insert+0x48>
    a2a0:	2300      	movs	r3, #0
    a2a2:	6783      	str	r3, [r0, #120]	; 0x78
    a2a4:	f8c0 8014 	str.w	r8, [r0, #20]
	z_ready_thread(thread);
    a2a8:	f000 f90c 	bl	a4c4 <z_ready_thread>
	z_reschedule(&queue->lock, key);
    a2ac:	4630      	mov	r0, r6
    a2ae:	4639      	mov	r1, r7
    a2b0:	f7fe f87e 	bl	83b0 <z_reschedule>
		return 0;
    a2b4:	2000      	movs	r0, #0
    a2b6:	e00c      	b.n	a2d2 <queue_insert+0x62>
	if (alloc) {
    a2b8:	f1b9 0f00 	cmp.w	r9, #0
    a2bc:	d01c      	beq.n	a2f8 <queue_insert+0x88>
	return z_thread_aligned_alloc(0, size);
    a2be:	2108      	movs	r1, #8
    a2c0:	f7fe fb98 	bl	89f4 <z_thread_aligned_alloc>
		if (anode == NULL) {
    a2c4:	b938      	cbnz	r0, a2d6 <queue_insert+0x66>
	__asm__ volatile(
    a2c6:	f387 8811 	msr	BASEPRI, r7
    a2ca:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
    a2ce:	f06f 000b 	mvn.w	r0, #11
}
    a2d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	node->next_and_flags = flags;
    a2d6:	2201      	movs	r2, #1
		anode->data = data;
    a2d8:	f8c0 8004 	str.w	r8, [r0, #4]
    a2dc:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    a2de:	6801      	ldr	r1, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    a2e0:	f001 0103 	and.w	r1, r1, #3
Z_GENLIST_INSERT(sflist, sfnode)
    a2e4:	b965      	cbnz	r5, a300 <queue_insert+0x90>
	parent->next_and_flags = cur_flags | (unative_t)child;
    a2e6:	6822      	ldr	r2, [r4, #0]
    a2e8:	430a      	orrs	r2, r1
    a2ea:	6002      	str	r2, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    a2ec:	6862      	ldr	r2, [r4, #4]
	list->head = node;
    a2ee:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    a2f0:	2a00      	cmp	r2, #0
    a2f2:	d1db      	bne.n	a2ac <queue_insert+0x3c>
	list->tail = node;
    a2f4:	6060      	str	r0, [r4, #4]
}
    a2f6:	e7d9      	b.n	a2ac <queue_insert+0x3c>
	node->next_and_flags = flags;
    a2f8:	f8c8 9000 	str.w	r9, [r8]
}
    a2fc:	4640      	mov	r0, r8
    a2fe:	e7ee      	b.n	a2de <queue_insert+0x6e>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    a300:	682a      	ldr	r2, [r5, #0]
Z_GENLIST_INSERT(sflist, sfnode)
    a302:	2a03      	cmp	r2, #3
    a304:	d80b      	bhi.n	a31e <queue_insert+0xae>
	parent->next_and_flags = cur_flags | (unative_t)child;
    a306:	6001      	str	r1, [r0, #0]
	return list->tail;
    a308:	6861      	ldr	r1, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
    a30a:	b911      	cbnz	r1, a312 <queue_insert+0xa2>
	list->head = node;
    a30c:	e9c4 0000 	strd	r0, r0, [r4]
}
    a310:	e7cc      	b.n	a2ac <queue_insert+0x3c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    a312:	680a      	ldr	r2, [r1, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    a314:	f002 0203 	and.w	r2, r2, #3
    a318:	4302      	orrs	r2, r0
    a31a:	600a      	str	r2, [r1, #0]
    a31c:	e7ea      	b.n	a2f4 <queue_insert+0x84>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    a31e:	f022 0203 	bic.w	r2, r2, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
    a322:	430a      	orrs	r2, r1
    a324:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    a326:	682a      	ldr	r2, [r5, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    a328:	f002 0203 	and.w	r2, r2, #3
    a32c:	ea40 0302 	orr.w	r3, r0, r2
    a330:	602b      	str	r3, [r5, #0]
}
    a332:	e7bb      	b.n	a2ac <queue_insert+0x3c>

0000a334 <z_queue_node_peek>:
{
    a334:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
    a336:	4604      	mov	r4, r0
    a338:	b130      	cbz	r0, a348 <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    a33a:	6802      	ldr	r2, [r0, #0]
    a33c:	0793      	lsls	r3, r2, #30
    a33e:	d003      	beq.n	a348 <z_queue_node_peek+0x14>
		ret = anode->data;
    a340:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
    a342:	b109      	cbz	r1, a348 <z_queue_node_peek+0x14>
			k_free(anode);
    a344:	f000 f9c1 	bl	a6ca <k_free>
}
    a348:	4620      	mov	r0, r4
    a34a:	bd10      	pop	{r4, pc}

0000a34c <k_queue_append>:
{
    a34c:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
    a34e:	2301      	movs	r3, #1
    a350:	9300      	str	r3, [sp, #0]
    a352:	2300      	movs	r3, #0
{
    a354:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
    a356:	4619      	mov	r1, r3
    a358:	f7ff ff8a 	bl	a270 <queue_insert>
}
    a35c:	b003      	add	sp, #12
    a35e:	f85d fb04 	ldr.w	pc, [sp], #4

0000a362 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    a362:	b13a      	cbz	r2, a374 <z_impl_k_sem_init+0x12>
    a364:	428a      	cmp	r2, r1
    a366:	d305      	bcc.n	a374 <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    a368:	e9c0 1202 	strd	r1, r2, [r0, #8]
    a36c:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    a370:	2000      	movs	r0, #0
    a372:	4770      	bx	lr
		return -EINVAL;
    a374:	f06f 0015 	mvn.w	r0, #21
}
    a378:	4770      	bx	lr

0000a37a <flag_test_and_clear>:
	return (*flagp & BIT(bit)) != 0U;
    a37a:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
    a37c:	2301      	movs	r3, #1
    a37e:	408b      	lsls	r3, r1
    a380:	ea22 0303 	bic.w	r3, r2, r3
    a384:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
    a386:	fa22 f001 	lsr.w	r0, r2, r1
}
    a38a:	f000 0001 	and.w	r0, r0, #1
    a38e:	4770      	bx	lr

0000a390 <notify_queue_locked.isra.0>:
	if (queue != NULL) {
    a390:	b120      	cbz	r0, a39c <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    a392:	2200      	movs	r2, #0
    a394:	4611      	mov	r1, r2
    a396:	3088      	adds	r0, #136	; 0x88
    a398:	f000 b924 	b.w	a5e4 <z_sched_wake>
}
    a39c:	4770      	bx	lr

0000a39e <work_timeout>:
{
    a39e:	b573      	push	{r0, r1, r4, r5, r6, lr}
    a3a0:	4604      	mov	r4, r0
	__asm__ volatile(
    a3a2:	f04f 0320 	mov.w	r3, #32
    a3a6:	f3ef 8511 	mrs	r5, BASEPRI
    a3aa:	f383 8812 	msr	BASEPRI_MAX, r3
    a3ae:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
    a3b2:	2300      	movs	r3, #0
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    a3b4:	f1a0 0610 	sub.w	r6, r0, #16
    a3b8:	2103      	movs	r1, #3
    a3ba:	3804      	subs	r0, #4
	struct k_work_q *queue = NULL;
    a3bc:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    a3be:	f7ff ffdc 	bl	a37a <flag_test_and_clear>
    a3c2:	b128      	cbz	r0, a3d0 <work_timeout+0x32>
		queue = dw->queue;
    a3c4:	69a3      	ldr	r3, [r4, #24]
    a3c6:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
    a3c8:	a901      	add	r1, sp, #4
    a3ca:	4630      	mov	r0, r6
    a3cc:	f7fd fd8e 	bl	7eec <submit_to_queue_locked>
	__asm__ volatile(
    a3d0:	f385 8811 	msr	BASEPRI, r5
    a3d4:	f3bf 8f6f 	isb	sy
}
    a3d8:	b002      	add	sp, #8
    a3da:	bd70      	pop	{r4, r5, r6, pc}

0000a3dc <k_work_init>:
{
    a3dc:	b538      	push	{r3, r4, r5, lr}
    a3de:	4604      	mov	r4, r0
    a3e0:	460d      	mov	r5, r1
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
    a3e2:	2210      	movs	r2, #16
    a3e4:	2100      	movs	r1, #0
    a3e6:	f7ff fb03 	bl	99f0 <memset>
    a3ea:	6065      	str	r5, [r4, #4]
}
    a3ec:	bd38      	pop	{r3, r4, r5, pc}

0000a3ee <z_work_submit_to_queue>:
{
    a3ee:	b513      	push	{r0, r1, r4, lr}
    a3f0:	9001      	str	r0, [sp, #4]
    a3f2:	4608      	mov	r0, r1
	__asm__ volatile(
    a3f4:	f04f 0320 	mov.w	r3, #32
    a3f8:	f3ef 8411 	mrs	r4, BASEPRI
    a3fc:	f383 8812 	msr	BASEPRI_MAX, r3
    a400:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
    a404:	a901      	add	r1, sp, #4
    a406:	f7fd fd71 	bl	7eec <submit_to_queue_locked>
	__asm__ volatile(
    a40a:	f384 8811 	msr	BASEPRI, r4
    a40e:	f3bf 8f6f 	isb	sy
}
    a412:	b002      	add	sp, #8
    a414:	bd10      	pop	{r4, pc}

0000a416 <k_work_submit_to_queue>:
{
    a416:	b510      	push	{r4, lr}
	int ret = z_work_submit_to_queue(queue, work);
    a418:	f7ff ffe9 	bl	a3ee <z_work_submit_to_queue>
	if (ret > 0) {
    a41c:	1e04      	subs	r4, r0, #0
    a41e:	dd09      	ble.n	a434 <k_work_submit_to_queue+0x1e>
	__asm__ volatile(
    a420:	f04f 0320 	mov.w	r3, #32
    a424:	f3ef 8011 	mrs	r0, BASEPRI
    a428:	f383 8812 	msr	BASEPRI_MAX, r3
    a42c:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    a430:	f000 f8b2 	bl	a598 <z_reschedule_irqlock>
}
    a434:	4620      	mov	r0, r4
    a436:	bd10      	pop	{r4, pc}

0000a438 <k_work_init_delayable>:
{
    a438:	b538      	push	{r3, r4, r5, lr}
	*dwork = (struct k_work_delayable){
    a43a:	2230      	movs	r2, #48	; 0x30
{
    a43c:	4604      	mov	r4, r0
    a43e:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
    a440:	2100      	movs	r1, #0
    a442:	f7ff fad5 	bl	99f0 <memset>
    a446:	f44f 7380 	mov.w	r3, #256	; 0x100
    a44a:	6065      	str	r5, [r4, #4]
    a44c:	60e3      	str	r3, [r4, #12]
}
    a44e:	bd38      	pop	{r3, r4, r5, pc}

0000a450 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    a450:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    a454:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    a456:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    a458:	2300      	movs	r3, #0
	node->prev = NULL;
    a45a:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    a45e:	4770      	bx	lr

0000a460 <unpend_thread_no_timeout>:
{
    a460:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    a462:	f7ff fff5 	bl	a450 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    a466:	7b43      	ldrb	r3, [r0, #13]
    a468:	f023 0302 	bic.w	r3, r3, #2
    a46c:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    a46e:	2300      	movs	r3, #0
    a470:	6083      	str	r3, [r0, #8]
}
    a472:	bd08      	pop	{r3, pc}

0000a474 <add_to_waitq_locked>:
{
    a474:	b538      	push	{r3, r4, r5, lr}
    a476:	4604      	mov	r4, r0
    a478:	460d      	mov	r5, r1
	unready_thread(thread);
    a47a:	f7fd fed5 	bl	8228 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    a47e:	7b63      	ldrb	r3, [r4, #13]
    a480:	f043 0302 	orr.w	r3, r3, #2
    a484:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    a486:	b1e5      	cbz	r5, a4c2 <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    a488:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    a48a:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a48c:	429d      	cmp	r5, r3
    a48e:	d109      	bne.n	a4a4 <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    a490:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    a492:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    a496:	601c      	str	r4, [r3, #0]
	list->tail = node;
    a498:	606c      	str	r4, [r5, #4]
}
    a49a:	e012      	b.n	a4c2 <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    a49c:	686a      	ldr	r2, [r5, #4]
    a49e:	4293      	cmp	r3, r2
    a4a0:	d0f6      	beq.n	a490 <add_to_waitq_locked+0x1c>
    a4a2:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    a4a4:	2b00      	cmp	r3, #0
    a4a6:	d0f3      	beq.n	a490 <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    a4a8:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    a4ac:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    a4b0:	428a      	cmp	r2, r1
    a4b2:	d0f3      	beq.n	a49c <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    a4b4:	4291      	cmp	r1, r2
    a4b6:	ddf1      	ble.n	a49c <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    a4b8:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    a4ba:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    a4be:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    a4c0:	605c      	str	r4, [r3, #4]
}
    a4c2:	bd38      	pop	{r3, r4, r5, pc}

0000a4c4 <z_ready_thread>:
{
    a4c4:	b510      	push	{r4, lr}
    a4c6:	f04f 0320 	mov.w	r3, #32
    a4ca:	f3ef 8411 	mrs	r4, BASEPRI
    a4ce:	f383 8812 	msr	BASEPRI_MAX, r3
    a4d2:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    a4d6:	f7fd fe73 	bl	81c0 <ready_thread>
	__asm__ volatile(
    a4da:	f384 8811 	msr	BASEPRI, r4
    a4de:	f3bf 8f6f 	isb	sy
}
    a4e2:	bd10      	pop	{r4, pc}

0000a4e4 <z_sched_wake_thread>:
{
    a4e4:	b538      	push	{r3, r4, r5, lr}
    a4e6:	4604      	mov	r4, r0
	__asm__ volatile(
    a4e8:	f04f 0320 	mov.w	r3, #32
    a4ec:	f3ef 8511 	mrs	r5, BASEPRI
    a4f0:	f383 8812 	msr	BASEPRI_MAX, r3
    a4f4:	f3bf 8f6f 	isb	sy
		if (!killed) {
    a4f8:	7b43      	ldrb	r3, [r0, #13]
    a4fa:	f013 0f28 	tst.w	r3, #40	; 0x28
    a4fe:	d10b      	bne.n	a518 <z_sched_wake_thread+0x34>
			if (thread->base.pended_on != NULL) {
    a500:	6883      	ldr	r3, [r0, #8]
    a502:	b10b      	cbz	r3, a508 <z_sched_wake_thread+0x24>
				unpend_thread_no_timeout(thread);
    a504:	f7ff ffac 	bl	a460 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    a508:	7b63      	ldrb	r3, [r4, #13]
			if (is_timeout) {
    a50a:	b951      	cbnz	r1, a522 <z_sched_wake_thread+0x3e>
    a50c:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    a510:	7363      	strb	r3, [r4, #13]
			ready_thread(thread);
    a512:	4620      	mov	r0, r4
    a514:	f7fd fe54 	bl	81c0 <ready_thread>
	__asm__ volatile(
    a518:	f385 8811 	msr	BASEPRI, r5
    a51c:	f3bf 8f6f 	isb	sy
}
    a520:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    a522:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
}
    a526:	e7f3      	b.n	a510 <z_sched_wake_thread+0x2c>

0000a528 <z_thread_timeout>:
	z_sched_wake_thread(thread, true);
    a528:	2101      	movs	r1, #1
    a52a:	3818      	subs	r0, #24
    a52c:	f7ff bfda 	b.w	a4e4 <z_sched_wake_thread>

0000a530 <z_unpend_first_thread>:
{
    a530:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    a532:	f04f 0320 	mov.w	r3, #32
    a536:	f3ef 8511 	mrs	r5, BASEPRI
    a53a:	f383 8812 	msr	BASEPRI_MAX, r3
    a53e:	f3bf 8f6f 	isb	sy
	return list->head == list;
    a542:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a544:	42a0      	cmp	r0, r4
    a546:	d00d      	beq.n	a564 <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    a548:	b134      	cbz	r4, a558 <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    a54a:	4620      	mov	r0, r4
    a54c:	f7ff ff88 	bl	a460 <unpend_thread_no_timeout>
    a550:	f104 0018 	add.w	r0, r4, #24
    a554:	f000 f869 	bl	a62a <z_abort_timeout>
	__asm__ volatile(
    a558:	f385 8811 	msr	BASEPRI, r5
    a55c:	f3bf 8f6f 	isb	sy
}
    a560:	4620      	mov	r0, r4
    a562:	bd38      	pop	{r3, r4, r5, pc}
    a564:	2400      	movs	r4, #0
    a566:	e7f7      	b.n	a558 <z_unpend_first_thread+0x28>

0000a568 <z_unpend_thread>:
{
    a568:	b510      	push	{r4, lr}
    a56a:	4601      	mov	r1, r0
	__asm__ volatile(
    a56c:	f04f 0320 	mov.w	r3, #32
    a570:	f3ef 8411 	mrs	r4, BASEPRI
    a574:	f383 8812 	msr	BASEPRI_MAX, r3
    a578:	f3bf 8f6f 	isb	sy
		if (thread->base.pended_on != NULL) {
    a57c:	6883      	ldr	r3, [r0, #8]
    a57e:	b10b      	cbz	r3, a584 <z_unpend_thread+0x1c>
			unpend_thread_no_timeout(thread);
    a580:	f7ff ff6e 	bl	a460 <unpend_thread_no_timeout>
	__asm__ volatile(
    a584:	f384 8811 	msr	BASEPRI, r4
    a588:	f3bf 8f6f 	isb	sy
}
    a58c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    a590:	f101 0018 	add.w	r0, r1, #24
    a594:	f000 b849 	b.w	a62a <z_abort_timeout>

0000a598 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    a598:	4603      	mov	r3, r0
    a59a:	b920      	cbnz	r0, a5a6 <z_reschedule_irqlock+0xe>
    a59c:	f3ef 8205 	mrs	r2, IPSR
    a5a0:	b90a      	cbnz	r2, a5a6 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    a5a2:	f7f8 bff1 	b.w	3588 <arch_swap>
    a5a6:	f383 8811 	msr	BASEPRI, r3
    a5aa:	f3bf 8f6f 	isb	sy
}
    a5ae:	4770      	bx	lr

0000a5b0 <z_reschedule_unlocked>:
	__asm__ volatile(
    a5b0:	f04f 0320 	mov.w	r3, #32
    a5b4:	f3ef 8011 	mrs	r0, BASEPRI
    a5b8:	f383 8812 	msr	BASEPRI_MAX, r3
    a5bc:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    a5c0:	f7ff bfea 	b.w	a598 <z_reschedule_irqlock>

0000a5c4 <z_unpend_all>:
{
    a5c4:	b538      	push	{r3, r4, r5, lr}
    a5c6:	4605      	mov	r5, r0
	int need_sched = 0;
    a5c8:	2000      	movs	r0, #0
	return list->head == list;
    a5ca:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a5cc:	42a5      	cmp	r5, r4
    a5ce:	d000      	beq.n	a5d2 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    a5d0:	b904      	cbnz	r4, a5d4 <z_unpend_all+0x10>
}
    a5d2:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
    a5d4:	4620      	mov	r0, r4
    a5d6:	f7ff ffc7 	bl	a568 <z_unpend_thread>
		z_ready_thread(thread);
    a5da:	4620      	mov	r0, r4
    a5dc:	f7ff ff72 	bl	a4c4 <z_ready_thread>
		need_sched = 1;
    a5e0:	2001      	movs	r0, #1
    a5e2:	e7f2      	b.n	a5ca <z_unpend_all+0x6>

0000a5e4 <z_sched_wake>:
{
    a5e4:	b538      	push	{r3, r4, r5, lr}
    a5e6:	f04f 0320 	mov.w	r3, #32
    a5ea:	f3ef 8511 	mrs	r5, BASEPRI
    a5ee:	f383 8812 	msr	BASEPRI_MAX, r3
    a5f2:	f3bf 8f6f 	isb	sy
	return list->head == list;
    a5f6:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a5f8:	42a0      	cmp	r0, r4
    a5fa:	d012      	beq.n	a622 <z_sched_wake+0x3e>
		if (thread != NULL) {
    a5fc:	b19c      	cbz	r4, a626 <z_sched_wake+0x42>
    a5fe:	67a1      	str	r1, [r4, #120]	; 0x78
	thread->base.swap_data = data;
    a600:	6162      	str	r2, [r4, #20]
			unpend_thread_no_timeout(thread);
    a602:	4620      	mov	r0, r4
    a604:	f7ff ff2c 	bl	a460 <unpend_thread_no_timeout>
    a608:	f104 0018 	add.w	r0, r4, #24
    a60c:	f000 f80d 	bl	a62a <z_abort_timeout>
			ready_thread(thread);
    a610:	4620      	mov	r0, r4
    a612:	f7fd fdd5 	bl	81c0 <ready_thread>
			ret = true;
    a616:	2001      	movs	r0, #1
	__asm__ volatile(
    a618:	f385 8811 	msr	BASEPRI, r5
    a61c:	f3bf 8f6f 	isb	sy
}
    a620:	bd38      	pop	{r3, r4, r5, pc}
	bool ret = false;
    a622:	2000      	movs	r0, #0
    a624:	e7f8      	b.n	a618 <z_sched_wake+0x34>
    a626:	4620      	mov	r0, r4
    a628:	e7f6      	b.n	a618 <z_sched_wake+0x34>

0000a62a <z_abort_timeout>:
{
    a62a:	b510      	push	{r4, lr}
	__asm__ volatile(
    a62c:	f04f 0220 	mov.w	r2, #32
    a630:	f3ef 8411 	mrs	r4, BASEPRI
    a634:	f382 8812 	msr	BASEPRI_MAX, r2
    a638:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    a63c:	6803      	ldr	r3, [r0, #0]
    a63e:	b13b      	cbz	r3, a650 <z_abort_timeout+0x26>
			remove_timeout(to);
    a640:	f7fe f8c2 	bl	87c8 <remove_timeout>
			ret = 0;
    a644:	2000      	movs	r0, #0
	__asm__ volatile(
    a646:	f384 8811 	msr	BASEPRI, r4
    a64a:	f3bf 8f6f 	isb	sy
}
    a64e:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    a650:	f06f 0015 	mvn.w	r0, #21
    a654:	e7f7      	b.n	a646 <z_abort_timeout+0x1c>

0000a656 <z_get_next_timeout_expiry>:
{
    a656:	b510      	push	{r4, lr}
	__asm__ volatile(
    a658:	f04f 0320 	mov.w	r3, #32
    a65c:	f3ef 8411 	mrs	r4, BASEPRI
    a660:	f383 8812 	msr	BASEPRI_MAX, r3
    a664:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    a668:	f7fe f88e 	bl	8788 <next_timeout>
	__asm__ volatile(
    a66c:	f384 8811 	msr	BASEPRI, r4
    a670:	f3bf 8f6f 	isb	sy
}
    a674:	bd10      	pop	{r4, pc}

0000a676 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    a676:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    a678:	f7fe f9a2 	bl	89c0 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    a67c:	bd08      	pop	{r3, pc}

0000a67e <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    a67e:	b108      	cbz	r0, a684 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    a680:	f7f9 bb28 	b.w	3cd4 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    a684:	4770      	bx	lr

0000a686 <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    a686:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    a68a:	bf08      	it	eq
    a68c:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    a690:	b538      	push	{r3, r4, r5, lr}
    a692:	460c      	mov	r4, r1
    a694:	4605      	mov	r5, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    a696:	d014      	beq.n	a6c2 <sys_clock_timeout_end_calc+0x3c>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    a698:	4308      	orrs	r0, r1
    a69a:	d103      	bne.n	a6a4 <sys_clock_timeout_end_calc+0x1e>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
    a69c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
    a6a0:	f7fe b98e 	b.w	89c0 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
    a6a4:	f06f 0001 	mvn.w	r0, #1
    a6a8:	1b40      	subs	r0, r0, r5
    a6aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    a6ae:	eb63 0101 	sbc.w	r1, r3, r1
    a6b2:	2900      	cmp	r1, #0
    a6b4:	da04      	bge.n	a6c0 <sys_clock_timeout_end_calc+0x3a>
		return sys_clock_tick_get() + MAX(1, dt);
    a6b6:	f7fe f983 	bl	89c0 <sys_clock_tick_get>
    a6ba:	1940      	adds	r0, r0, r5
    a6bc:	eb41 0104 	adc.w	r1, r1, r4
}
    a6c0:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
    a6c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    a6c6:	4601      	mov	r1, r0
    a6c8:	e7fa      	b.n	a6c0 <sys_clock_timeout_end_calc+0x3a>

0000a6ca <k_free>:
	if (ptr != NULL) {
    a6ca:	b120      	cbz	r0, a6d6 <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
    a6cc:	1f01      	subs	r1, r0, #4
    a6ce:	f850 0c04 	ldr.w	r0, [r0, #-4]
    a6d2:	f000 b856 	b.w	a782 <k_heap_free>
}
    a6d6:	4770      	bx	lr

0000a6d8 <k_heap_init>:
{
    a6d8:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    a6da:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    a6de:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    a6e2:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    a6e4:	f7fe bd6e 	b.w	91c4 <sys_heap_init>

0000a6e8 <k_heap_aligned_alloc>:
SYS_INIT_NAMED(statics_init_post, statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
    a6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a6ec:	b085      	sub	sp, #20
    a6ee:	e9dd a40e 	ldrd	sl, r4, [sp, #56]	; 0x38
    a6f2:	4607      	mov	r7, r0
    a6f4:	4688      	mov	r8, r1
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    a6f6:	4650      	mov	r0, sl
    a6f8:	4621      	mov	r1, r4
{
    a6fa:	4691      	mov	r9, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    a6fc:	f7ff ffc3 	bl	a686 <sys_clock_timeout_end_calc>
	void *ret = NULL;

	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
    a700:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    a704:	bf08      	it	eq
    a706:	f1ba 3fff 	cmpeq.w	sl, #4294967295	; 0xffffffff
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    a70a:	4605      	mov	r5, r0
    a70c:	460e      	mov	r6, r1
	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
    a70e:	bf04      	itt	eq
    a710:	f04f 35ff 	moveq.w	r5, #4294967295	; 0xffffffff
    a714:	f06f 4600 	mvneq.w	r6, #2147483648	; 0x80000000

	k_spinlock_key_t key = k_spin_lock(&h->lock);
    a718:	f107 0a14 	add.w	sl, r7, #20
	__asm__ volatile(
    a71c:	f04f 0320 	mov.w	r3, #32
    a720:	f3ef 8411 	mrs	r4, BASEPRI
    a724:	f383 8812 	msr	BASEPRI_MAX, r3
    a728:	f3bf 8f6f 	isb	sy
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    a72c:	f107 0b0c 	add.w	fp, r7, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
    a730:	464a      	mov	r2, r9
    a732:	4641      	mov	r1, r8
    a734:	4638      	mov	r0, r7
    a736:	f7fe fcde 	bl	90f6 <sys_heap_aligned_alloc>
    a73a:	9003      	str	r0, [sp, #12]
		now = sys_clock_tick_get();
    a73c:	f7fe f940 	bl	89c0 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
    a740:	9b03      	ldr	r3, [sp, #12]
    a742:	b13b      	cbz	r3, a754 <k_heap_aligned_alloc+0x6c>
	__asm__ volatile(
    a744:	f384 8811 	msr	BASEPRI, r4
    a748:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
    a74c:	4618      	mov	r0, r3
    a74e:	b005      	add	sp, #20
    a750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		    (ret != NULL) || ((end - now) <= 0)) {
    a754:	1a28      	subs	r0, r5, r0
    a756:	eb66 0101 	sbc.w	r1, r6, r1
    a75a:	2801      	cmp	r0, #1
    a75c:	f171 0200 	sbcs.w	r2, r1, #0
    a760:	dbf0      	blt.n	a744 <k_heap_aligned_alloc+0x5c>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    a762:	e9cd 0100 	strd	r0, r1, [sp]
    a766:	465a      	mov	r2, fp
    a768:	4621      	mov	r1, r4
    a76a:	4650      	mov	r0, sl
    a76c:	f7fd fdbc 	bl	82e8 <z_pend_curr>
	__asm__ volatile(
    a770:	f04f 0320 	mov.w	r3, #32
    a774:	f3ef 8411 	mrs	r4, BASEPRI
    a778:	f383 8812 	msr	BASEPRI_MAX, r3
    a77c:	f3bf 8f6f 	isb	sy
	return k;
    a780:	e7d6      	b.n	a730 <k_heap_aligned_alloc+0x48>

0000a782 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
    a782:	b538      	push	{r3, r4, r5, lr}
    a784:	4604      	mov	r4, r0
    a786:	f04f 0320 	mov.w	r3, #32
    a78a:	f3ef 8511 	mrs	r5, BASEPRI
    a78e:	f383 8812 	msr	BASEPRI_MAX, r3
    a792:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&h->lock);

	sys_heap_free(&h->heap, mem);
    a796:	f7fe fc76 	bl	9086 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
    a79a:	f104 000c 	add.w	r0, r4, #12
    a79e:	f7ff ff11 	bl	a5c4 <z_unpend_all>
    a7a2:	b130      	cbz	r0, a7b2 <k_heap_free+0x30>
		z_reschedule(&h->lock, key);
    a7a4:	4629      	mov	r1, r5
    a7a6:	f104 0014 	add.w	r0, r4, #20
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
    a7aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_reschedule(&h->lock, key);
    a7ae:	f7fd bdff 	b.w	83b0 <z_reschedule>
	__asm__ volatile(
    a7b2:	f385 8811 	msr	BASEPRI, r5
    a7b6:	f3bf 8f6f 	isb	sy
}
    a7ba:	bd38      	pop	{r3, r4, r5, pc}

0000a7bc <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    a7bc:	4770      	bx	lr
	...
