{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537509010414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537509010416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 21 01:50:04 2018 " "Processing started: Fri Sep 21 01:50:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537509010416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509010416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Acoustics -c Acoustics " "Command: quartus_sta Acoustics -c Acoustics" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509010417 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509010785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509017060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509017060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509017152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509017152 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ksr1 " "Entity dcfifo_ksr1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvt1 " "Entity dcfifo_mvt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1537509019592 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509019592 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/altera_reset_controller.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509019704 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509019757 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/ddr3_interface_p0.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/ddr3_interface_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509019772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509019849 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509019850 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509020823 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509020984 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537509021058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509021058 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537509021058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509021058 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509021092 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509021092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022040 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022041 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509022059 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509022059 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509022059 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022059 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509022061 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022061 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509022067 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509022121 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022481 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1537509022812 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.876 " "Worst-case setup slack is -3.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.876           -1222.408 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -3.876           -1222.408 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    1.538               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 sys_clk_p  " "    1.703               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.929               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    1.929               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.665               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    3.665               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.044               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    6.044               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.217               0.000 altera_reserved_tck  " "   10.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022827 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 sys_clk_p  " "    0.208               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.303               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.444               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "    0.491               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.537               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 altera_reserved_tck  " "    0.612               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.398               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    1.398               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509022967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509022967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.988 " "Worst-case recovery slack is 6.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.988               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    6.988               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    9.739               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.412               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   19.412               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.304               0.000 altera_reserved_tck  " "   29.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509023005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.055 " "Worst-case removal slack is 1.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.055               0.000 altera_reserved_tck  " "    1.055               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    1.126               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.342               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    1.342               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.397               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    1.397               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509023043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.166 " "Worst-case minimum pulse width slack is -1.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166            -447.620 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -1.166            -447.620 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.632               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk  " "    0.686               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.347               0.000 sys_clk_p  " "    3.347               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.907               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    5.907               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.474               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    7.474               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.580               0.000 altera_reserved_tck  " "   15.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.401               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   21.401               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509023064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509023064 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509023215 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509023215 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509023496 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509024344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.353 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026695 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509026695 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509026914 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509026914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.988 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 6.988" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027032 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509027032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.126 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.126" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509027160 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509027160 ""}
{ "Info" "0" "" "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027349 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027349 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|   0.82  0.809" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|   0.82  0.809" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027349 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.561     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.561     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027350 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 85C Model)                       \| -3.353  0.303" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                       \| -3.353  0.303" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027350 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  6.988  1.126" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  6.988  1.126" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027350 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.584  0.732" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.584  0.732" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027350 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.642  0.642" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.642  0.642" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027350 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.275  0.228" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.275  0.228" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027351 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|    0.3    0.3" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|    0.3    0.3" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027351 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027359 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509027718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509027854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509057158 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537509058589 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509058589 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537509058589 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509058589 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509058619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509058619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509059429 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509059430 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509059443 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509059443 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509059443 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509059443 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509059445 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509059445 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509059701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1537509059790 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509059790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.689 " "Worst-case setup slack is -3.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509059862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509059862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.689           -1168.623 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -3.689           -1168.623 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509059862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    1.633               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509059862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.726               0.000 sys_clk_p  " "    1.726               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509059862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.929               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    1.929               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509059862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.486               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    3.486               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509059862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.112               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    6.112               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509059862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.366               0.000 altera_reserved_tck  " "   10.366               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509059862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509059862 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509059876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 sys_clk_p  " "    0.337               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.347               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.473               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "    0.507               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.556               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 altera_reserved_tck  " "    0.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    1.308               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509060043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.341 " "Worst-case recovery slack is 7.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.341               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    7.341               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.002               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   10.002               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.512               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   19.512               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.499               0.000 altera_reserved_tck  " "   29.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509060145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.053 " "Worst-case removal slack is 1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    1.053               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 altera_reserved_tck  " "    1.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.262               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    1.262               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.268               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    1.268               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509060253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.166 " "Worst-case minimum pulse width slack is -1.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166            -467.806 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -1.166            -467.806 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.637               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk  " "    0.702               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.292               0.000 sys_clk_p  " "    3.292               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.839               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    5.839               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.471               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    7.471               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.599               0.000 altera_reserved_tck  " "   15.599               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.382               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   21.382               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509060331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509060331 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509060452 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509060452 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509060851 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509061641 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.113 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509063939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509063939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509063939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509063939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509063939 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509063939 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064211 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509064211 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 7.341 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 7.341" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064401 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509064401 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.053 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.053" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509064589 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509064589 ""}
{ "Info" "0" "" "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064813 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064813 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.794  0.818" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.794  0.818" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064814 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.608     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.608     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064814 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 0C Model)                        \| -3.113  0.347" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                        \| -3.113  0.347" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064814 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  7.341  1.053" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  7.341  1.053" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064814 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.657  0.735" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.657  0.735" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064815 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.626  0.626" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.626  0.626" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064815 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.287   0.24" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.287   0.24" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064815 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|   0.34   0.34" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|   0.34   0.34" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064815 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509064823 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509065324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509066574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509086660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537509087979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509087979 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537509087979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509087979 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509088011 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509088011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509088874 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509088874 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509088887 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509088887 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509088887 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509088887 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509088889 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509088889 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509088905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1537509088981 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509088981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.500 " "Worst-case setup slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500             -17.463 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -0.500             -17.463 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.566               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    2.566               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.575               0.000 sys_clk_p  " "    3.575               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.498               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    4.498               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.615               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    9.615               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.686               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   10.686               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.910               0.000 altera_reserved_tck  " "   13.910               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509089123 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509089139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 sys_clk_p  " "    0.138               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.156               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "    0.181               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.183               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.203               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    0.416               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509089387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.245 " "Worst-case recovery slack is 10.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.245               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "   10.245               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.512               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   12.512               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.116               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   21.116               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.219               0.000 altera_reserved_tck  " "   31.219               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509089553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.277 " "Worst-case removal slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 altera_reserved_tck  " "    0.277               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    0.421               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.440               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.567               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509089722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.174 " "Worst-case minimum pulse width slack is -0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174             -60.552 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -0.174             -60.552 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    1.122               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk  " "    1.139               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.900               0.000 sys_clk_p  " "    3.900               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.384               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    6.384               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.488               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    7.488               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.685               0.000 altera_reserved_tck  " "   15.685               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.026               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   22.026               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509089872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509089872 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 8.45 years or 2.66e+08 seconds. " "Worst-Case MTBF of Design is 8.45 years or 2.66e+08 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.178 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.178" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.267 ns " "Worst Case Available Settling Time: 2.267 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509089989 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509089989 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509090698 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509091519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.227 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.227" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094556 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509094556 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509094876 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509094876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.245 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.245" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095110 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509095110 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.355 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.355" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509095362 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509095362 ""}
{ "Info" "0" "" "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095646 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095646 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.906  0.915" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.906  0.915" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095646 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.038     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.038     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095646 ""}
{ "Warning" "0" "" "Core (Fast 1100mV 85C Model)                       \| -0.227  0.156" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                       \| -0.227  0.156" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095647 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 10.245  0.355" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 10.245  0.355" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095647 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.837  0.918" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.837  0.918" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095647 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.857  0.857" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.857  0.857" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095647 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.49  0.443" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.49  0.443" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095647 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.441  0.441" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.441  0.441" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095647 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509095655 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509096289 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537509097666 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509097666 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537509097666 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509097666 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537509097695 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509097695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509098494 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509098494 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509098507 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509098507 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1537509098507 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509098507 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537509098509 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509098509 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509098524 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1537509098599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509098599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.162 " "Worst-case setup slack is -0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509098801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509098801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -1.959 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -0.162              -1.959 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509098801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.584               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    2.584               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509098801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.709               0.000 sys_clk_p  " "    3.709               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509098801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.724               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    4.724               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509098801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.094               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "   10.094               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509098801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.017               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   11.017               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509098801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.233               0.000 altera_reserved_tck  " "   14.233               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509098801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509098801 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509098815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.142               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 sys_clk_p  " "    0.144               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "    0.151               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.174               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.193               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    0.397               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509099108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.839 " "Worst-case recovery slack is 10.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.839               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "   10.839               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.628               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   12.628               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.251               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   21.251               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.446               0.000 altera_reserved_tck  " "   31.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509099399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.240 " "Worst-case removal slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 altera_reserved_tck  " "    0.240               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.395               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    0.402               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.517               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509099686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.174 " "Worst-case minimum pulse width slack is -0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174             -60.552 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -0.174             -60.552 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    1.121               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk  " "    1.137               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.896               0.000 sys_clk_p  " "    3.896               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.385               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    6.385               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.487               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    7.487               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.729               0.000 altera_reserved_tck  " "   15.729               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.030               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   22.030               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1537509099933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509099933 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 0.000288 years or 9.06e+03 seconds. " "Worst-Case MTBF of Design is 0.000288 years or 9.06e+03 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.178 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.178" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.636 ns " "Worst Case Available Settling Time: 2.636 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1537509100062 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509100062 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509101337 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509102130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.194 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.194" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106116 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509106116 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106529 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509106529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.839 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509106822 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509106822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.319 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.319" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509107131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509107131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509107131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509107131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1537509107131 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509107131 ""}
{ "Info" "0" "" "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107485 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107486 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.889  0.923" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.889  0.923" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107486 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.041     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.041     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107486 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  0.194  0.142" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  0.194  0.142" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107486 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 10.839  0.319" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 10.839  0.319" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107487 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.828  0.931" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.828  0.931" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107487 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.875  0.875" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.875  0.875" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107487 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.493  0.446" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.493  0.446" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107487 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.441  0.441" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.441  0.441" 0 0 "TimeQuest Timing Analyzer" 0 0 1537509107487 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509108390 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509114788 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509114792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 46 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6364 " "Peak virtual memory: 6364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537509117055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 21 01:51:57 2018 " "Processing ended: Fri Sep 21 01:51:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537509117055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537509117055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537509117055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1537509117055 ""}
