# vlsi

* Run synthesis
* ![image](https://github.com/user-attachments/assets/8b207f8a-5b11-4e5f-a8eb-d5d9364365be)
* Run floorplan completed
* ![image](https://github.com/user-attachments/assets/75444dd9-1b18-48c5-8e70-2bca21373fcf)

  
