// Seed: 1962142965
module module_0 (
    input wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    input uwire id_3
);
  wire id_5;
  assign module_1.id_6 = 0;
  logic id_6;
  ;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    output tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wire id_6,
    output wire id_7
    , id_10,
    input tri id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_8
  );
  wire id_12;
  ;
endmodule
