Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f705cb6321864026992984f1cbfe23f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_test_tb_behav xil_defaultlib.led_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port x [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sim_1/new/led_test_tb.v:40]
ERROR: [VRFC 10-851] illegal output port connection to clk [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sim_1/new/led_test_tb.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_test.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_test.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
