Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 24 16:02:06 2021
| Host         : DESKTOP-JCIFBS1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ESFATop_timing_summary_routed.rpt -pb ESFATop_timing_summary_routed.pb -rpx ESFATop_timing_summary_routed.rpx -warn_on_violation
| Design       : ESFATop
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.186        0.000                      0                   72        0.152        0.000                      0                   72       13.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 14.000}     28.000          35.714          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.186        0.000                      0                   72        0.152        0.000                      0                   72       13.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 UART0/tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART_TXD
                            (output port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 3.944ns (70.161%)  route 1.677ns (29.839%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.000ns
  Clock Path Skew:        -5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 28.000 - 28.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.631     5.158    UART0/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  UART0/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  UART0/tx_out_reg/Q
                         net (fo=1, routed)           1.677     7.291    UART_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    10.779 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    10.779    UART_TXD
    R12                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
                         clock pessimism              0.000    28.000    
                         clock uncertainty           -0.035    27.965    
                         output delay               -14.000    13.965    
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             13.775ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.529ns (31.420%)  route 1.154ns (68.580%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 29.480 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 r  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 r  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.935    15.351    UART0/UART_RXD_IBUF
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.056    15.407 r  UART0/rx_clk[8]_i_2/O
                         net (fo=1, routed)           0.219    15.626    UART0/rx_clk[8]_i_2_n_0
    SLICE_X5Y4           LUT3 (Prop_lut3_I2_O)        0.056    15.682 r  UART0/rx_clk[8]_i_1/O
                         net (fo=1, routed)           0.000    15.682    UART0/rx_clk_0[8]
    SLICE_X5Y4           FDSE                                         r  UART0/rx_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    29.480    UART0/clk_IBUF_BUFG
    SLICE_X5Y4           FDSE                                         r  UART0/rx_clk_reg[8]/C
                         clock pessimism              0.000    29.480    
                         clock uncertainty           -0.035    29.445    
    SLICE_X5Y4           FDSE (Setup_fdse_C_D)        0.013    29.458    UART0/rx_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         29.458    
                         arrival time                         -15.682    
  -------------------------------------------------------------------
                         slack                                 13.775    

Slack (MET) :             13.778ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.529ns (31.461%)  route 1.152ns (68.539%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.987    15.403    UART0/UART_RXD_IBUF
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.056    15.459 r  UART0/rx_clk[0]_i_2/O
                         net (fo=1, routed)           0.165    15.624    UART0/rx_clk[0]_i_2_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.056    15.680 r  UART0/rx_clk[0]_i_1/O
                         net (fo=1, routed)           0.000    15.680    UART0/rx_clk_0[0]
    SLICE_X5Y2           FDRE                                         r  UART0/rx_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  UART0/rx_clk_reg[0]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.013    29.459    UART0/rx_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         29.459    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 13.778    

Slack (MET) :             13.843ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.533ns (32.149%)  route 1.124ns (67.851%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 29.480 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 r  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 r  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.928    15.344    UART0/UART_RXD_IBUF
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.056    15.400 r  UART0/rx_clk[7]_i_2/O
                         net (fo=1, routed)           0.196    15.597    UART0/rx_clk[7]_i_2_n_0
    SLICE_X6Y4           LUT3 (Prop_lut3_I2_O)        0.060    15.657 r  UART0/rx_clk[7]_i_1/O
                         net (fo=1, routed)           0.000    15.657    UART0/rx_clk_0[7]
    SLICE_X6Y4           FDRE                                         r  UART0/rx_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    29.480    UART0/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  UART0/rx_clk_reg[7]/C
                         clock pessimism              0.000    29.480    
                         clock uncertainty           -0.035    29.445    
    SLICE_X6Y4           FDRE (Setup_fdre_C_D)        0.055    29.500    UART0/rx_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         29.500    
                         arrival time                         -15.657    
  -------------------------------------------------------------------
                         slack                                 13.843    

Slack (MET) :             13.849ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.613ns (38.048%)  route 0.997ns (61.951%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.647    15.064    UART0/UART_RXD_IBUF
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.056    15.120 r  UART0/rx_sample_countdown[3]_i_2/O
                         net (fo=3, routed)           0.350    15.470    UART0/rx_sample_countdown[3]_i_2_n_0
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.140    15.610 r  UART0/rx_sample_countdown[1]_i_1/O
                         net (fo=1, routed)           0.000    15.610    UART0/rx_sample_countdown[1]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[1]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.014    29.460    UART0/rx_sample_countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         29.460    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                 13.849    

Slack (MET) :             13.871ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.613ns (38.048%)  route 0.997ns (61.951%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.647    15.064    UART0/UART_RXD_IBUF
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.056    15.120 r  UART0/rx_sample_countdown[3]_i_2/O
                         net (fo=3, routed)           0.350    15.470    UART0/rx_sample_countdown[3]_i_2_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I3_O)        0.140    15.610 r  UART0/rx_sample_countdown[2]_i_1/O
                         net (fo=1, routed)           0.000    15.610    UART0/rx_sample_countdown[2]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[2]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.036    29.482    UART0/rx_sample_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         29.482    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                 13.871    

Slack (MET) :             13.929ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.529ns (34.118%)  route 1.021ns (65.882%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 29.480 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.850    15.266    UART0/UART_RXD_IBUF
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.056    15.322 r  UART0/rx_clk[5]_i_2/O
                         net (fo=1, routed)           0.171    15.493    UART0/rx_clk[5]_i_2_n_0
    SLICE_X6Y4           LUT3 (Prop_lut3_I2_O)        0.056    15.549 r  UART0/rx_clk[5]_i_1/O
                         net (fo=1, routed)           0.000    15.549    UART0/rx_clk_0[5]
    SLICE_X6Y4           FDRE                                         r  UART0/rx_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    29.480    UART0/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  UART0/rx_clk_reg[5]/C
                         clock pessimism              0.000    29.480    
                         clock uncertainty           -0.035    29.445    
    SLICE_X6Y4           FDRE (Setup_fdre_C_D)        0.034    29.479    UART0/rx_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         29.479    
                         arrival time                         -15.549    
  -------------------------------------------------------------------
                         slack                                 13.929    

Slack (MET) :             13.985ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.533ns (35.591%)  route 0.964ns (64.409%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 r  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 r  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.775    15.191    UART0/UART_RXD_IBUF
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.056    15.247 r  UART0/rx_clk[2]_i_2/O
                         net (fo=1, routed)           0.189    15.436    UART0/rx_clk[2]_i_2_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.060    15.496 r  UART0/rx_clk[2]_i_1/O
                         net (fo=1, routed)           0.000    15.496    UART0/rx_clk_0[2]
    SLICE_X5Y2           FDRE                                         r  UART0/rx_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  UART0/rx_clk_reg[2]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.036    29.482    UART0/rx_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         29.482    
                         arrival time                         -15.496    
  -------------------------------------------------------------------
                         slack                                 13.985    

Slack (MET) :             14.020ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.473ns (32.412%)  route 0.986ns (67.588%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 29.480 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 r  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 r  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.986    15.402    UART0/UART_RXD_IBUF
    SLICE_X6Y3           LUT6 (Prop_lut6_I4_O)        0.056    15.458 r  UART0/rx_clk[1]_i_1/O
                         net (fo=1, routed)           0.000    15.458    UART0/rx_clk_0[1]
    SLICE_X6Y3           FDRE                                         r  UART0/rx_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590    29.480    UART0/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  UART0/rx_clk_reg[1]/C
                         clock pessimism              0.000    29.480    
                         clock uncertainty           -0.035    29.445    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.034    29.479    UART0/rx_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         29.479    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 14.020    

Slack (MET) :             14.020ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.613ns (42.570%)  route 0.826ns (57.430%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            14.000ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 29.481 - 28.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 f  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.417    14.417 f  UART_RXD_IBUF_inst/O
                         net (fo=20, routed)          0.647    15.064    UART0/UART_RXD_IBUF
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.056    15.120 r  UART0/rx_sample_countdown[3]_i_2/O
                         net (fo=3, routed)           0.179    15.299    UART0/rx_sample_countdown[3]_i_2_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.140    15.439 r  UART0/rx_sample_countdown[3]_i_1/O
                         net (fo=1, routed)           0.000    15.439    UART0/rx_sample_countdown[3]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
    P14                                               0.000    28.000 r  clk (IN)
                         net (fo=0)                   0.000    28.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233    28.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    28.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591    29.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[3]/C
                         clock pessimism              0.000    29.481    
                         clock uncertainty           -0.035    29.446    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.014    29.460    UART0/rx_sample_countdown_reg[3]
  -------------------------------------------------------------------
                         required time                         29.460    
                         arrival time                         -15.439    
  -------------------------------------------------------------------
                         slack                                 14.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART0/tx_bits_remaining_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.482    UART0/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  UART0/tx_bits_remaining_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.623 f  UART0/tx_bits_remaining_reg[3]/Q
                         net (fo=3, routed)           0.070     1.692    UART0/tx_bits_remaining_reg_n_0_[3]
    SLICE_X0Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.737 r  UART0/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.737    UART0/tx_out_i_2_n_0
    SLICE_X0Y2           FDRE                                         r  UART0/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.997    UART0/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  UART0/tx_out_reg/C
                         clock pessimism             -0.502     1.495    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.091     1.586    UART0/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 UART0/rx_sample_countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.061%)  route 0.134ns (41.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  UART0/rx_sample_countdown_reg[0]/Q
                         net (fo=5, routed)           0.134     1.756    UART0/rx_sample_countdown_reg_n_0_[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  UART0/rx_sample_countdown[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    UART0/rx_sample_countdown[0]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[0]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.091     1.572    UART0/rx_sample_countdown_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 UART0/rx_sample_countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  UART0/rx_sample_countdown_reg[0]/Q
                         net (fo=5, routed)           0.170     1.792    UART0/rx_sample_countdown_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I1_O)        0.043     1.835 r  UART0/rx_sample_countdown[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    UART0/rx_sample_countdown[2]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[2]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.107     1.588    UART0/rx_sample_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UART0/tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/tx_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.182%)  route 0.177ns (48.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.482    UART0/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  UART0/tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  UART0/tx_state_reg[0]/Q
                         net (fo=21, routed)          0.177     1.800    UART0/tx_state[0]
    SLICE_X3Y1           LUT5 (Prop_lut5_I3_O)        0.045     1.845 r  UART0/tx_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    UART0/tx_clk[5]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  UART0/tx_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.997    UART0/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  UART0/tx_clk_reg[5]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.091     1.589    UART0/tx_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 UART0/recv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.525%)  route 0.154ns (42.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  UART0/recv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164     1.645 f  UART0/recv_state_reg[0]/Q
                         net (fo=26, routed)          0.154     1.799    UART0/recv_state_reg_n_0_[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  UART0/rx_sample_countdown[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    UART0/rx_sample_countdown[3]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[3]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.092     1.586    UART0/rx_sample_countdown_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 UART0/tx_bits_remaining_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/tx_bits_remaining_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.192ns (53.114%)  route 0.169ns (46.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.482    UART0/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  UART0/tx_bits_remaining_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  UART0/tx_bits_remaining_reg[0]/Q
                         net (fo=6, routed)           0.169     1.792    UART0/tx_bits_remaining_reg_n_0_[0]
    SLICE_X1Y2           LUT5 (Prop_lut5_I1_O)        0.051     1.843 r  UART0/tx_bits_remaining[3]_i_2/O
                         net (fo=1, routed)           0.000     1.843    UART0/tx_bits_remaining[3]_i_2_n_0
    SLICE_X1Y2           FDRE                                         r  UART0/tx_bits_remaining_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.997    UART0/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  UART0/tx_bits_remaining_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.102     1.584    UART0/tx_bits_remaining_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/rx_sample_countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_sample_countdown_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  UART0/rx_sample_countdown_reg[0]/Q
                         net (fo=5, routed)           0.170     1.792    UART0/rx_sample_countdown_reg_n_0_[0]
    SLICE_X3Y4           LUT4 (Prop_lut4_I1_O)        0.045     1.837 r  UART0/rx_sample_countdown[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    UART0/rx_sample_countdown[1]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  UART0/rx_sample_countdown_reg[1]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.092     1.573    UART0/rx_sample_countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART0/rx_bits_remaining_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/rx_bits_remaining_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  UART0/rx_bits_remaining_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  UART0/rx_bits_remaining_reg[1]/Q
                         net (fo=4, routed)           0.177     1.822    UART0/rx_bits_remaining_reg_n_0_[1]
    SLICE_X2Y3           LUT5 (Prop_lut5_I2_O)        0.045     1.867 r  UART0/rx_bits_remaining[3]_i_2/O
                         net (fo=1, routed)           0.000     1.867    UART0/rx_bits_remaining[3]_i_2_n_0
    SLICE_X2Y3           FDRE                                         r  UART0/rx_bits_remaining_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  UART0/rx_bits_remaining_reg[3]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121     1.602    UART0/rx_bits_remaining_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 UART0/tx_bits_remaining_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/tx_bits_remaining_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.878%)  route 0.192ns (51.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.482    UART0/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  UART0/tx_bits_remaining_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  UART0/tx_bits_remaining_reg[0]/Q
                         net (fo=6, routed)           0.192     1.815    UART0/tx_bits_remaining_reg_n_0_[0]
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.043     1.858 r  UART0/tx_bits_remaining[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    UART0/tx_bits_remaining[2]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  UART0/tx_bits_remaining_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.997    UART0/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  UART0/tx_bits_remaining_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.107     1.589    UART0/tx_bits_remaining_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 UART0/recv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART0/recv_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.475%)  route 0.223ns (54.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.481    UART0/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  UART0/recv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  UART0/recv_state_reg[1]/Q
                         net (fo=27, routed)          0.223     1.845    UART0/recv_state_reg_n_0_[1]
    SLICE_X2Y4           LUT6 (Prop_lut6_I2_O)        0.045     1.890 r  UART0/recv_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    UART0/recv_state[2]
    SLICE_X2Y4           FDRE                                         r  UART0/recv_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.996    UART0/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  UART0/recv_state_reg[2]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.120     1.617    UART0/recv_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 14.000 }
Period(ns):         28.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         28.000      25.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X3Y3     xmitnow_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X2Y4     UART0/recv_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X3Y3     UART0/recv_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X2Y4     UART0/recv_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X2Y3     UART0/rx_bits_remaining_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X2Y3     UART0/rx_bits_remaining_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X2Y3     UART0/rx_bits_remaining_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X2Y3     UART0/rx_bits_remaining_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         28.000      27.000     SLICE_X5Y2     UART0/rx_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y3     xmitnow_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y3     xmitnow_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     UART0/recv_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     UART0/recv_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y3     UART0/recv_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y3     UART0/recv_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     UART0/recv_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     UART0/recv_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y3     UART0/rx_bits_remaining_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y3     UART0/rx_bits_remaining_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y3     xmitnow_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y3     xmitnow_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     UART0/recv_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     UART0/recv_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y3     UART0/recv_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X3Y3     UART0/recv_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     UART0/recv_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y4     UART0/recv_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y3     UART0/rx_bits_remaining_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X2Y3     UART0/rx_bits_remaining_reg[0]/C



