{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 09:00:16 2024 " "Info: Processing started: Wed Jan 24 09:00:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380_MAXV_v001 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380_MAXV_v001" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_ctrl_encoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f0_ctrl_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F0_ctrl_encoder-select_mode " "Info: Found design unit 1: F0_ctrl_encoder-select_mode" {  } { { "F0_ctrl_encoder.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F0_ctrl_encoder.vhd" 62 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F0_ctrl_encoder " "Info: Found entity 1: F0_ctrl_encoder" {  } { { "F0_ctrl_encoder.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F0_ctrl_encoder.vhd" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa2380_maxv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aa2380_maxv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AA2380_MAXV " "Info: Found entity 1: AA2380_MAXV" {  } { { "AA2380_MAXV.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/AA2380_MAXV.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_adcx2_distributedread.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_adcx2_distributedread.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_ADCx2_DistributedRead-Behavioral " "Info: Found design unit 1: F1_ADCx2_DistributedRead-Behavioral" {  } { { "F1_ADCx2_DistributedRead.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_ADCx2_DistributedRead.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_ADCx2_DistributedRead " "Info: Found entity 1: F1_ADCx2_DistributedRead" {  } { { "F1_ADCx2_DistributedRead.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_ADCx2_DistributedRead.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f2_leds_decoders.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f2_leds_decoders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F2_leds_decoders-Behavioral " "Info: Found design unit 1: F2_leds_decoders-Behavioral" {  } { { "F2_leds_decoders.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F2_leds_decoders.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F2_leds_decoders " "Info: Found entity 1: F2_leds_decoders" {  } { { "F2_leds_decoders.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F2_leds_decoders.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f3_digital_hpf.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f3_digital_hpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F3_digital_HPF-Behavioral " "Info: Found design unit 1: F3_digital_HPF-Behavioral" {  } { { "F3_digital_HPF.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F3_digital_HPF.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F3_digital_HPF " "Info: Found entity 1: F3_digital_HPF" {  } { { "F3_digital_HPF.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F3_digital_HPF.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f4_lr_datamux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f4_lr_datamux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F4_LR_DATAMUX-Behavioral " "Info: Found design unit 1: F4_LR_DATAMUX-Behavioral" {  } { { "F4_LR_DATAMUX.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F4_LR_DATAMUX.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F4_LR_DATAMUX " "Info: Found entity 1: F4_LR_DATAMUX" {  } { { "F4_LR_DATAMUX.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F4_LR_DATAMUX.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f3_digital_hpf_fast.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f3_digital_hpf_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F3_digital_HPF_fast-Behavioral " "Info: Found design unit 1: F3_digital_HPF_fast-Behavioral" {  } { { "F3_digital_HPF_fast.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F3_digital_HPF_fast.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F3_digital_HPF_fast " "Info: Found entity 1: F3_digital_HPF_fast" {  } { { "F3_digital_HPF_fast.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F3_digital_HPF_fast.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f5_parr_to_i2s.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f5_parr_to_i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F5_Parr_to_I2S-Behavioral " "Info: Found design unit 1: F5_Parr_to_I2S-Behavioral" {  } { { "F5_Parr_to_I2S.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F5_Parr_to_I2S.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F5_Parr_to_I2S " "Info: Found entity 1: F5_Parr_to_I2S" {  } { { "F5_Parr_to_I2S.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F5_Parr_to_I2S.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f7_ready.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f7_ready.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F7_Ready-Behavioral " "Info: Found design unit 1: F7_Ready-Behavioral" {  } { { "F7_Ready.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F7_Ready.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F7_Ready " "Info: Found entity 1: F7_Ready" {  } { { "F7_Ready.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F7_Ready.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f8_spdif_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f8_spdif_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F8_SPDIF_TX-behavioral " "Info: Found design unit 1: F8_SPDIF_TX-behavioral" {  } { { "F8_SPDIF_TX.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F8_SPDIF_TX.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F8_SPDIF_TX " "Info: Found entity 1: F8_SPDIF_TX" {  } { { "F8_SPDIF_TX.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F8_SPDIF_TX.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f6_sdrwidget.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f6_sdrwidget.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F6_SDRwidget-Behavioral " "Info: Found design unit 1: F6_SDRwidget-Behavioral" {  } { { "F6_SDRwidget.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F6_SDRwidget.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F6_SDRwidget " "Info: Found entity 1: F6_SDRwidget" {  } { { "F6_SDRwidget.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F6_SDRwidget.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f9_adcx2_fastread.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f9_adcx2_fastread.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F9_ADCx2_FastRead-Behavioral " "Info: Found design unit 1: F9_ADCx2_FastRead-Behavioral" {  } { { "F9_ADCx2_FastRead.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F9_ADCx2_FastRead.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F9_ADCx2_FastRead " "Info: Found entity 1: F9_ADCx2_FastRead" {  } { { "F9_ADCx2_FastRead.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F9_ADCx2_FastRead.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f10_max10link.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f10_max10link.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F10_MAX10Link-Behavioral " "Info: Found design unit 1: F10_MAX10Link-Behavioral" {  } { { "F10_MAX10Link.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F10_MAX10Link.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F10_MAX10Link " "Info: Found entity 1: F10_MAX10Link" {  } { { "F10_MAX10Link.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F10_MAX10Link.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_adcx2_distributedreadavg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_adcx2_distributedreadavg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_ADCx2_DistributedReadAVG-Behavioral " "Info: Found design unit 1: F1_ADCx2_DistributedReadAVG-Behavioral" {  } { { "F1_ADCx2_DistributedReadAVG.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_ADCx2_DistributedReadAVG.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_ADCx2_DistributedReadAVG " "Info: Found entity 1: F1_ADCx2_DistributedReadAVG" {  } { { "F1_ADCx2_DistributedReadAVG.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_ADCx2_DistributedReadAVG.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f3_autozero.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f3_autozero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F3_AutoZero-Behavioral " "Info: Found design unit 1: F3_AutoZero-Behavioral" {  } { { "F3_AutoZero.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F3_AutoZero.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F3_AutoZero " "Info: Found entity 1: F3_AutoZero" {  } { { "F3_AutoZero.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F3_AutoZero.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f3_autozeros.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f3_autozeros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F3_AutoZeroS-Behavioral " "Info: Found design unit 1: F3_AutoZeroS-Behavioral" {  } { { "F3_AutoZeroS.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F3_AutoZeroS.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F3_AutoZeroS " "Info: Found entity 1: F3_AutoZeroS" {  } { { "F3_AutoZeroS.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F3_AutoZeroS.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coderread_v3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file coderread_v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CoderRead_v3-Attenuator " "Info: Found design unit 1: CoderRead_v3-Attenuator" {  } { { "CoderRead_v3.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/CoderRead_v3.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CoderRead_v3 " "Info: Found entity 1: CoderRead_v3" {  } { { "CoderRead_v3.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/CoderRead_v3.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f14_slaveio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f14_slaveio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F14_slaveio-behavioral " "Info: Found design unit 1: F14_slaveio-behavioral" {  } { { "F14_slaveio.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F14_slaveio.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F14_slaveio " "Info: Found entity 1: F14_slaveio" {  } { { "F14_slaveio.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F14_slaveio.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f13_spi_master_16io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f13_spi_master_16io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F13_SPI_master_16io-behavioral " "Info: Found design unit 1: F13_SPI_master_16io-behavioral" {  } { { "F13_SPI_master_16io.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F13_SPI_master_16io.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F13_SPI_master_16io " "Info: Found entity 1: F13_SPI_master_16io" {  } { { "F13_SPI_master_16io.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F13_SPI_master_16io.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f12_spi_slave_32io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f12_spi_slave_32io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F12_SPI_slave_32io-behavioral " "Info: Found design unit 1: F12_SPI_slave_32io-behavioral" {  } { { "F12_SPI_slave_32io.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F12_SPI_slave_32io.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F12_SPI_slave_32io " "Info: Found entity 1: F12_SPI_slave_32io" {  } { { "F12_SPI_slave_32io.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F12_SPI_slave_32io.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_spio.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_spio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_SPIO " "Info: Found entity 1: TEST_SPIO" {  } { { "TEST_SPIO.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/TEST_SPIO.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f13_spi_master_32io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f13_spi_master_32io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F13_SPI_master_32io-behavioral " "Info: Found design unit 1: F13_SPI_master_32io-behavioral" {  } { { "F13_SPI_master_32io.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F13_SPI_master_32io.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F13_SPI_master_32io " "Info: Found entity 1: F13_SPI_master_32io" {  } { { "F13_SPI_master_32io.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F13_SPI_master_32io.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodes-Behavioral " "Info: Found design unit 1: F1_readADC_multimodes-Behavioral" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodes " "Info: Found entity 1: F1_readADC_multimodes" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testclkdivider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file testclkdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTclkdivider-Behavioral " "Info: Found design unit 1: TESTclkdivider-Behavioral" {  } { { "TESTclkdivider.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/TESTclkdivider.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TESTclkdivider " "Info: Found entity 1: TESTclkdivider" {  } { { "TESTclkdivider.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/TESTclkdivider.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fxx_clockenable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fxx_clockenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FXX_ClockEnable-Behavioral " "Info: Found design unit 1: FXX_ClockEnable-Behavioral" {  } { { "FXX_ClockEnable.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/FXX_ClockEnable.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FXX_ClockEnable " "Info: Found entity 1: FXX_ClockEnable" {  } { { "FXX_ClockEnable.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/FXX_ClockEnable.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADC-Behavioral " "Info: Found design unit 1: F20_EmulateADC-Behavioral" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADC " "Info: Found entity 1: F20_EmulateADC" {  } { { "F20_EmulateADC.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F20_EmulateADC.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f00_testadc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f00_testadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F00_TestADC " "Info: Found entity 1: F00_TestADC" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" ".gdf " "Warning: Can't analyze file -- file .gdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "F00_TestADC " "Info: Elaborating entity \"F00_TestADC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F1_readADC_multimodes F1_readADC_multimodes:inst2 " "Info: Elaborating entity \"F1_readADC_multimodes\" for hierarchy \"F1_readADC_multimodes:inst2\"" {  } { { "F00_TestADC.bdf" "inst2" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 24 904 1120 536 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F20_EmulateADC F20_EmulateADC:inst " "Info: Elaborating entity \"F20_EmulateADC\" for hierarchy \"F20_EmulateADC:inst\"" {  } { { "F00_TestADC.bdf" "inst" { Schematic "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 24 256 488 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F1_readADC_multimodes:inst2\|ReadCLK~synth " "Warning: Found clock multiplexer F1_readADC_multimodes:inst2\|ReadCLK~synth" {  } {  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F1_readADC_multimodes:inst2\|Mux15 " "Warning: Found clock multiplexer F1_readADC_multimodes:inst2\|Mux15" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 286 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F1_readADC_multimodes:inst2\|SEL_RDCLK~synth " "Warning: Found clock multiplexer F1_readADC_multimodes:inst2\|SEL_RDCLK~synth" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F1_readADC_multimodes:inst2\|SEL_RDCLK~synth " "Warning: Found clock multiplexer F1_readADC_multimodes:inst2\|SEL_RDCLK~synth" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F1_readADC_multimodes:inst2\|SEL_RDCLK~synth " "Warning: Found clock multiplexer F1_readADC_multimodes:inst2\|SEL_RDCLK~synth" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F1_readADC_multimodes:inst2\|SEL_RDCLK~synth " "Warning: Found clock multiplexer F1_readADC_multimodes:inst2\|SEL_RDCLK~synth" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 85 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F1_readADC_multimodes:inst2\|Mux16 " "Warning: Found clock multiplexer F1_readADC_multimodes:inst2\|Mux16" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 297 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F1_readADC_multimodes:inst2\|Mux8 " "Warning: Found clock multiplexer F1_readADC_multimodes:inst2\|Mux8" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 211 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "F1_readADC_multimodes:inst2\|Mux9 " "Warning: Found clock multiplexer F1_readADC_multimodes:inst2\|Mux9" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 222 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "F1_readADC_multimodes:inst2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"F1_readADC_multimodes:inst2\|Div0\"" {  } { { "F1_readADC_multimodes.vhd" "Div0" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 471 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F1_readADC_multimodes:inst2\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"F1_readADC_multimodes:inst2\|lpm_divide:Div0\"" {  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 471 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F1_readADC_multimodes:inst2\|lpm_divide:Div0 " "Info: Instantiated megafunction \"F1_readADC_multimodes:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "F1_readADC_multimodes.vhd" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodes.vhd" 471 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Info: Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/lpm_divide_ovl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Info: Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/Quartus/9.1/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 35 " "Info: 35 registers lost all their fanouts during netlist optimizations. The first 35 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|Busy_count\[4\] " "Info: Register \"F20_EmulateADC:inst\|Busy_count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|Busy_count\[3\] " "Info: Register \"F20_EmulateADC:inst\|Busy_count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|Busy_count\[2\] " "Info: Register \"F20_EmulateADC:inst\|Busy_count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|Busy_count\[5\] " "Info: Register \"F20_EmulateADC:inst\|Busy_count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|Busy_count\[1\] " "Info: Register \"F20_EmulateADC:inst\|Busy_count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|Busy_count\[0\] " "Info: Register \"F20_EmulateADC:inst\|Busy_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|Busy_end " "Info: Register \"F20_EmulateADC:inst\|Busy_end\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[0\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SCK_count\[5\] " "Info: Register \"F20_EmulateADC:inst\|SCK_count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SCK_count\[4\] " "Info: Register \"F20_EmulateADC:inst\|SCK_count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SCK_count\[3\] " "Info: Register \"F20_EmulateADC:inst\|SCK_count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SCK_count\[2\] " "Info: Register \"F20_EmulateADC:inst\|SCK_count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SCK_count\[1\] " "Info: Register \"F20_EmulateADC:inst\|SCK_count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SCK_count\[0\] " "Info: Register \"F20_EmulateADC:inst\|SCK_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[21\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[20\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[19\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[18\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[17\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[16\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[15\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[14\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[13\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[12\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[11\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[10\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[9\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[8\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[7\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[6\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[5\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[4\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[3\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[2\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "F20_EmulateADC:inst\|SRDATA\[1\] " "Info: Register \"F20_EmulateADC:inst\|SRDATA\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Info: Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Info: Implemented 32 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Info: Implemented 77 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Info: Implemented 297 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 09:00:19 2024 " "Info: Processing ended: Wed Jan 24 09:00:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
