Flow report for rc4
Wed Jun 12 15:48:16 2024
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Wed Jun 12 15:48:16 2024       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; shared_s_access                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC7C7F23C8                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 85                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/12/2024 15:37:19 ;
; Main task         ; Compilation         ;
; Revision Name     ; rc4                 ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                ;
+-------------------------------------+----------------------------------------+---------------+-----------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name     ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-----------------+----------------+
; COMPILER_SIGNATURE_ID               ; 27214213953951.171823183920600         ; --            ; --              ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --              ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --              ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --              ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --              ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --              ; --             ;
; MISC_FILE                           ; s_memory.cmp                           ; --            ; --              ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; shared_s_access ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; shared_s_access ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; shared_s_access ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --              ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --              ; --             ;
; TOP_LEVEL_ENTITY                    ; shared_s_access                        ; rc4           ; --              ; --             ;
+-------------------------------------+----------------------------------------+---------------+-----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:06     ; 1.0                     ; 4850 MB             ; 00:00:05                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4713 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4718 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4714 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4718 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4714 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4718 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4714 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4718 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4714 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4718 MB             ; 00:00:00                           ;
; Total                ; 00:00:08     ; --                      ; --                  ; 00:00:05                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ryan-Desktop     ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_access_simulation.vwf --testbench_file=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/shared_access_simulation.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/ rc4 -c rc4
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_access_simulation.vwf --testbench_file=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/shared_access_simulation.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/ rc4 -c rc4
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_access_simulation.vwf --testbench_file=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/shared_access_simulation.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/ rc4 -c rc4
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_access_simulation.vwf --testbench_file=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/shared_access_simulation.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/ rc4 -c rc4
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_access_simulation.vwf --testbench_file=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/shared_access_simulation.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Ryan/Documents/GitHub/CPEN311---LAB04/template_de1soc/simulation/qsim/ rc4 -c rc4



