<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver axipcie v3_0: XAxiPcie_Config Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XAxiPcie_Config Struct Reference</h1><!-- doxytag: class="XAxiPcie_Config" -->
<p><code>#include &lt;xaxipcie.h&gt;</code></p>

<p><a href="struct_x_axi_pcie___config-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u16&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___config.html#a7fa7646a84832e59c778204a1e5b8403">DeviceId</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___config.html#aeaae24c4d235e2804e1b074fbbb8f334">BaseAddress</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___config.html#acc17a390741f66b2be44f17ef6e983d6">LocalBarsNum</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___config.html#a57ad5737694668f53134af341ccf9428">IncludeBarOffsetReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___config.html#a9cf8eebd3200725c2102ea9c1a5aea28">IncludeRootComplex</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This typedef contains IP hardware configuration information. </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="aeaae24c4d235e2804e1b074fbbb8f334"></a><!-- doxytag: member="XAxiPcie_Config::BaseAddress" ref="aeaae24c4d235e2804e1b074fbbb8f334" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_pcie___config.html#aeaae24c4d235e2804e1b074fbbb8f334">XAxiPcie_Config::BaseAddress</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Register base address </p>

</div>
</div>
<a class="anchor" id="a7fa7646a84832e59c778204a1e5b8403"></a><!-- doxytag: member="XAxiPcie_Config::DeviceId" ref="a7fa7646a84832e59c778204a1e5b8403" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 <a class="el" href="struct_x_axi_pcie___config.html#a7fa7646a84832e59c778204a1e5b8403">XAxiPcie_Config::DeviceId</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unique ID of PCIe IP </p>

</div>
</div>
<a class="anchor" id="a57ad5737694668f53134af341ccf9428"></a><!-- doxytag: member="XAxiPcie_Config::IncludeBarOffsetReg" ref="a57ad5737694668f53134af341ccf9428" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_axi_pcie___config.html#a57ad5737694668f53134af341ccf9428">XAxiPcie_Config::IncludeBarOffsetReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Are BAR Offset registers built in hardware </p>

</div>
</div>
<a class="anchor" id="a9cf8eebd3200725c2102ea9c1a5aea28"></a><!-- doxytag: member="XAxiPcie_Config::IncludeRootComplex" ref="a9cf8eebd3200725c2102ea9c1a5aea28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_axi_pcie___config.html#a9cf8eebd3200725c2102ea9c1a5aea28">XAxiPcie_Config::IncludeRootComplex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Is IP built as root complex </p>

</div>
</div>
<a class="anchor" id="acc17a390741f66b2be44f17ef6e983d6"></a><!-- doxytag: member="XAxiPcie_Config::LocalBarsNum" ref="acc17a390741f66b2be44f17ef6e983d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_axi_pcie___config.html#acc17a390741f66b2be44f17ef6e983d6">XAxiPcie_Config::LocalBarsNum</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xaxipcie_8h.html">xaxipcie.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

