

================================================================
== Vitis HLS Report for 'runTrainAfterInit'
================================================================
* Date:           Tue Sep 27 18:01:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.597 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       25|      267|  0.500 us|  5.340 us|   21|  247|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |                 |              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |read_train_1_U0  |read_train_1  |       20|       20|   0.400 us|  0.400 us|   20|   20|       no|
        |insert_point_U0  |insert_point  |        4|      246|  80.000 ns|  4.920 us|    4|  246|       no|
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|     891|    612|    -|
|Instance         |        0|  125|   33211|  37265|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  125|   34113|  38026|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   56|      32|     71|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-----+-------+-------+-----+
    |     Instance    |    Module    | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------+--------------+---------+-----+-------+-------+-----+
    |insert_point_U0  |insert_point  |        0|  125|  32675|  37067|    0|
    |read_train_1_U0  |read_train_1  |        0|    0|    536|    198|    0|
    +-----------------+--------------+---------+-----+-------+-------+-----+
    |Total            |              |        0|  125|  33211|  37265|    0|
    +-----------------+--------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |checkId_V_U  |        0|  99|   0|    -|     2|    6|       12|
    |data_1_U     |        0|  99|   0|    -|     2|   32|       64|
    |data_2_U     |        0|  99|   0|    -|     2|   32|       64|
    |data_3_U     |        0|  99|   0|    -|     2|   32|       64|
    |data_4_U     |        0|  99|   0|    -|     2|   32|       64|
    |data_5_U     |        0|  99|   0|    -|     2|   32|       64|
    |data_6_U     |        0|  99|   0|    -|     2|   32|       64|
    |data_7_U     |        0|  99|   0|    -|     2|   32|       64|
    |data_U       |        0|  99|   0|    -|     2|   32|       64|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 891|   0|    0|    18|  262|      524|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_checkId_V         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_1            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_2            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_3            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_4            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_5            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_6            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_7            |       and|   0|  0|   2|           1|           1|
    |ap_idle                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                     |       and|   0|  0|   2|           1|           1|
    |insert_point_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_train_1_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |read_train_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_checkId_V   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_1      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_2      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_3      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_4      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_5      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_6      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_7      |        or|   0|  0|   2|           1|           1|
    |ap_sync_insert_point_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_train_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  50|          25|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_checkId_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_1      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_2      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_3      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_4      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_5      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_6      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_7      |   9|          2|    1|          2|
    |ap_sync_reg_insert_point_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_train_1_U0_ap_ready  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  99|         22|   11|         22|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_checkId_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_1      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_2      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_3      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_4      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_5      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_6      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_7      |  1|   0|    1|          0|
    |ap_sync_reg_insert_point_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_train_1_U0_ap_ready  |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 | 11|   0|   11|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|trainStream_TDATA     |   in|  320|        axis|        trainStream|       pointer|
|trainStream_TVALID    |   in|    1|        axis|        trainStream|       pointer|
|trainStream_TREADY    |  out|    1|        axis|        trainStream|       pointer|
|regions_address0      |  out|    9|   ap_memory|            regions|         array|
|regions_ce0           |  out|    1|   ap_memory|            regions|         array|
|regions_d0            |  out|   32|   ap_memory|            regions|         array|
|regions_q0            |   in|   32|   ap_memory|            regions|         array|
|regions_we0           |  out|    1|   ap_memory|            regions|         array|
|regions_address1      |  out|    9|   ap_memory|            regions|         array|
|regions_ce1           |  out|    1|   ap_memory|            regions|         array|
|regions_d1            |  out|   32|   ap_memory|            regions|         array|
|regions_q1            |   in|   32|   ap_memory|            regions|         array|
|regions_we1           |  out|    1|   ap_memory|            regions|         array|
|regions_2_address0    |  out|    9|   ap_memory|          regions_2|         array|
|regions_2_ce0         |  out|    1|   ap_memory|          regions_2|         array|
|regions_2_d0          |  out|   32|   ap_memory|          regions_2|         array|
|regions_2_q0          |   in|   32|   ap_memory|          regions_2|         array|
|regions_2_we0         |  out|    1|   ap_memory|          regions_2|         array|
|regions_2_address1    |  out|    9|   ap_memory|          regions_2|         array|
|regions_2_ce1         |  out|    1|   ap_memory|          regions_2|         array|
|regions_2_d1          |  out|   32|   ap_memory|          regions_2|         array|
|regions_2_q1          |   in|   32|   ap_memory|          regions_2|         array|
|regions_2_we1         |  out|    1|   ap_memory|          regions_2|         array|
|regions_3_address0    |  out|    9|   ap_memory|          regions_3|         array|
|regions_3_ce0         |  out|    1|   ap_memory|          regions_3|         array|
|regions_3_d0          |  out|   32|   ap_memory|          regions_3|         array|
|regions_3_q0          |   in|   32|   ap_memory|          regions_3|         array|
|regions_3_we0         |  out|    1|   ap_memory|          regions_3|         array|
|regions_3_address1    |  out|    9|   ap_memory|          regions_3|         array|
|regions_3_ce1         |  out|    1|   ap_memory|          regions_3|         array|
|regions_3_d1          |  out|   32|   ap_memory|          regions_3|         array|
|regions_3_q1          |   in|   32|   ap_memory|          regions_3|         array|
|regions_3_we1         |  out|    1|   ap_memory|          regions_3|         array|
|regions_4_address0    |  out|    9|   ap_memory|          regions_4|         array|
|regions_4_ce0         |  out|    1|   ap_memory|          regions_4|         array|
|regions_4_d0          |  out|   32|   ap_memory|          regions_4|         array|
|regions_4_q0          |   in|   32|   ap_memory|          regions_4|         array|
|regions_4_we0         |  out|    1|   ap_memory|          regions_4|         array|
|regions_4_address1    |  out|    9|   ap_memory|          regions_4|         array|
|regions_4_ce1         |  out|    1|   ap_memory|          regions_4|         array|
|regions_4_d1          |  out|   32|   ap_memory|          regions_4|         array|
|regions_4_q1          |   in|   32|   ap_memory|          regions_4|         array|
|regions_4_we1         |  out|    1|   ap_memory|          regions_4|         array|
|regions_5_address0    |  out|    9|   ap_memory|          regions_5|         array|
|regions_5_ce0         |  out|    1|   ap_memory|          regions_5|         array|
|regions_5_d0          |  out|   32|   ap_memory|          regions_5|         array|
|regions_5_q0          |   in|   32|   ap_memory|          regions_5|         array|
|regions_5_we0         |  out|    1|   ap_memory|          regions_5|         array|
|regions_5_address1    |  out|    9|   ap_memory|          regions_5|         array|
|regions_5_ce1         |  out|    1|   ap_memory|          regions_5|         array|
|regions_5_d1          |  out|   32|   ap_memory|          regions_5|         array|
|regions_5_q1          |   in|   32|   ap_memory|          regions_5|         array|
|regions_5_we1         |  out|    1|   ap_memory|          regions_5|         array|
|regions_6_address0    |  out|    9|   ap_memory|          regions_6|         array|
|regions_6_ce0         |  out|    1|   ap_memory|          regions_6|         array|
|regions_6_d0          |  out|   32|   ap_memory|          regions_6|         array|
|regions_6_q0          |   in|   32|   ap_memory|          regions_6|         array|
|regions_6_we0         |  out|    1|   ap_memory|          regions_6|         array|
|regions_6_address1    |  out|    9|   ap_memory|          regions_6|         array|
|regions_6_ce1         |  out|    1|   ap_memory|          regions_6|         array|
|regions_6_d1          |  out|   32|   ap_memory|          regions_6|         array|
|regions_6_q1          |   in|   32|   ap_memory|          regions_6|         array|
|regions_6_we1         |  out|    1|   ap_memory|          regions_6|         array|
|regions_7_address0    |  out|    9|   ap_memory|          regions_7|         array|
|regions_7_ce0         |  out|    1|   ap_memory|          regions_7|         array|
|regions_7_d0          |  out|   32|   ap_memory|          regions_7|         array|
|regions_7_q0          |   in|   32|   ap_memory|          regions_7|         array|
|regions_7_we0         |  out|    1|   ap_memory|          regions_7|         array|
|regions_7_address1    |  out|    9|   ap_memory|          regions_7|         array|
|regions_7_ce1         |  out|    1|   ap_memory|          regions_7|         array|
|regions_7_d1          |  out|   32|   ap_memory|          regions_7|         array|
|regions_7_q1          |   in|   32|   ap_memory|          regions_7|         array|
|regions_7_we1         |  out|    1|   ap_memory|          regions_7|         array|
|regions_8_address0    |  out|    9|   ap_memory|          regions_8|         array|
|regions_8_ce0         |  out|    1|   ap_memory|          regions_8|         array|
|regions_8_d0          |  out|   32|   ap_memory|          regions_8|         array|
|regions_8_q0          |   in|   32|   ap_memory|          regions_8|         array|
|regions_8_we0         |  out|    1|   ap_memory|          regions_8|         array|
|regions_8_address1    |  out|    9|   ap_memory|          regions_8|         array|
|regions_8_ce1         |  out|    1|   ap_memory|          regions_8|         array|
|regions_8_d1          |  out|   32|   ap_memory|          regions_8|         array|
|regions_8_q1          |   in|   32|   ap_memory|          regions_8|         array|
|regions_8_we1         |  out|    1|   ap_memory|          regions_8|         array|
|regions_9_address0    |  out|    9|   ap_memory|          regions_9|         array|
|regions_9_ce0         |  out|    1|   ap_memory|          regions_9|         array|
|regions_9_d0          |  out|   32|   ap_memory|          regions_9|         array|
|regions_9_q0          |   in|   32|   ap_memory|          regions_9|         array|
|regions_9_we0         |  out|    1|   ap_memory|          regions_9|         array|
|regions_9_address1    |  out|    9|   ap_memory|          regions_9|         array|
|regions_9_ce1         |  out|    1|   ap_memory|          regions_9|         array|
|regions_9_d1          |  out|   32|   ap_memory|          regions_9|         array|
|regions_9_q1          |   in|   32|   ap_memory|          regions_9|         array|
|regions_9_we1         |  out|    1|   ap_memory|          regions_9|         array|
|regions_10_address0   |  out|    9|   ap_memory|         regions_10|         array|
|regions_10_ce0        |  out|    1|   ap_memory|         regions_10|         array|
|regions_10_d0         |  out|   32|   ap_memory|         regions_10|         array|
|regions_10_q0         |   in|   32|   ap_memory|         regions_10|         array|
|regions_10_we0        |  out|    1|   ap_memory|         regions_10|         array|
|regions_10_address1   |  out|    9|   ap_memory|         regions_10|         array|
|regions_10_ce1        |  out|    1|   ap_memory|         regions_10|         array|
|regions_10_d1         |  out|   32|   ap_memory|         regions_10|         array|
|regions_10_q1         |   in|   32|   ap_memory|         regions_10|         array|
|regions_10_we1        |  out|    1|   ap_memory|         regions_10|         array|
|regions_11_address0   |  out|    9|   ap_memory|         regions_11|         array|
|regions_11_ce0        |  out|    1|   ap_memory|         regions_11|         array|
|regions_11_d0         |  out|   32|   ap_memory|         regions_11|         array|
|regions_11_q0         |   in|   32|   ap_memory|         regions_11|         array|
|regions_11_we0        |  out|    1|   ap_memory|         regions_11|         array|
|regions_11_address1   |  out|    9|   ap_memory|         regions_11|         array|
|regions_11_ce1        |  out|    1|   ap_memory|         regions_11|         array|
|regions_11_d1         |  out|   32|   ap_memory|         regions_11|         array|
|regions_11_q1         |   in|   32|   ap_memory|         regions_11|         array|
|regions_11_we1        |  out|    1|   ap_memory|         regions_11|         array|
|regions_12_address0   |  out|    9|   ap_memory|         regions_12|         array|
|regions_12_ce0        |  out|    1|   ap_memory|         regions_12|         array|
|regions_12_d0         |  out|   32|   ap_memory|         regions_12|         array|
|regions_12_q0         |   in|   32|   ap_memory|         regions_12|         array|
|regions_12_we0        |  out|    1|   ap_memory|         regions_12|         array|
|regions_12_address1   |  out|    9|   ap_memory|         regions_12|         array|
|regions_12_ce1        |  out|    1|   ap_memory|         regions_12|         array|
|regions_12_d1         |  out|   32|   ap_memory|         regions_12|         array|
|regions_12_q1         |   in|   32|   ap_memory|         regions_12|         array|
|regions_12_we1        |  out|    1|   ap_memory|         regions_12|         array|
|regions_13_address0   |  out|    9|   ap_memory|         regions_13|         array|
|regions_13_ce0        |  out|    1|   ap_memory|         regions_13|         array|
|regions_13_d0         |  out|   32|   ap_memory|         regions_13|         array|
|regions_13_q0         |   in|   32|   ap_memory|         regions_13|         array|
|regions_13_we0        |  out|    1|   ap_memory|         regions_13|         array|
|regions_13_address1   |  out|    9|   ap_memory|         regions_13|         array|
|regions_13_ce1        |  out|    1|   ap_memory|         regions_13|         array|
|regions_13_d1         |  out|   32|   ap_memory|         regions_13|         array|
|regions_13_q1         |   in|   32|   ap_memory|         regions_13|         array|
|regions_13_we1        |  out|    1|   ap_memory|         regions_13|         array|
|regions_14_address0   |  out|    9|   ap_memory|         regions_14|         array|
|regions_14_ce0        |  out|    1|   ap_memory|         regions_14|         array|
|regions_14_d0         |  out|   32|   ap_memory|         regions_14|         array|
|regions_14_q0         |   in|   32|   ap_memory|         regions_14|         array|
|regions_14_we0        |  out|    1|   ap_memory|         regions_14|         array|
|regions_14_address1   |  out|    9|   ap_memory|         regions_14|         array|
|regions_14_ce1        |  out|    1|   ap_memory|         regions_14|         array|
|regions_14_d1         |  out|   32|   ap_memory|         regions_14|         array|
|regions_14_q1         |   in|   32|   ap_memory|         regions_14|         array|
|regions_14_we1        |  out|    1|   ap_memory|         regions_14|         array|
|regions_15_address0   |  out|    9|   ap_memory|         regions_15|         array|
|regions_15_ce0        |  out|    1|   ap_memory|         regions_15|         array|
|regions_15_d0         |  out|   32|   ap_memory|         regions_15|         array|
|regions_15_q0         |   in|   32|   ap_memory|         regions_15|         array|
|regions_15_we0        |  out|    1|   ap_memory|         regions_15|         array|
|regions_15_address1   |  out|    9|   ap_memory|         regions_15|         array|
|regions_15_ce1        |  out|    1|   ap_memory|         regions_15|         array|
|regions_15_d1         |  out|   32|   ap_memory|         regions_15|         array|
|regions_15_q1         |   in|   32|   ap_memory|         regions_15|         array|
|regions_15_we1        |  out|    1|   ap_memory|         regions_15|         array|
|regions_16_address0   |  out|    9|   ap_memory|         regions_16|         array|
|regions_16_ce0        |  out|    1|   ap_memory|         regions_16|         array|
|regions_16_d0         |  out|   32|   ap_memory|         regions_16|         array|
|regions_16_q0         |   in|   32|   ap_memory|         regions_16|         array|
|regions_16_we0        |  out|    1|   ap_memory|         regions_16|         array|
|regions_16_address1   |  out|    9|   ap_memory|         regions_16|         array|
|regions_16_ce1        |  out|    1|   ap_memory|         regions_16|         array|
|regions_16_d1         |  out|   32|   ap_memory|         regions_16|         array|
|regions_16_q1         |   in|   32|   ap_memory|         regions_16|         array|
|regions_16_we1        |  out|    1|   ap_memory|         regions_16|         array|
|regions_17_address0   |  out|    9|   ap_memory|         regions_17|         array|
|regions_17_ce0        |  out|    1|   ap_memory|         regions_17|         array|
|regions_17_d0         |  out|   32|   ap_memory|         regions_17|         array|
|regions_17_q0         |   in|   32|   ap_memory|         regions_17|         array|
|regions_17_we0        |  out|    1|   ap_memory|         regions_17|         array|
|regions_17_address1   |  out|    9|   ap_memory|         regions_17|         array|
|regions_17_ce1        |  out|    1|   ap_memory|         regions_17|         array|
|regions_17_d1         |  out|   32|   ap_memory|         regions_17|         array|
|regions_17_q1         |   in|   32|   ap_memory|         regions_17|         array|
|regions_17_we1        |  out|    1|   ap_memory|         regions_17|         array|
|regions_18_address0   |  out|    9|   ap_memory|         regions_18|         array|
|regions_18_ce0        |  out|    1|   ap_memory|         regions_18|         array|
|regions_18_d0         |  out|   32|   ap_memory|         regions_18|         array|
|regions_18_q0         |   in|   32|   ap_memory|         regions_18|         array|
|regions_18_we0        |  out|    1|   ap_memory|         regions_18|         array|
|regions_18_address1   |  out|    9|   ap_memory|         regions_18|         array|
|regions_18_ce1        |  out|    1|   ap_memory|         regions_18|         array|
|regions_18_d1         |  out|   32|   ap_memory|         regions_18|         array|
|regions_18_q1         |   in|   32|   ap_memory|         regions_18|         array|
|regions_18_we1        |  out|    1|   ap_memory|         regions_18|         array|
|regions_19_address0   |  out|    9|   ap_memory|         regions_19|         array|
|regions_19_ce0        |  out|    1|   ap_memory|         regions_19|         array|
|regions_19_d0         |  out|   32|   ap_memory|         regions_19|         array|
|regions_19_q0         |   in|   32|   ap_memory|         regions_19|         array|
|regions_19_we0        |  out|    1|   ap_memory|         regions_19|         array|
|regions_19_address1   |  out|    9|   ap_memory|         regions_19|         array|
|regions_19_ce1        |  out|    1|   ap_memory|         regions_19|         array|
|regions_19_d1         |  out|   32|   ap_memory|         regions_19|         array|
|regions_19_q1         |   in|   32|   ap_memory|         regions_19|         array|
|regions_19_we1        |  out|    1|   ap_memory|         regions_19|         array|
|regions_20_address0   |  out|    9|   ap_memory|         regions_20|         array|
|regions_20_ce0        |  out|    1|   ap_memory|         regions_20|         array|
|regions_20_d0         |  out|   32|   ap_memory|         regions_20|         array|
|regions_20_q0         |   in|   32|   ap_memory|         regions_20|         array|
|regions_20_we0        |  out|    1|   ap_memory|         regions_20|         array|
|regions_20_address1   |  out|    9|   ap_memory|         regions_20|         array|
|regions_20_ce1        |  out|    1|   ap_memory|         regions_20|         array|
|regions_20_d1         |  out|   32|   ap_memory|         regions_20|         array|
|regions_20_q1         |   in|   32|   ap_memory|         regions_20|         array|
|regions_20_we1        |  out|    1|   ap_memory|         regions_20|         array|
|regions_21_address0   |  out|    9|   ap_memory|         regions_21|         array|
|regions_21_ce0        |  out|    1|   ap_memory|         regions_21|         array|
|regions_21_d0         |  out|   32|   ap_memory|         regions_21|         array|
|regions_21_q0         |   in|   32|   ap_memory|         regions_21|         array|
|regions_21_we0        |  out|    1|   ap_memory|         regions_21|         array|
|regions_21_address1   |  out|    9|   ap_memory|         regions_21|         array|
|regions_21_ce1        |  out|    1|   ap_memory|         regions_21|         array|
|regions_21_d1         |  out|   32|   ap_memory|         regions_21|         array|
|regions_21_q1         |   in|   32|   ap_memory|         regions_21|         array|
|regions_21_we1        |  out|    1|   ap_memory|         regions_21|         array|
|regions_22_address0   |  out|    9|   ap_memory|         regions_22|         array|
|regions_22_ce0        |  out|    1|   ap_memory|         regions_22|         array|
|regions_22_d0         |  out|   32|   ap_memory|         regions_22|         array|
|regions_22_q0         |   in|   32|   ap_memory|         regions_22|         array|
|regions_22_we0        |  out|    1|   ap_memory|         regions_22|         array|
|regions_22_address1   |  out|    9|   ap_memory|         regions_22|         array|
|regions_22_ce1        |  out|    1|   ap_memory|         regions_22|         array|
|regions_22_d1         |  out|   32|   ap_memory|         regions_22|         array|
|regions_22_q1         |   in|   32|   ap_memory|         regions_22|         array|
|regions_22_we1        |  out|    1|   ap_memory|         regions_22|         array|
|regions_23_address0   |  out|    9|   ap_memory|         regions_23|         array|
|regions_23_ce0        |  out|    1|   ap_memory|         regions_23|         array|
|regions_23_d0         |  out|   32|   ap_memory|         regions_23|         array|
|regions_23_q0         |   in|   32|   ap_memory|         regions_23|         array|
|regions_23_we0        |  out|    1|   ap_memory|         regions_23|         array|
|regions_23_address1   |  out|    9|   ap_memory|         regions_23|         array|
|regions_23_ce1        |  out|    1|   ap_memory|         regions_23|         array|
|regions_23_d1         |  out|   32|   ap_memory|         regions_23|         array|
|regions_23_q1         |   in|   32|   ap_memory|         regions_23|         array|
|regions_23_we1        |  out|    1|   ap_memory|         regions_23|         array|
|regions_24_address0   |  out|    9|   ap_memory|         regions_24|         array|
|regions_24_ce0        |  out|    1|   ap_memory|         regions_24|         array|
|regions_24_d0         |  out|   32|   ap_memory|         regions_24|         array|
|regions_24_q0         |   in|   32|   ap_memory|         regions_24|         array|
|regions_24_we0        |  out|    1|   ap_memory|         regions_24|         array|
|regions_24_address1   |  out|    9|   ap_memory|         regions_24|         array|
|regions_24_ce1        |  out|    1|   ap_memory|         regions_24|         array|
|regions_24_d1         |  out|   32|   ap_memory|         regions_24|         array|
|regions_24_q1         |   in|   32|   ap_memory|         regions_24|         array|
|regions_24_we1        |  out|    1|   ap_memory|         regions_24|         array|
|regions_25_address0   |  out|    9|   ap_memory|         regions_25|         array|
|regions_25_ce0        |  out|    1|   ap_memory|         regions_25|         array|
|regions_25_d0         |  out|   32|   ap_memory|         regions_25|         array|
|regions_25_q0         |   in|   32|   ap_memory|         regions_25|         array|
|regions_25_we0        |  out|    1|   ap_memory|         regions_25|         array|
|regions_25_address1   |  out|    9|   ap_memory|         regions_25|         array|
|regions_25_ce1        |  out|    1|   ap_memory|         regions_25|         array|
|regions_25_d1         |  out|   32|   ap_memory|         regions_25|         array|
|regions_25_q1         |   in|   32|   ap_memory|         regions_25|         array|
|regions_25_we1        |  out|    1|   ap_memory|         regions_25|         array|
|regions_26_address0   |  out|    9|   ap_memory|         regions_26|         array|
|regions_26_ce0        |  out|    1|   ap_memory|         regions_26|         array|
|regions_26_d0         |  out|   32|   ap_memory|         regions_26|         array|
|regions_26_q0         |   in|   32|   ap_memory|         regions_26|         array|
|regions_26_we0        |  out|    1|   ap_memory|         regions_26|         array|
|regions_26_address1   |  out|    9|   ap_memory|         regions_26|         array|
|regions_26_ce1        |  out|    1|   ap_memory|         regions_26|         array|
|regions_26_d1         |  out|   32|   ap_memory|         regions_26|         array|
|regions_26_q1         |   in|   32|   ap_memory|         regions_26|         array|
|regions_26_we1        |  out|    1|   ap_memory|         regions_26|         array|
|regions_27_address0   |  out|    9|   ap_memory|         regions_27|         array|
|regions_27_ce0        |  out|    1|   ap_memory|         regions_27|         array|
|regions_27_d0         |  out|   32|   ap_memory|         regions_27|         array|
|regions_27_q0         |   in|   32|   ap_memory|         regions_27|         array|
|regions_27_we0        |  out|    1|   ap_memory|         regions_27|         array|
|regions_27_address1   |  out|    9|   ap_memory|         regions_27|         array|
|regions_27_ce1        |  out|    1|   ap_memory|         regions_27|         array|
|regions_27_d1         |  out|   32|   ap_memory|         regions_27|         array|
|regions_27_q1         |   in|   32|   ap_memory|         regions_27|         array|
|regions_27_we1        |  out|    1|   ap_memory|         regions_27|         array|
|regions_28_address0   |  out|    9|   ap_memory|         regions_28|         array|
|regions_28_ce0        |  out|    1|   ap_memory|         regions_28|         array|
|regions_28_d0         |  out|   32|   ap_memory|         regions_28|         array|
|regions_28_q0         |   in|   32|   ap_memory|         regions_28|         array|
|regions_28_we0        |  out|    1|   ap_memory|         regions_28|         array|
|regions_28_address1   |  out|    9|   ap_memory|         regions_28|         array|
|regions_28_ce1        |  out|    1|   ap_memory|         regions_28|         array|
|regions_28_d1         |  out|   32|   ap_memory|         regions_28|         array|
|regions_28_q1         |   in|   32|   ap_memory|         regions_28|         array|
|regions_28_we1        |  out|    1|   ap_memory|         regions_28|         array|
|regions_29_address0   |  out|    9|   ap_memory|         regions_29|         array|
|regions_29_ce0        |  out|    1|   ap_memory|         regions_29|         array|
|regions_29_d0         |  out|   32|   ap_memory|         regions_29|         array|
|regions_29_q0         |   in|   32|   ap_memory|         regions_29|         array|
|regions_29_we0        |  out|    1|   ap_memory|         regions_29|         array|
|regions_29_address1   |  out|    9|   ap_memory|         regions_29|         array|
|regions_29_ce1        |  out|    1|   ap_memory|         regions_29|         array|
|regions_29_d1         |  out|   32|   ap_memory|         regions_29|         array|
|regions_29_q1         |   in|   32|   ap_memory|         regions_29|         array|
|regions_29_we1        |  out|    1|   ap_memory|         regions_29|         array|
|regions_30_address0   |  out|    9|   ap_memory|         regions_30|         array|
|regions_30_ce0        |  out|    1|   ap_memory|         regions_30|         array|
|regions_30_d0         |  out|   32|   ap_memory|         regions_30|         array|
|regions_30_q0         |   in|   32|   ap_memory|         regions_30|         array|
|regions_30_we0        |  out|    1|   ap_memory|         regions_30|         array|
|regions_30_address1   |  out|    9|   ap_memory|         regions_30|         array|
|regions_30_ce1        |  out|    1|   ap_memory|         regions_30|         array|
|regions_30_d1         |  out|   32|   ap_memory|         regions_30|         array|
|regions_30_q1         |   in|   32|   ap_memory|         regions_30|         array|
|regions_30_we1        |  out|    1|   ap_memory|         regions_30|         array|
|regions_31_address0   |  out|    9|   ap_memory|         regions_31|         array|
|regions_31_ce0        |  out|    1|   ap_memory|         regions_31|         array|
|regions_31_d0         |  out|   32|   ap_memory|         regions_31|         array|
|regions_31_q0         |   in|   32|   ap_memory|         regions_31|         array|
|regions_31_we0        |  out|    1|   ap_memory|         regions_31|         array|
|regions_31_address1   |  out|    9|   ap_memory|         regions_31|         array|
|regions_31_ce1        |  out|    1|   ap_memory|         regions_31|         array|
|regions_31_d1         |  out|   32|   ap_memory|         regions_31|         array|
|regions_31_q1         |   in|   32|   ap_memory|         regions_31|         array|
|regions_31_we1        |  out|    1|   ap_memory|         regions_31|         array|
|regions_32_address0   |  out|    9|   ap_memory|         regions_32|         array|
|regions_32_ce0        |  out|    1|   ap_memory|         regions_32|         array|
|regions_32_d0         |  out|   32|   ap_memory|         regions_32|         array|
|regions_32_q0         |   in|   32|   ap_memory|         regions_32|         array|
|regions_32_we0        |  out|    1|   ap_memory|         regions_32|         array|
|regions_32_address1   |  out|    9|   ap_memory|         regions_32|         array|
|regions_32_ce1        |  out|    1|   ap_memory|         regions_32|         array|
|regions_32_d1         |  out|   32|   ap_memory|         regions_32|         array|
|regions_32_q1         |   in|   32|   ap_memory|         regions_32|         array|
|regions_32_we1        |  out|    1|   ap_memory|         regions_32|         array|
|regions_33_address0   |  out|    9|   ap_memory|         regions_33|         array|
|regions_33_ce0        |  out|    1|   ap_memory|         regions_33|         array|
|regions_33_d0         |  out|   32|   ap_memory|         regions_33|         array|
|regions_33_q0         |   in|   32|   ap_memory|         regions_33|         array|
|regions_33_we0        |  out|    1|   ap_memory|         regions_33|         array|
|regions_33_address1   |  out|    9|   ap_memory|         regions_33|         array|
|regions_33_ce1        |  out|    1|   ap_memory|         regions_33|         array|
|regions_33_d1         |  out|   32|   ap_memory|         regions_33|         array|
|regions_33_q1         |   in|   32|   ap_memory|         regions_33|         array|
|regions_33_we1        |  out|    1|   ap_memory|         regions_33|         array|
|regions_34_address0   |  out|    9|   ap_memory|         regions_34|         array|
|regions_34_ce0        |  out|    1|   ap_memory|         regions_34|         array|
|regions_34_d0         |  out|   32|   ap_memory|         regions_34|         array|
|regions_34_q0         |   in|   32|   ap_memory|         regions_34|         array|
|regions_34_we0        |  out|    1|   ap_memory|         regions_34|         array|
|regions_34_address1   |  out|    9|   ap_memory|         regions_34|         array|
|regions_34_ce1        |  out|    1|   ap_memory|         regions_34|         array|
|regions_34_d1         |  out|   32|   ap_memory|         regions_34|         array|
|regions_34_q1         |   in|   32|   ap_memory|         regions_34|         array|
|regions_34_we1        |  out|    1|   ap_memory|         regions_34|         array|
|regions_35_address0   |  out|    9|   ap_memory|         regions_35|         array|
|regions_35_ce0        |  out|    1|   ap_memory|         regions_35|         array|
|regions_35_d0         |  out|   32|   ap_memory|         regions_35|         array|
|regions_35_q0         |   in|   32|   ap_memory|         regions_35|         array|
|regions_35_we0        |  out|    1|   ap_memory|         regions_35|         array|
|regions_35_address1   |  out|    9|   ap_memory|         regions_35|         array|
|regions_35_ce1        |  out|    1|   ap_memory|         regions_35|         array|
|regions_35_d1         |  out|   32|   ap_memory|         regions_35|         array|
|regions_35_q1         |   in|   32|   ap_memory|         regions_35|         array|
|regions_35_we1        |  out|    1|   ap_memory|         regions_35|         array|
|regions_36_address0   |  out|    9|   ap_memory|         regions_36|         array|
|regions_36_ce0        |  out|    1|   ap_memory|         regions_36|         array|
|regions_36_d0         |  out|   32|   ap_memory|         regions_36|         array|
|regions_36_q0         |   in|   32|   ap_memory|         regions_36|         array|
|regions_36_we0        |  out|    1|   ap_memory|         regions_36|         array|
|regions_36_address1   |  out|    9|   ap_memory|         regions_36|         array|
|regions_36_ce1        |  out|    1|   ap_memory|         regions_36|         array|
|regions_36_d1         |  out|   32|   ap_memory|         regions_36|         array|
|regions_36_q1         |   in|   32|   ap_memory|         regions_36|         array|
|regions_36_we1        |  out|    1|   ap_memory|         regions_36|         array|
|regions_37_address0   |  out|    9|   ap_memory|         regions_37|         array|
|regions_37_ce0        |  out|    1|   ap_memory|         regions_37|         array|
|regions_37_d0         |  out|   32|   ap_memory|         regions_37|         array|
|regions_37_q0         |   in|   32|   ap_memory|         regions_37|         array|
|regions_37_we0        |  out|    1|   ap_memory|         regions_37|         array|
|regions_37_address1   |  out|    9|   ap_memory|         regions_37|         array|
|regions_37_ce1        |  out|    1|   ap_memory|         regions_37|         array|
|regions_37_d1         |  out|   32|   ap_memory|         regions_37|         array|
|regions_37_q1         |   in|   32|   ap_memory|         regions_37|         array|
|regions_37_we1        |  out|    1|   ap_memory|         regions_37|         array|
|regions_38_address0   |  out|    9|   ap_memory|         regions_38|         array|
|regions_38_ce0        |  out|    1|   ap_memory|         regions_38|         array|
|regions_38_d0         |  out|   32|   ap_memory|         regions_38|         array|
|regions_38_q0         |   in|   32|   ap_memory|         regions_38|         array|
|regions_38_we0        |  out|    1|   ap_memory|         regions_38|         array|
|regions_38_address1   |  out|    9|   ap_memory|         regions_38|         array|
|regions_38_ce1        |  out|    1|   ap_memory|         regions_38|         array|
|regions_38_d1         |  out|   32|   ap_memory|         regions_38|         array|
|regions_38_q1         |   in|   32|   ap_memory|         regions_38|         array|
|regions_38_we1        |  out|    1|   ap_memory|         regions_38|         array|
|regions_39_address0   |  out|    9|   ap_memory|         regions_39|         array|
|regions_39_ce0        |  out|    1|   ap_memory|         regions_39|         array|
|regions_39_d0         |  out|   32|   ap_memory|         regions_39|         array|
|regions_39_q0         |   in|   32|   ap_memory|         regions_39|         array|
|regions_39_we0        |  out|    1|   ap_memory|         regions_39|         array|
|regions_39_address1   |  out|    9|   ap_memory|         regions_39|         array|
|regions_39_ce1        |  out|    1|   ap_memory|         regions_39|         array|
|regions_39_d1         |  out|   32|   ap_memory|         regions_39|         array|
|regions_39_q1         |   in|   32|   ap_memory|         regions_39|         array|
|regions_39_we1        |  out|    1|   ap_memory|         regions_39|         array|
|regions_40_address0   |  out|    9|   ap_memory|         regions_40|         array|
|regions_40_ce0        |  out|    1|   ap_memory|         regions_40|         array|
|regions_40_d0         |  out|   32|   ap_memory|         regions_40|         array|
|regions_40_q0         |   in|   32|   ap_memory|         regions_40|         array|
|regions_40_we0        |  out|    1|   ap_memory|         regions_40|         array|
|regions_40_address1   |  out|    9|   ap_memory|         regions_40|         array|
|regions_40_ce1        |  out|    1|   ap_memory|         regions_40|         array|
|regions_40_d1         |  out|   32|   ap_memory|         regions_40|         array|
|regions_40_q1         |   in|   32|   ap_memory|         regions_40|         array|
|regions_40_we1        |  out|    1|   ap_memory|         regions_40|         array|
|regions_41_address0   |  out|    9|   ap_memory|         regions_41|         array|
|regions_41_ce0        |  out|    1|   ap_memory|         regions_41|         array|
|regions_41_d0         |  out|   32|   ap_memory|         regions_41|         array|
|regions_41_q0         |   in|   32|   ap_memory|         regions_41|         array|
|regions_41_we0        |  out|    1|   ap_memory|         regions_41|         array|
|regions_41_address1   |  out|    9|   ap_memory|         regions_41|         array|
|regions_41_ce1        |  out|    1|   ap_memory|         regions_41|         array|
|regions_41_d1         |  out|   32|   ap_memory|         regions_41|         array|
|regions_41_q1         |   in|   32|   ap_memory|         regions_41|         array|
|regions_41_we1        |  out|    1|   ap_memory|         regions_41|         array|
|regions_42_address0   |  out|    9|   ap_memory|         regions_42|         array|
|regions_42_ce0        |  out|    1|   ap_memory|         regions_42|         array|
|regions_42_d0         |  out|   32|   ap_memory|         regions_42|         array|
|regions_42_q0         |   in|   32|   ap_memory|         regions_42|         array|
|regions_42_we0        |  out|    1|   ap_memory|         regions_42|         array|
|regions_42_address1   |  out|    9|   ap_memory|         regions_42|         array|
|regions_42_ce1        |  out|    1|   ap_memory|         regions_42|         array|
|regions_42_d1         |  out|   32|   ap_memory|         regions_42|         array|
|regions_42_q1         |   in|   32|   ap_memory|         regions_42|         array|
|regions_42_we1        |  out|    1|   ap_memory|         regions_42|         array|
|regions_43_address0   |  out|    9|   ap_memory|         regions_43|         array|
|regions_43_ce0        |  out|    1|   ap_memory|         regions_43|         array|
|regions_43_d0         |  out|   32|   ap_memory|         regions_43|         array|
|regions_43_q0         |   in|   32|   ap_memory|         regions_43|         array|
|regions_43_we0        |  out|    1|   ap_memory|         regions_43|         array|
|regions_43_address1   |  out|    9|   ap_memory|         regions_43|         array|
|regions_43_ce1        |  out|    1|   ap_memory|         regions_43|         array|
|regions_43_d1         |  out|   32|   ap_memory|         regions_43|         array|
|regions_43_q1         |   in|   32|   ap_memory|         regions_43|         array|
|regions_43_we1        |  out|    1|   ap_memory|         regions_43|         array|
|regions_44_address0   |  out|    9|   ap_memory|         regions_44|         array|
|regions_44_ce0        |  out|    1|   ap_memory|         regions_44|         array|
|regions_44_d0         |  out|   32|   ap_memory|         regions_44|         array|
|regions_44_q0         |   in|   32|   ap_memory|         regions_44|         array|
|regions_44_we0        |  out|    1|   ap_memory|         regions_44|         array|
|regions_44_address1   |  out|    9|   ap_memory|         regions_44|         array|
|regions_44_ce1        |  out|    1|   ap_memory|         regions_44|         array|
|regions_44_d1         |  out|   32|   ap_memory|         regions_44|         array|
|regions_44_q1         |   in|   32|   ap_memory|         regions_44|         array|
|regions_44_we1        |  out|    1|   ap_memory|         regions_44|         array|
|regions_45_address0   |  out|    9|   ap_memory|         regions_45|         array|
|regions_45_ce0        |  out|    1|   ap_memory|         regions_45|         array|
|regions_45_d0         |  out|   32|   ap_memory|         regions_45|         array|
|regions_45_q0         |   in|   32|   ap_memory|         regions_45|         array|
|regions_45_we0        |  out|    1|   ap_memory|         regions_45|         array|
|regions_45_address1   |  out|    9|   ap_memory|         regions_45|         array|
|regions_45_ce1        |  out|    1|   ap_memory|         regions_45|         array|
|regions_45_d1         |  out|   32|   ap_memory|         regions_45|         array|
|regions_45_q1         |   in|   32|   ap_memory|         regions_45|         array|
|regions_45_we1        |  out|    1|   ap_memory|         regions_45|         array|
|regions_46_address0   |  out|    9|   ap_memory|         regions_46|         array|
|regions_46_ce0        |  out|    1|   ap_memory|         regions_46|         array|
|regions_46_d0         |  out|   32|   ap_memory|         regions_46|         array|
|regions_46_q0         |   in|   32|   ap_memory|         regions_46|         array|
|regions_46_we0        |  out|    1|   ap_memory|         regions_46|         array|
|regions_46_address1   |  out|    9|   ap_memory|         regions_46|         array|
|regions_46_ce1        |  out|    1|   ap_memory|         regions_46|         array|
|regions_46_d1         |  out|   32|   ap_memory|         regions_46|         array|
|regions_46_q1         |   in|   32|   ap_memory|         regions_46|         array|
|regions_46_we1        |  out|    1|   ap_memory|         regions_46|         array|
|regions_47_address0   |  out|    9|   ap_memory|         regions_47|         array|
|regions_47_ce0        |  out|    1|   ap_memory|         regions_47|         array|
|regions_47_d0         |  out|   32|   ap_memory|         regions_47|         array|
|regions_47_q0         |   in|   32|   ap_memory|         regions_47|         array|
|regions_47_we0        |  out|    1|   ap_memory|         regions_47|         array|
|regions_47_address1   |  out|    9|   ap_memory|         regions_47|         array|
|regions_47_ce1        |  out|    1|   ap_memory|         regions_47|         array|
|regions_47_d1         |  out|   32|   ap_memory|         regions_47|         array|
|regions_47_q1         |   in|   32|   ap_memory|         regions_47|         array|
|regions_47_we1        |  out|    1|   ap_memory|         regions_47|         array|
|regions_48_address0   |  out|    9|   ap_memory|         regions_48|         array|
|regions_48_ce0        |  out|    1|   ap_memory|         regions_48|         array|
|regions_48_d0         |  out|   32|   ap_memory|         regions_48|         array|
|regions_48_q0         |   in|   32|   ap_memory|         regions_48|         array|
|regions_48_we0        |  out|    1|   ap_memory|         regions_48|         array|
|regions_48_address1   |  out|    9|   ap_memory|         regions_48|         array|
|regions_48_ce1        |  out|    1|   ap_memory|         regions_48|         array|
|regions_48_d1         |  out|   32|   ap_memory|         regions_48|         array|
|regions_48_q1         |   in|   32|   ap_memory|         regions_48|         array|
|regions_48_we1        |  out|    1|   ap_memory|         regions_48|         array|
|n_regions_V_address0  |  out|    6|   ap_memory|        n_regions_V|         array|
|n_regions_V_ce0       |  out|    1|   ap_memory|        n_regions_V|         array|
|n_regions_V_d0        |  out|    8|   ap_memory|        n_regions_V|         array|
|n_regions_V_q0        |   in|    8|   ap_memory|        n_regions_V|         array|
|n_regions_V_we0       |  out|    1|   ap_memory|        n_regions_V|         array|
|n_regions_V_address1  |  out|    6|   ap_memory|        n_regions_V|         array|
|n_regions_V_ce1       |  out|    1|   ap_memory|        n_regions_V|         array|
|n_regions_V_d1        |  out|    8|   ap_memory|        n_regions_V|         array|
|n_regions_V_q1        |   in|    8|   ap_memory|        n_regions_V|         array|
|n_regions_V_we1       |  out|    1|   ap_memory|        n_regions_V|         array|
|ap_clk                |   in|    1|  ap_ctrl_hs|  runTrainAfterInit|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runTrainAfterInit|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runTrainAfterInit|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runTrainAfterInit|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runTrainAfterInit|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runTrainAfterInit|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  runTrainAfterInit|  return value|
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 4 [2/2] (2.32ns)   --->   "%call_ret = call i262 @read_train.1, i320 %trainStream" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 4 'call' 'call_ret' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 5 [1/2] (0.00ns)   --->   "%call_ret = call i262 @read_train.1, i320 %trainStream" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 5 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%checkId_V = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 6 'extractvalue' 'checkId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%data = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 7 'extractvalue' 'data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_1 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 8 'extractvalue' 'data_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_2 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 9 'extractvalue' 'data_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_3 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 10 'extractvalue' 'data_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_4 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 11 'extractvalue' 'data_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_5 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 12 'extractvalue' 'data_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_6 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 13 'extractvalue' 'data_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%data_7 = extractvalue i262 %call_ret" [detector_solid/abs_solid_detector.cpp:575]   --->   Operation 14 'extractvalue' 'data_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 15 [2/2] (3.63ns)   --->   "%call_ln578 = call void @insert_point, i32 %regions, i6 %checkId_V, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48, i8 %n_regions_V, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:578]   --->   Operation 15 'call' 'call_ln578' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_5"   --->   Operation 16 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %trainStream, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln578 = call void @insert_point, i32 %regions, i6 %checkId_V, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48, i8 %n_regions_V, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %data_4, i32 %data_5, i32 %data_6, i32 %data_7" [detector_solid/abs_solid_detector.cpp:578]   --->   Operation 18 'call' 'call_ln578' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln581 = ret" [detector_solid/abs_solid_detector.cpp:581]   --->   Operation 19 'ret' 'ret_ln581' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trainStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_32]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_33]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_34]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_35]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_36]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_37]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_38]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_39]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_40]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_41]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_42]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_43]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_44]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_45]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_46]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_47]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_48]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ret                 (call                ) [ 0000]
checkId_V                (extractvalue        ) [ 0001]
data                     (extractvalue        ) [ 0001]
data_1                   (extractvalue        ) [ 0001]
data_2                   (extractvalue        ) [ 0001]
data_3                   (extractvalue        ) [ 0001]
data_4                   (extractvalue        ) [ 0001]
data_5                   (extractvalue        ) [ 0001]
data_6                   (extractvalue        ) [ 0001]
data_7                   (extractvalue        ) [ 0001]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000]
specinterface_ln0        (specinterface       ) [ 0000]
call_ln578               (call                ) [ 0000]
ret_ln581                (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trainStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trainStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regions">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regions_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regions_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regions_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_6"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_7"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_8"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_9"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="regions_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_10"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regions_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_11"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="regions_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_12"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="regions_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_13"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="regions_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_14"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="regions_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_15"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="regions_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_16"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="regions_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_17"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="regions_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_18"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="regions_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_19"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="regions_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_20"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="regions_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_21"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="regions_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_22"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="regions_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_23"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="regions_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_24"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="regions_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_25"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="regions_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_26"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="regions_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_27"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="regions_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_28"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="regions_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_29"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="regions_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_30"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="regions_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_31"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="regions_32">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_32"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="regions_33">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_33"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="regions_34">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_34"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="regions_35">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_35"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="regions_36">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_36"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="regions_37">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_37"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="regions_38">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_38"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="regions_39">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_39"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="regions_40">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_40"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="regions_41">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_41"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="regions_42">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_42"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="regions_43">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_43"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="regions_44">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_44"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="regions_45">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_45"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="regions_46">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_46"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="regions_47">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_47"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="regions_48">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_48"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="n_regions_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_train.1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="insert_point"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_train_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="262" slack="0"/>
<pin id="120" dir="0" index="1" bw="320" slack="0"/>
<pin id="121" dir="1" index="2" bw="262" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_insert_point_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="130" dir="0" index="5" bw="32" slack="0"/>
<pin id="131" dir="0" index="6" bw="32" slack="0"/>
<pin id="132" dir="0" index="7" bw="32" slack="0"/>
<pin id="133" dir="0" index="8" bw="32" slack="0"/>
<pin id="134" dir="0" index="9" bw="32" slack="0"/>
<pin id="135" dir="0" index="10" bw="32" slack="0"/>
<pin id="136" dir="0" index="11" bw="32" slack="0"/>
<pin id="137" dir="0" index="12" bw="32" slack="0"/>
<pin id="138" dir="0" index="13" bw="32" slack="0"/>
<pin id="139" dir="0" index="14" bw="32" slack="0"/>
<pin id="140" dir="0" index="15" bw="32" slack="0"/>
<pin id="141" dir="0" index="16" bw="32" slack="0"/>
<pin id="142" dir="0" index="17" bw="32" slack="0"/>
<pin id="143" dir="0" index="18" bw="32" slack="0"/>
<pin id="144" dir="0" index="19" bw="32" slack="0"/>
<pin id="145" dir="0" index="20" bw="32" slack="0"/>
<pin id="146" dir="0" index="21" bw="32" slack="0"/>
<pin id="147" dir="0" index="22" bw="32" slack="0"/>
<pin id="148" dir="0" index="23" bw="32" slack="0"/>
<pin id="149" dir="0" index="24" bw="32" slack="0"/>
<pin id="150" dir="0" index="25" bw="32" slack="0"/>
<pin id="151" dir="0" index="26" bw="32" slack="0"/>
<pin id="152" dir="0" index="27" bw="32" slack="0"/>
<pin id="153" dir="0" index="28" bw="32" slack="0"/>
<pin id="154" dir="0" index="29" bw="32" slack="0"/>
<pin id="155" dir="0" index="30" bw="32" slack="0"/>
<pin id="156" dir="0" index="31" bw="32" slack="0"/>
<pin id="157" dir="0" index="32" bw="32" slack="0"/>
<pin id="158" dir="0" index="33" bw="32" slack="0"/>
<pin id="159" dir="0" index="34" bw="32" slack="0"/>
<pin id="160" dir="0" index="35" bw="32" slack="0"/>
<pin id="161" dir="0" index="36" bw="32" slack="0"/>
<pin id="162" dir="0" index="37" bw="32" slack="0"/>
<pin id="163" dir="0" index="38" bw="32" slack="0"/>
<pin id="164" dir="0" index="39" bw="32" slack="0"/>
<pin id="165" dir="0" index="40" bw="32" slack="0"/>
<pin id="166" dir="0" index="41" bw="32" slack="0"/>
<pin id="167" dir="0" index="42" bw="32" slack="0"/>
<pin id="168" dir="0" index="43" bw="32" slack="0"/>
<pin id="169" dir="0" index="44" bw="32" slack="0"/>
<pin id="170" dir="0" index="45" bw="32" slack="0"/>
<pin id="171" dir="0" index="46" bw="32" slack="0"/>
<pin id="172" dir="0" index="47" bw="32" slack="0"/>
<pin id="173" dir="0" index="48" bw="32" slack="0"/>
<pin id="174" dir="0" index="49" bw="32" slack="0"/>
<pin id="175" dir="0" index="50" bw="8" slack="0"/>
<pin id="176" dir="0" index="51" bw="32" slack="0"/>
<pin id="177" dir="0" index="52" bw="32" slack="0"/>
<pin id="178" dir="0" index="53" bw="32" slack="0"/>
<pin id="179" dir="0" index="54" bw="32" slack="0"/>
<pin id="180" dir="0" index="55" bw="32" slack="0"/>
<pin id="181" dir="0" index="56" bw="32" slack="0"/>
<pin id="182" dir="0" index="57" bw="32" slack="0"/>
<pin id="183" dir="0" index="58" bw="32" slack="0"/>
<pin id="184" dir="1" index="59" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln578/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="checkId_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="262" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="checkId_V/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="262" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="data_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="262" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="data_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="262" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="data_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="262" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="data_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="262" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="data_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="262" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="data_6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="262" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="data_7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="262" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="checkId_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="1"/>
<pin id="282" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="checkId_V "/>
</bind>
</comp>

<comp id="285" class="1005" name="data_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="290" class="1005" name="data_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="data_2_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="data_3_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_3 "/>
</bind>
</comp>

<comp id="305" class="1005" name="data_4_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="data_5_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_5 "/>
</bind>
</comp>

<comp id="315" class="1005" name="data_6_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_6 "/>
</bind>
</comp>

<comp id="320" class="1005" name="data_7_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="100" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="185"><net_src comp="102" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="124" pin=9"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="124" pin=10"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="124" pin=11"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="124" pin=12"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="124" pin=13"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="124" pin=14"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="124" pin=15"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="124" pin=16"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="124" pin=17"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="124" pin=18"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="124" pin=19"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="124" pin=20"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="124" pin=21"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="124" pin=22"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="124" pin=23"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="124" pin=24"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="124" pin=25"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="124" pin=26"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="124" pin=27"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="124" pin=28"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="124" pin=29"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="124" pin=30"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="124" pin=31"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="124" pin=32"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="124" pin=33"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="124" pin=34"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="124" pin=35"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="124" pin=36"/></net>

<net id="221"><net_src comp="72" pin="0"/><net_sink comp="124" pin=37"/></net>

<net id="222"><net_src comp="74" pin="0"/><net_sink comp="124" pin=38"/></net>

<net id="223"><net_src comp="76" pin="0"/><net_sink comp="124" pin=39"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="124" pin=40"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="124" pin=41"/></net>

<net id="226"><net_src comp="82" pin="0"/><net_sink comp="124" pin=42"/></net>

<net id="227"><net_src comp="84" pin="0"/><net_sink comp="124" pin=43"/></net>

<net id="228"><net_src comp="86" pin="0"/><net_sink comp="124" pin=44"/></net>

<net id="229"><net_src comp="88" pin="0"/><net_sink comp="124" pin=45"/></net>

<net id="230"><net_src comp="90" pin="0"/><net_sink comp="124" pin=46"/></net>

<net id="231"><net_src comp="92" pin="0"/><net_sink comp="124" pin=47"/></net>

<net id="232"><net_src comp="94" pin="0"/><net_sink comp="124" pin=48"/></net>

<net id="233"><net_src comp="96" pin="0"/><net_sink comp="124" pin=49"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="124" pin=50"/></net>

<net id="238"><net_src comp="118" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="243"><net_src comp="118" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="124" pin=51"/></net>

<net id="248"><net_src comp="118" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="124" pin=52"/></net>

<net id="253"><net_src comp="118" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="124" pin=53"/></net>

<net id="258"><net_src comp="118" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="124" pin=54"/></net>

<net id="263"><net_src comp="118" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="124" pin=55"/></net>

<net id="268"><net_src comp="118" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="124" pin=56"/></net>

<net id="273"><net_src comp="118" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="124" pin=57"/></net>

<net id="278"><net_src comp="118" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="124" pin=58"/></net>

<net id="283"><net_src comp="235" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="288"><net_src comp="240" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="124" pin=51"/></net>

<net id="293"><net_src comp="245" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="124" pin=52"/></net>

<net id="298"><net_src comp="250" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="124" pin=53"/></net>

<net id="303"><net_src comp="255" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="124" pin=54"/></net>

<net id="308"><net_src comp="260" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="124" pin=55"/></net>

<net id="313"><net_src comp="265" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="124" pin=56"/></net>

<net id="318"><net_src comp="270" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="124" pin=57"/></net>

<net id="323"><net_src comp="275" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="124" pin=58"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: trainStream | {}
	Port: regions | {2 3 }
	Port: regions_2 | {2 3 }
	Port: regions_3 | {2 3 }
	Port: regions_4 | {2 3 }
	Port: regions_5 | {2 3 }
	Port: regions_6 | {2 3 }
	Port: regions_7 | {2 3 }
	Port: regions_8 | {2 3 }
	Port: regions_9 | {2 3 }
	Port: regions_10 | {2 3 }
	Port: regions_11 | {2 3 }
	Port: regions_12 | {2 3 }
	Port: regions_13 | {2 3 }
	Port: regions_14 | {2 3 }
	Port: regions_15 | {2 3 }
	Port: regions_16 | {2 3 }
	Port: regions_17 | {2 3 }
	Port: regions_18 | {2 3 }
	Port: regions_19 | {2 3 }
	Port: regions_20 | {2 3 }
	Port: regions_21 | {2 3 }
	Port: regions_22 | {2 3 }
	Port: regions_23 | {2 3 }
	Port: regions_24 | {2 3 }
	Port: regions_25 | {2 3 }
	Port: regions_26 | {2 3 }
	Port: regions_27 | {2 3 }
	Port: regions_28 | {2 3 }
	Port: regions_29 | {2 3 }
	Port: regions_30 | {2 3 }
	Port: regions_31 | {2 3 }
	Port: regions_32 | {2 3 }
	Port: regions_33 | {2 3 }
	Port: regions_34 | {2 3 }
	Port: regions_35 | {2 3 }
	Port: regions_36 | {2 3 }
	Port: regions_37 | {2 3 }
	Port: regions_38 | {2 3 }
	Port: regions_39 | {2 3 }
	Port: regions_40 | {2 3 }
	Port: regions_41 | {2 3 }
	Port: regions_42 | {2 3 }
	Port: regions_43 | {2 3 }
	Port: regions_44 | {2 3 }
	Port: regions_45 | {2 3 }
	Port: regions_46 | {2 3 }
	Port: regions_47 | {2 3 }
	Port: regions_48 | {2 3 }
	Port: n_regions_V | {2 3 }
 - Input state : 
	Port: runTrainAfterInit : trainStream | {1 2 }
	Port: runTrainAfterInit : regions | {2 3 }
	Port: runTrainAfterInit : regions_2 | {2 3 }
	Port: runTrainAfterInit : regions_3 | {2 3 }
	Port: runTrainAfterInit : regions_4 | {2 3 }
	Port: runTrainAfterInit : regions_5 | {2 3 }
	Port: runTrainAfterInit : regions_6 | {2 3 }
	Port: runTrainAfterInit : regions_7 | {2 3 }
	Port: runTrainAfterInit : regions_8 | {2 3 }
	Port: runTrainAfterInit : regions_9 | {2 3 }
	Port: runTrainAfterInit : regions_10 | {2 3 }
	Port: runTrainAfterInit : regions_11 | {2 3 }
	Port: runTrainAfterInit : regions_12 | {2 3 }
	Port: runTrainAfterInit : regions_13 | {2 3 }
	Port: runTrainAfterInit : regions_14 | {2 3 }
	Port: runTrainAfterInit : regions_15 | {2 3 }
	Port: runTrainAfterInit : regions_16 | {2 3 }
	Port: runTrainAfterInit : regions_17 | {2 3 }
	Port: runTrainAfterInit : regions_18 | {2 3 }
	Port: runTrainAfterInit : regions_19 | {2 3 }
	Port: runTrainAfterInit : regions_20 | {2 3 }
	Port: runTrainAfterInit : regions_21 | {2 3 }
	Port: runTrainAfterInit : regions_22 | {2 3 }
	Port: runTrainAfterInit : regions_23 | {2 3 }
	Port: runTrainAfterInit : regions_24 | {2 3 }
	Port: runTrainAfterInit : regions_25 | {2 3 }
	Port: runTrainAfterInit : regions_26 | {2 3 }
	Port: runTrainAfterInit : regions_27 | {2 3 }
	Port: runTrainAfterInit : regions_28 | {2 3 }
	Port: runTrainAfterInit : regions_29 | {2 3 }
	Port: runTrainAfterInit : regions_30 | {2 3 }
	Port: runTrainAfterInit : regions_31 | {2 3 }
	Port: runTrainAfterInit : regions_32 | {2 3 }
	Port: runTrainAfterInit : regions_33 | {2 3 }
	Port: runTrainAfterInit : regions_34 | {2 3 }
	Port: runTrainAfterInit : regions_35 | {2 3 }
	Port: runTrainAfterInit : regions_36 | {2 3 }
	Port: runTrainAfterInit : regions_37 | {2 3 }
	Port: runTrainAfterInit : regions_38 | {2 3 }
	Port: runTrainAfterInit : regions_39 | {2 3 }
	Port: runTrainAfterInit : regions_40 | {2 3 }
	Port: runTrainAfterInit : regions_41 | {2 3 }
	Port: runTrainAfterInit : regions_42 | {2 3 }
	Port: runTrainAfterInit : regions_43 | {2 3 }
	Port: runTrainAfterInit : regions_44 | {2 3 }
	Port: runTrainAfterInit : regions_45 | {2 3 }
	Port: runTrainAfterInit : regions_46 | {2 3 }
	Port: runTrainAfterInit : regions_47 | {2 3 }
	Port: runTrainAfterInit : regions_48 | {2 3 }
	Port: runTrainAfterInit : n_regions_V | {2 3 }
  - Chain level:
	State 1
	State 2
		checkId_V : 1
		data : 1
		data_1 : 1
		data_2 : 1
		data_3 : 1
		data_4 : 1
		data_5 : 1
		data_6 : 1
		data_7 : 1
		call_ln578 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_read_train_1_fu_118 |    0    |    0    |  7.545  |   532   |   117   |    0    |
|          | grp_insert_point_fu_124 |    0    |   135   | 688.535 |  44874  |  34314  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |     checkId_V_fu_235    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       data_fu_240       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      data_1_fu_245      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      data_2_fu_250      |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|      data_3_fu_255      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      data_4_fu_260      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      data_5_fu_265      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      data_6_fu_270      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      data_7_fu_275      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                         |    0    |   135   |  696.08 |  45406  |  34431  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|checkId_V_reg_280|    6   |
|  data_1_reg_290 |   32   |
|  data_2_reg_295 |   32   |
|  data_3_reg_300 |   32   |
|  data_4_reg_305 |   32   |
|  data_5_reg_310 |   32   |
|  data_6_reg_315 |   32   |
|  data_7_reg_320 |   32   |
|   data_reg_285  |   32   |
+-----------------+--------+
|      Total      |   262  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_insert_point_fu_124 |  p2  |   2  |   6  |   12   ||    9    |
| grp_insert_point_fu_124 |  p51 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_124 |  p52 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_124 |  p53 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_124 |  p54 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_124 |  p55 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_124 |  p56 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_124 |  p57 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_124 |  p58 |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   524  ||  14.292 ||    81   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   135  |   696  |  45406 |  34431 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   14   |    -   |   81   |    -   |
|  Register |    -   |    -   |    -   |   262  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   135  |   710  |  45668 |  34512 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
