[{"DBLP title": "Optimization and Quality Estimation of Circuit Design via Random Region Covering Method.", "DBLP authors": ["Zhaori Bi", "Dian Zhou", "Sheng-Guo Wang", "Xuan Zeng"], "year": 2017, "MAG papers": [{"PaperId": 2742044854, "PaperTitle": "optimization and quality estimation of circuit design via random region covering method", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at dallas", "fudan university", "university of north carolina at charlotte", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "A Comprehensive BIST Solution for Polar Transceivers Using On-Chip Resources.", "DBLP authors": ["Jae Woong Jeong", "Vishwanath Natarajan", "Shreyas Sen", "T. M. Mak", "Jennifer Kitchen", "Sule Ozev"], "year": 2017, "MAG papers": [{"PaperId": 2740964443, "PaperTitle": "a comprehensive bist solution for polar transceivers using on chip resources", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["arizona state university", "intel", "nxp semiconductors", "purdue university", "globalfoundries", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Electric Vehicle Optimized Charge and Drive Management.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2017, "MAG papers": [{"PaperId": 2740832769, "PaperTitle": "electric vehicle optimized charge and drive management", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Word- and Partition-Level Write Variation Reduction for Improving Non-Volatile Cache Lifetime.", "DBLP authors": ["Shuai Wang", "Guangshan Duan", "Yupeng Li", "Qianhao Dong"], "year": 2017, "MAG papers": [{"PaperId": 2741830349, "PaperTitle": "word and partition level write variation reduction for improving non volatile cache lifetime", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanjing university", "nanjing university", "nanjing university", "nanjing university"]}], "source": "ES"}, {"DBLP title": "Optimal Don't Care Filling for Minimizing Peak Toggles During At-Speed Stuck-At Testing.", "DBLP authors": ["Satya Trinadh Adireddy", "Seetal Potluri", "Ch. Sobhan Babu", "Veezhinathan Kamakoti", "Shiv Govind Singh"], "year": 2017, "MAG papers": [{"PaperId": 2752142607, "PaperTitle": "optimal don t care filling for minimizing peak toggles during at speed stuck at testing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras", "indian institute of technology hyderabad", "indian institute of technology hyderabad", "indian institute of technology hyderabad"]}], "source": "ES"}, {"DBLP title": "Two-Stage Layout Decomposition for Hybrid E-Beam and Triple Patterning Lithography.", "DBLP authors": ["Xingquan Li", "Wenxing Zhu"], "year": 2017, "MAG papers": [{"PaperId": 2740204001, "PaperTitle": "two stage layout decomposition for hybrid e beam and triple patterning lithography", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["fuzhou university", "fuzhou university"]}], "source": "ES"}, {"DBLP title": "VFI-Based Power Management to Enhance the Lifetime of High-Performance 3D NoCs.", "DBLP authors": ["Sourav Das", "Dongjin Lee", "Wonje Choi", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2017, "MAG papers": [{"PaperId": 2750802292, "PaperTitle": "vfi based power management to enhance the lifetime of high performance 3d nocs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["duke university", "washington state university", "washington state university", "washington state university", "washington state university", "washington state university"]}], "source": "ES"}, {"DBLP title": "A Novel Range Matching Architecture for Packet Classification Without Rule Expansion.", "DBLP authors": ["Shanmugakumar Murugesan", "Sk. Noor Mahammad"], "year": 2017, "MAG papers": [{"PaperId": 2741462290, "PaperTitle": "a novel range matching architecture for packet classification without rule expansion", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A Hierarchical Technique for Statistical Path Selection and Criticality Computation.", "DBLP authors": ["P. R. Chithira", "Vinita Vasudevan"], "year": 2017, "MAG papers": [{"PaperId": 2751627017, "PaperTitle": "a hierarchical technique for statistical path selection and criticality computation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Architectural Supports to Protect OS Kernels from Code-Injection Attacks and Their Applications.", "DBLP authors": ["Hyungon Moon", "Jinyong Lee", "Dongil Hwang", "Seonhwa Jung", "Jiwon Seo", "Yunheung Paek"], "year": 2017, "MAG papers": [{"PaperId": 2751885091, "PaperTitle": "architectural supports to protect os kernels from code injection attacks and their applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "An Effective Layout Decomposition Method for DSA with Multiple Patterning in Contact-Hole Generation.", "DBLP authors": ["Yunfeng Yang", "Wai-Shing Luk", "Hai Zhou", "David Z. Pan", "Dian Zhou", "Changhao Yan", "Xuan Zeng"], "year": 2017, "MAG papers": [{"PaperId": 2757526385, "PaperTitle": "an effective layout decomposition method for dsa with multiple patterning in contact hole generation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["fudan university", "fudan university", "northwestern university", "university of texas at austin", "fudan university", "university of texas at dallas", "fudan university"]}], "source": "ES"}, {"DBLP title": "An Adaptive Markov Model for the Timing Analysis of Probabilistic Caches.", "DBLP authors": ["Chao Chen", "Giovanni Beltrame"], "year": 2017, "MAG papers": [{"PaperId": 2752742484, "PaperTitle": "an adaptive markov model for the timing analysis of probabilistic caches", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole polytechnique de montreal", "ecole polytechnique de montreal"]}], "source": "ES"}, {"DBLP title": "Security Analysis of Arbiter PUF and Its Lightweight Compositions Under Predictability Test.", "DBLP authors": ["Phuong Ha Nguyen", "Durga Prasad Sahoo", "Rajat Subhra Chakraborty", "Debdeep Mukhopadhyay"], "year": 2017, "MAG papers": [{"PaperId": 2562003427, "PaperTitle": "security analysis of arbiter puf and its lightweight compositions under predictability test", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "CALM: Contention-Aware Latency-Minimal Application Mapping for Flattened Butterfly On-Chip Networks.", "DBLP authors": ["Di Zhu", "Siyu Yue", "Massoud Pedram", "Lizhong Chen"], "year": 2017, "MAG papers": [{"PaperId": 2566486278, "PaperTitle": "calm contention aware latency minimal application mapping for flattened butterfly on chip networks", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "university of southern california", "oregon state university", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Scalable SMT-Based Equivalence Checking of Nested Loop Pipelining in Behavioral Synthesis.", "DBLP authors": ["Mohammad Reza Azarbad", "Bijan Alizadeh"], "year": 2017, "MAG papers": [{"PaperId": 2567559802, "PaperTitle": "scalable smt based equivalence checking of nested loop pipelining in behavioral synthesis", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Optimized Implementation of Multirate Mixed-Criticality Synchronous Reactive Models.", "DBLP authors": ["Qingling Zhao", "Zaid Al-bayati", "Zonghua Gu", "Haibo Zeng"], "year": 2017, "MAG papers": [{"PaperId": 2561253484, "PaperTitle": "optimized implementation of multirate mixed criticality synchronous reactive models", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["zhejiang university", "virginia tech", "zhejiang university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Reducing the Complexity of Dataflow Graphs Using Slack-Based Merging.", "DBLP authors": ["Hazem Ismail Ali", "Sander Stuijk", "Benny Akesson", "Lu\u00eds Miguel Pinho"], "year": 2017, "MAG papers": [{"PaperId": 2464718695, "PaperTitle": "reducing the complexity of dataflow graphs using slack based merging", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["eindhoven university of technology", "czech technical university in prague", null, null]}], "source": "ES"}, {"DBLP title": "Security in Automotive Networks: Lightweight Authentication and Authorization.", "DBLP authors": ["Philipp Mundhenk", "Andrew Paverd", "Artur Mrowca", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "year": 2017, "MAG papers": [{"PaperId": 2522081692, "PaperTitle": "security in automotive networks lightweight authentication and authorization", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, "university of warwick", "aalto university", null, "technische universitat munchen", null]}], "source": "ES"}, {"DBLP title": "On the Restore Time Variations of Future DRAM Memory.", "DBLP authors": ["XianWei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "year": 2017, "MAG papers": [{"PaperId": 2586596130, "PaperTitle": "on the restore time variations of future dram memory", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "A Hybrid DRAM/PCM Buffer Cache Architecture for Smartphones with QoS Consideration.", "DBLP authors": ["Ye-Jyun Lin", "Chia-Lin Yang", "Hsiang-Pang Li", "Cheng-Yuan Michael Wang"], "year": 2017, "MAG papers": [{"PaperId": 2563326589, "PaperTitle": "a hybrid dram pcm buffer cache architecture for smartphones with qos consideration", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, "national taiwan university", null]}], "source": "ES"}, {"DBLP title": "An Elastic Mixed-Criticality Task Model and Early-Release EDF Scheduling Algorithms.", "DBLP authors": ["Hang Su", "Dakai Zhu", "Scott Brandt"], "year": 2017, "MAG papers": [{"PaperId": 2562803701, "PaperTitle": "an elastic mixed criticality task model and early release edf scheduling algorithms", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at san antonio", "university of texas at san antonio", "university of california santa cruz"]}], "source": "ES"}, {"DBLP title": "Computation of Seeds for LFSR-Based n-Detection Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "MAG papers": [{"PaperId": 2570421387, "PaperTitle": "computation of seeds for lfsr based n detection test generation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Scale & Cap: Scaling-Aware Resource Management for Consolidated Multi-threaded Applications.", "DBLP authors": ["Can Hankendi", "Ayse Kivilcim Coskun"], "year": 2017, "MAG papers": [{"PaperId": 2568537891, "PaperTitle": "scale cap scaling aware resource management for consolidated multi threaded applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Secure and Flexible Trace-Based Debugging of Systems-on-Chip.", "DBLP authors": ["Jerry Backer", "David H\u00e9ly", "Ramesh Karri"], "year": 2017, "MAG papers": [{"PaperId": 2565762120, "PaperTitle": "secure and flexible trace based debugging of systems on chip", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["new york university", "new york university", "university of grenoble"]}], "source": "ES"}, {"DBLP title": "A MATLAB Vectorizing Compiler Targeting Application-Specific Instruction Set Processors.", "DBLP authors": ["Ioannis Latifis", "Karthick Parashar", "Grigoris Dimitroulakos", "Hans Cappelle", "Christakis Lezos", "Konstantinos Masselos", "Francky Catthoor"], "year": 2017, "MAG papers": [{"PaperId": 2569816949, "PaperTitle": "a matlab vectorizing compiler targeting application specific instruction set processors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of peloponnese", "university of peloponnese", "imec", "university of peloponnese", "university of peloponnese", "imec", "imec"]}], "source": "ES"}, {"DBLP title": "Scrubbing Mechanism for Heterogeneous Applications in Reconfigurable Devices.", "DBLP authors": ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"], "year": 2017, "MAG papers": [{"PaperId": 2586365929, "PaperTitle": "scrubbing mechanism for heterogeneous applications in reconfigurable devices", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of singapore", "dresden university of technology", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "A Model-Driven Engineering Methodology to Design Parallel and Distributed Embedded Systems.", "DBLP authors": ["Andrea Enrici", "Ludovic Apvrille", "Renaud Pacalet"], "year": 2017, "MAG papers": [{"PaperId": 2569847765, "PaperTitle": "a model driven engineering methodology to design parallel and distributed embedded systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["universite paris saclay", "universite paris saclay", "universite paris saclay"]}], "source": "ES"}, {"DBLP title": "Worst-Case Response Time Analysis of a Synchronous Dataflow Graph in a Multiprocessor System with Real-Time Tasks.", "DBLP authors": ["Junchul Choi", "Soonhoi Ha"], "year": 2017, "MAG papers": [{"PaperId": 2580454733, "PaperTitle": "worst case response time analysis of a synchronous dataflow graph in a multiprocessor system with real time tasks", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Multiprocessor Scheduling of a Multi-Mode Dataflow Graph Considering Mode Transition Delay.", "DBLP authors": ["Hanwoong Jung", "Hyunok Oh", "Soonhoi Ha"], "year": 2017, "MAG papers": [{"PaperId": 2301962474, "PaperTitle": "multiprocessor scheduling of a multi mode dataflow graph considering mode transition delay", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["seoul national university", "seoul national university", "hanyang university"]}], "source": "ES"}, {"DBLP title": "A Survey of Parametric Dataflow Models of Computation.", "DBLP authors": ["Adnan Bouakaz", "Pascal Fradet", "Alain Girault"], "year": 2017, "MAG papers": [{"PaperId": 2580097292, "PaperTitle": "a survey of parametric dataflow models of computation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Symbolic Analyses of Dataflow Graphs.", "DBLP authors": ["Adnan Bouakaz", "Pascal Fradet", "Alain Girault"], "year": 2017, "MAG papers": [{"PaperId": 2570429727, "PaperTitle": "symbolic analyses of dataflow graphs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "HoPE: Hot-Cacheline Prediction for Dynamic Early Decompression in Compressed LLCs.", "DBLP authors": ["Jaehyun Park", "Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Vinson Young", "Junghee Lee", "Jongman Kim"], "year": 2017, "MAG papers": [{"PaperId": 2604324491, "PaperTitle": "hope hot cacheline prediction for dynamic early decompression in compressed llcs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of texas at san antonio", "arizona state university", "university of cyprus", "daegu university", "samsung", null, "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "PeaPaw: Performance and Energy-Aware Partitioning of Workload on Heterogeneous Platforms.", "DBLP authors": ["Li Tang", "Richard F. Barrett", "Jeanine Cook", "Xiaobo Sharon Hu"], "year": 2017, "MAG papers": [{"PaperId": 2597212175, "PaperTitle": "peapaw performance and energy aware partitioning of workload on heterogeneous platforms", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sandia national laboratories", "university of notre dame", "sandia national laboratories", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "CDTA: A Comprehensive Solution for Counterfeit Detection, Traceability, and Authentication in the IoT Supply Chain.", "DBLP authors": ["Kun Yang", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2017, "MAG papers": [{"PaperId": 2604603188, "PaperTitle": "cdta a comprehensive solution for counterfeit detection traceability and authentication in the iot supply chain", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Generation of Transparent-Scan Sequences for Diagnosis of Scan Chain Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "MAG papers": [{"PaperId": 2620506035, "PaperTitle": "generation of transparent scan sequences for diagnosis of scan chain faults", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Application-Specific Residential Microgrid Design Methodology.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2017, "MAG papers": [{"PaperId": 2604604993, "PaperTitle": "application specific residential microgrid design methodology", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Layer Assignment of Escape Buses with Consecutive Constraints in PCB Designs.", "DBLP authors": ["Jin-Tai Yan"], "year": 2017, "MAG papers": [{"PaperId": 2595900504, "PaperTitle": "layer assignment of escape buses with consecutive constraints in pcb designs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chung hua university"]}], "source": "ES"}, {"DBLP title": "Leak Stopper: An Actively Revitalized Snoop Filter Architecture with Effective Generation Control.", "DBLP authors": ["Yin-Chi Peng", "Chien-Chih Chen", "Hsiang-Jen Tsai", "Keng-Hao Yang", "Pei-Zhe Huang", "Shih-Chieh Chang", "Wen-Ben Jone", "Tien-Fu Chen"], "year": 2017, "MAG papers": [{"PaperId": 2596527186, "PaperTitle": "leak stopper an actively revitalized snoop filter architecture with effective generation control", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national tsing hua university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "university of cincinnati", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Topological Approach to Automatic Symbolic Macromodel Generation for Analog Integrated Circuits.", "DBLP authors": ["Guoyong Shi", "Hanbin Hu", "Shuwen Deng"], "year": 2017, "MAG papers": [{"PaperId": 2595409684, "PaperTitle": "topological approach to automatic symbolic macromodel generation for analog integrated circuits", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Content-Aware Bit Shuffling for Maximizing PCM Endurance.", "DBLP authors": ["Miseon Han", "Youngsun Han", "Seon Wook Kim", "Hokyoon Lee", "Il Park"], "year": 2017, "MAG papers": [{"PaperId": 2617116991, "PaperTitle": "content aware bit shuffling for maximizing pcm endurance", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sk hynix", null, "korea university", "sk hynix", "korea university"]}], "source": "ES"}, {"DBLP title": "SSAGA: SMs Synthesized for Asymmetric GPGPU Applications.", "DBLP authors": ["Shamik Saha", "Prabal Basu", "Chidhambaranathan Rajamanikkam", "Aatreyi Bal", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2017, "MAG papers": [{"PaperId": 2606737494, "PaperTitle": "ssaga sms synthesized for asymmetric gpgpu applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["utah state university", "utah state university", "utah state university", "utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "Low-Power Clock Tree Synthesis for 3D-ICs.", "DBLP authors": ["Tiantao Lu", "Ankur Srivastava"], "year": 2017, "MAG papers": [{"PaperId": 2605091737, "PaperTitle": "low power clock tree synthesis for 3d ics", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "TEI-power: Temperature Effect Inversion-Aware Dynamic Thermal Management.", "DBLP authors": ["Woojoo Lee", "Kyuseung Han", "Yanzhi Wang", "Tiansong Cui", "Shahin Nazarian", "Massoud Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2606628626, "PaperTitle": "tei power temperature effect inversion aware dynamic thermal management", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "syracuse university", "university of southern california", "university of southern california", "myongji university", "electronics and telecommunications research institute"]}], "source": "ES"}, {"DBLP title": "Using CoreSight PTM to Integrate CRA Monitoring IPs in an ARM-Based SoC.", "DBLP authors": ["Yongje Lee", "Jinyong Lee", "Ingoo Heo", "Dongil Hwang", "Yunheung Paek"], "year": 2017, "MAG papers": [{"PaperId": 2606014062, "PaperTitle": "using coresight ptm to integrate cra monitoring ips in an arm based soc", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["seoul national university", "samsung", "seoul national university", "electronics and telecommunications research institute", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Fundamental Challenges Toward Making the IoT a Reachable Reality: A Model-Centric Investigation.", "DBLP authors": ["Yuankun Xue", "Ji Li", "Shahin Nazarian", "Paul Bogdan"], "year": 2017, "MAG papers": [{"PaperId": 2606469231, "PaperTitle": "fundamental challenges toward making the iot a reachable reality a model centric investigation", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of southern california", "university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Obfuscation-Based Protection Framework against Printed Circuit Boards Unauthorized Operation and Reverse Engineering.", "DBLP authors": ["Zimu Guo", "Jia Di", "Mark M. Tehranipoor", "Domenic Forte"], "year": 2017, "MAG papers": [{"PaperId": 2608112030, "PaperTitle": "obfuscation based protection framework against printed circuit boards unauthorized operation and reverse engineering", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of arkansas"]}], "source": "ES"}, {"DBLP title": "A Fast Hierarchical Adaptive Analog Routing Algorithm Based on Integer Linear Programming.", "DBLP authors": ["Mohammad Torabi", "Lihong Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2619603071, "PaperTitle": "a fast hierarchical adaptive analog routing algorithm based on integer linear programming", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["memorial university of newfoundland", "memorial university of newfoundland"]}], "source": "ES"}, {"DBLP title": "A Single-Tier Virtual Queuing Memory Controller Architecture for Heterogeneous MPSoCs.", "DBLP authors": ["Yang Song", "Kambiz Samadi", "Bill Lin"], "year": 2017, "MAG papers": [{"PaperId": 2608740005, "PaperTitle": "a single tier virtual queuing memory controller architecture for heterogeneous mpsocs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "qualcomm", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits.", "DBLP authors": ["Ji Li", "Jeffrey Draper"], "year": 2017, "MAG papers": [{"PaperId": 2618494826, "PaperTitle": "accelerated soft error rate ser estimation for combinational and sequential circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Exploring Energy-Efficient Cache Design in Emerging Mobile Platforms.", "DBLP authors": ["Kaige Yan", "Lu Peng", "Mingsong Chen", "Xin Fu"], "year": 2017, "MAG papers": [{"PaperId": 2739387436, "PaperTitle": "exploring energy efficient cache design in emerging mobile platforms", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["east china normal university", "university of houston", "university of houston", "louisiana state university"]}], "source": "ES"}, {"DBLP title": "Scalable Bandwidth Shaping Scheme via Adaptively Managed Parallel Heaps in Manycore-Based Network Processors.", "DBLP authors": ["Taehyun Kim", "Jongbum Lim", "Jinku Kim", "Woo-Cheol Cho", "Eui-Young Chung", "Hyuk-Jun Lee"], "year": 2017, "MAG papers": [{"PaperId": 2617588517, "PaperTitle": "scalable bandwidth shaping scheme via adaptively managed parallel heaps in manycore based network processors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sogang university", "yonsei university", "sogang university", "sogang university", "sogang university", "sogang university"]}], "source": "ES"}, {"DBLP title": "Optimal Scheduling and Allocation for IC Design Management and Cost Reduction.", "DBLP authors": ["Prabhav Agrawal", "Mike Broxterman", "Biswadeep Chatterjee", "Patrick Cuevas", "Kathy H. Hayashi", "Andrew B. Kahng", "Pranay K. Myana", "Siddhartha Nath"], "year": 2017, "MAG papers": [{"PaperId": 2623332009, "PaperTitle": "optimal scheduling and allocation for ic design management and cost reduction", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california san diego", "qualcomm", "university of california san diego", "qualcomm", "university of california san diego", "university of california san diego", "qualcomm", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Proof-Carrying Hardware via Inductive Invariants.", "DBLP authors": ["Tobias Isenberg", "Marco Platzner", "Heike Wehrheim", "Tobias Wiersema"], "year": 2017, "MAG papers": [{"PaperId": 2736313002, "PaperTitle": "proof carrying hardware via inductive invariants", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of paderborn", "university of paderborn", "university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Automated Integration of Dual-Edge Clocking for Low-Power Operation in Nanometer Nodes.", "DBLP authors": ["Andrea Bonetti", "Nicholas Preyss", "Adam Teman", "Andreas Burg"], "year": 2017, "MAG papers": [{"PaperId": 2619517799, "PaperTitle": "automated integration of dual edge clocking for low power operation in nanometer nodes", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "bar ilan university"]}], "source": "ES"}, {"DBLP title": "Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip.", "DBLP authors": ["Katherine Shu-Min Li", "Sying-Jyan Wang"], "year": 2017, "MAG papers": [{"PaperId": 2619607385, "PaperTitle": "design methodology of fault tolerant custom 3d network on chip", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national sun yat sen university", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "Approximate Energy-Efficient Encoding for Serial Interfaces.", "DBLP authors": ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "year": 2017, "MAG papers": [{"PaperId": 2620517447, "PaperTitle": "approximate energy efficient encoding for serial interfaces", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Parallel High-Level Synthesis Design Space Exploration for Behavioral IPs of Exact Latencies.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2017, "MAG papers": [{"PaperId": 2619340758, "PaperTitle": "parallel high level synthesis design space exploration for behavioral ips of exact latencies", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Generating Current Constraints to Guarantee RLC Power Grid Safety.", "DBLP authors": ["Zahi Moudallal", "Farid N. Najm"], "year": 2017, "MAG papers": [{"PaperId": 2627054467, "PaperTitle": "generating current constraints to guarantee rlc power grid safety", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Test Modification for Reduced Volumes of Fail Data.", "DBLP authors": ["Irith Pomeranz", "M. Enamul Amyeen", "Srikanth Venkataraman"], "year": 2017, "MAG papers": [{"PaperId": 2626938262, "PaperTitle": "test modification for reduced volumes of fail data", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Multiharmonic Small-Signal Modeling of Low-Power PWM DC-DC Converters.", "DBLP authors": ["Ya Wang", "Di Gao", "Dani A. Tannir", "Ning Dong", "G. Peter Fang", "Wei Dong", "Peng Li"], "year": 2017, "MAG papers": [{"PaperId": 2623731417, "PaperTitle": "multiharmonic small signal modeling of low power pwm dc dc converters", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas a m university", "texas instruments", "lebanese american university", "cadence design systems", "texas a m university", "texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Training Fixed-Point Classifiers for On-Chip Low-Power Implementation.", "DBLP authors": ["Hassan Albalawi", "Yuanning Li", "Xin Li"], "year": 2017, "MAG papers": [{"PaperId": 2624507639, "PaperTitle": "training fixed point classifiers for on chip low power implementation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Efficient Mapping of Applications for Future Chip-Multiprocessors in Dark Silicon Era.", "DBLP authors": ["Mohaddeseh Hoveida", "Fatemeh Aghaaliakbari", "Ramin Bashizade", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2017, "MAG papers": [{"PaperId": 2625223005, "PaperTitle": "efficient mapping of applications for future chip multiprocessors in dark silicon era", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["duke university", "pennsylvania state university", "sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Spatio-Temporal Scheduling of Preemptive Real-Time Tasks on Partially Reconfigurable Systems.", "DBLP authors": ["Sangeet Saha", "Arnab Sarkar", "Amlan Chakrabarti"], "year": 2017, "MAG papers": [{"PaperId": 2624889741, "PaperTitle": "spatio temporal scheduling of preemptive real time tasks on partially reconfigurable systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of calcutta", "indian institute of technology guwahati", "university of calcutta"]}], "source": "ES"}, {"DBLP title": "Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation.", "DBLP authors": ["Jaume Abella", "Maria Padilla", "Joan del Castillo", "Francisco J. Cazorla"], "year": 2017, "MAG papers": [{"PaperId": 2625709394, "PaperTitle": "measurement based worst case execution time estimation using the coefficient of variation", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["spanish national research council", "autonomous university of barcelona", "autonomous university of barcelona", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Noc-HMP: A Heterogeneous Multicore Processor for Embedded Systems Designed in SystemJ.", "DBLP authors": ["Zoran Salcic", "HeeJong Park", "J\u00fcrgen Teich", "Avinash Malik", "Muhammad Nadeem"], "year": 2017, "MAG papers": [{"PaperId": 2625660785, "PaperTitle": "noc hmp a heterogeneous multicore processor for embedded systems designed in systemj", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of auckland", "university of auckland", "university of erlangen nuremberg", "university of auckland", "university of auckland"]}], "source": "ES"}, {"DBLP title": "Time-Triggered Scheduling of Mixed-Criticality Systems.", "DBLP authors": ["Lalatendu Behera", "Purandar Bhaduri"], "year": 2017, "MAG papers": [{"PaperId": 2624842433, "PaperTitle": "time triggered scheduling of mixed criticality systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology guwahati", "indian institute of technology guwahati"]}], "source": "ES"}, {"DBLP title": "Incremental Layer Assignment for Timing Optimization.", "DBLP authors": ["Derong Liu", "Bei Yu", "Salim Chowdhury", "David Z. Pan"], "year": 2017, "MAG papers": [{"PaperId": 2625969775, "PaperTitle": "incremental layer assignment for timing optimization", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["the chinese university of hong kong", "university of texas at austin", null, "university of texas at austin"]}], "source": "ES"}]