<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a365ca401a17b08d64368d54bf409f92b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9c086a64f7b7c998ecfabf03721cc008"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3b482a597d0314c0fe43f5e8e5119470"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a3b482a597d0314c0fe43f5e8e5119470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e756c1307ff5107fd517d6e12fdfb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a38e756c1307ff5107fd517d6e12fdfb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a38e756c1307ff5107fd517d6e12fdfb3">More...</a><br /></td></tr>
<tr class="separator:a38e756c1307ff5107fd517d6e12fdfb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053bbd335a2eb4f5c2d6807fabaf4961"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a053bbd335a2eb4f5c2d6807fabaf4961"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a053bbd335a2eb4f5c2d6807fabaf4961">More...</a><br /></td></tr>
<tr class="separator:a053bbd335a2eb4f5c2d6807fabaf4961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332817e94c645d7e27780333b2d2079a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a332817e94c645d7e27780333b2d2079a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a332817e94c645d7e27780333b2d2079a">More...</a><br /></td></tr>
<tr class="separator:a332817e94c645d7e27780333b2d2079a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bfd4a3c35ca253b21af8a0f2f61c48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a98bfd4a3c35ca253b21af8a0f2f61c48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a98bfd4a3c35ca253b21af8a0f2f61c48">More...</a><br /></td></tr>
<tr class="separator:a98bfd4a3c35ca253b21af8a0f2f61c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434e6028b03f0cd72931706e33239c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a434e6028b03f0cd72931706e33239c42"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a434e6028b03f0cd72931706e33239c42">More...</a><br /></td></tr>
<tr class="separator:a434e6028b03f0cd72931706e33239c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61250c51a4e02cc053de7dd203a68f92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a61250c51a4e02cc053de7dd203a68f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a61250c51a4e02cc053de7dd203a68f92">More...</a><br /></td></tr>
<tr class="separator:a61250c51a4e02cc053de7dd203a68f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f64e4e00d51ae1655262089c3a969ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a4f64e4e00d51ae1655262089c3a969ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a4f64e4e00d51ae1655262089c3a969ad">More...</a><br /></td></tr>
<tr class="separator:a4f64e4e00d51ae1655262089c3a969ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c65a01993f95fb7a61d8220b35a7d18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a7c65a01993f95fb7a61d8220b35a7d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a7c65a01993f95fb7a61d8220b35a7d18">More...</a><br /></td></tr>
<tr class="separator:a7c65a01993f95fb7a61d8220b35a7d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8196190390b04f08a891cd40d76afb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:afd8196190390b04f08a891cd40d76afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#afd8196190390b04f08a891cd40d76afb">More...</a><br /></td></tr>
<tr class="separator:afd8196190390b04f08a891cd40d76afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48bd0e42e3f4296aa9197cb3c1b9e558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a48bd0e42e3f4296aa9197cb3c1b9e558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a48bd0e42e3f4296aa9197cb3c1b9e558">More...</a><br /></td></tr>
<tr class="separator:a48bd0e42e3f4296aa9197cb3c1b9e558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622611975fe98c88081cea5a651f6806"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a622611975fe98c88081cea5a651f6806"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a622611975fe98c88081cea5a651f6806">More...</a><br /></td></tr>
<tr class="separator:a622611975fe98c88081cea5a651f6806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f3cda4c11ecdab69ceb400dcf928ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:af4f3cda4c11ecdab69ceb400dcf928ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#af4f3cda4c11ecdab69ceb400dcf928ac">More...</a><br /></td></tr>
<tr class="separator:af4f3cda4c11ecdab69ceb400dcf928ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a306fe0b94e88697e4cd6b8f2e19b2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a8a306fe0b94e88697e4cd6b8f2e19b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a8a306fe0b94e88697e4cd6b8f2e19b2d">More...</a><br /></td></tr>
<tr class="separator:a8a306fe0b94e88697e4cd6b8f2e19b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a9c8052fb56c569ac8c3813dcf9611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a08a9c8052fb56c569ac8c3813dcf9611"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a08a9c8052fb56c569ac8c3813dcf9611">More...</a><br /></td></tr>
<tr class="separator:a08a9c8052fb56c569ac8c3813dcf9611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5896ccae8eaa2929474d16aead6838c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:af5896ccae8eaa2929474d16aead6838c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#af5896ccae8eaa2929474d16aead6838c">More...</a><br /></td></tr>
<tr class="separator:af5896ccae8eaa2929474d16aead6838c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3f9d4e1bcf70fe569a608097caccc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:adc3f9d4e1bcf70fe569a608097caccc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#adc3f9d4e1bcf70fe569a608097caccc7">More...</a><br /></td></tr>
<tr class="separator:adc3f9d4e1bcf70fe569a608097caccc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ede0af69d067c4b4778226dc75c663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a41ede0af69d067c4b4778226dc75c663"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a41ede0af69d067c4b4778226dc75c663">More...</a><br /></td></tr>
<tr class="separator:a41ede0af69d067c4b4778226dc75c663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ecfd718a0a5f93d9a0085465c88f55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:ae9ecfd718a0a5f93d9a0085465c88f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#ae9ecfd718a0a5f93d9a0085465c88f55">More...</a><br /></td></tr>
<tr class="separator:ae9ecfd718a0a5f93d9a0085465c88f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f1c67efe14c8c1d72df0a845cbb6ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:af7f1c67efe14c8c1d72df0a845cbb6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#af7f1c67efe14c8c1d72df0a845cbb6ff">More...</a><br /></td></tr>
<tr class="separator:af7f1c67efe14c8c1d72df0a845cbb6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a873eb9a08613bc20cb382f1a91bd8afa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a873eb9a08613bc20cb382f1a91bd8afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a873eb9a08613bc20cb382f1a91bd8afa">More...</a><br /></td></tr>
<tr class="separator:a873eb9a08613bc20cb382f1a91bd8afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fbd33c795d632179bc37c76b8e4118"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a86fbd33c795d632179bc37c76b8e4118"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d4/d18/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d390_1_1_0d396.html#a86fbd33c795d632179bc37c76b8e4118">More...</a><br /></td></tr>
<tr class="separator:a86fbd33c795d632179bc37c76b8e4118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c086a64f7b7c998ecfabf03721cc008"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9c086a64f7b7c998ecfabf03721cc008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514ad76492375a30d7e5239bfe70a66d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a514ad76492375a30d7e5239bfe70a66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365ca401a17b08d64368d54bf409f92b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a365ca401a17b08d64368d54bf409f92b">EAX</a></td></tr>
<tr class="separator:a365ca401a17b08d64368d54bf409f92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7da38e4dbbd0560cadba1daeda306b9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a256b5d35531c5957b9f14da52434cb66"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac47900fbeb992948c4bf79a239da2ff4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:ac47900fbeb992948c4bf79a239da2ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d3/d88/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d393_1_1_0d422.html#ac47900fbeb992948c4bf79a239da2ff4">More...</a><br /></td></tr>
<tr class="separator:ac47900fbeb992948c4bf79a239da2ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376d53ab4e8d96c984bf2a16ac7dac90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a376d53ab4e8d96c984bf2a16ac7dac90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d88/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d393_1_1_0d422.html#a376d53ab4e8d96c984bf2a16ac7dac90">More...</a><br /></td></tr>
<tr class="separator:a376d53ab4e8d96c984bf2a16ac7dac90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256b5d35531c5957b9f14da52434cb66"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a256b5d35531c5957b9f14da52434cb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c1aa3a6f6b836c26a347179398b14e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac1c1aa3a6f6b836c26a347179398b14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7da38e4dbbd0560cadba1daeda306b9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac7da38e4dbbd0560cadba1daeda306b9">EBX</a></td></tr>
<tr class="separator:ac7da38e4dbbd0560cadba1daeda306b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd11019868c33562a1f3f124972f86d6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1e75170bf7719fded72c5f8d5426aa02"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae21a126b0967e1eb735b4822902e024a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ae21a126b0967e1eb735b4822902e024a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d394_1_1_0d429.html#ae21a126b0967e1eb735b4822902e024a">More...</a><br /></td></tr>
<tr class="separator:ae21a126b0967e1eb735b4822902e024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e75170bf7719fded72c5f8d5426aa02"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1e75170bf7719fded72c5f8d5426aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47cb6930761cb67169215e46df919c9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a47cb6930761cb67169215e46df919c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd11019868c33562a1f3f124972f86d6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acd11019868c33562a1f3f124972f86d6">ECX</a></td></tr>
<tr class="separator:acd11019868c33562a1f3f124972f86d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e8b0d347001546f5bd67ebe95ba6d1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9066bec2358d83ae2e6c52c686bface9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adcf0826768e4124093cc51be52748c9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:adcf0826768e4124093cc51be52748c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d83/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d395_1_1_0d434.html#adcf0826768e4124093cc51be52748c9f">More...</a><br /></td></tr>
<tr class="separator:adcf0826768e4124093cc51be52748c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad9cc27c44a87dd63ea07f008583ba0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a2ad9cc27c44a87dd63ea07f008583ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d1/d83/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d395_1_1_0d434.html#a2ad9cc27c44a87dd63ea07f008583ba0">More...</a><br /></td></tr>
<tr class="separator:a2ad9cc27c44a87dd63ea07f008583ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4908172bdb1a87101856efbd9cff8d4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a4908172bdb1a87101856efbd9cff8d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d1/d83/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d395_1_1_0d434.html#a4908172bdb1a87101856efbd9cff8d4c">More...</a><br /></td></tr>
<tr class="separator:a4908172bdb1a87101856efbd9cff8d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a91751bccc33b2bd741714662a44e96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a5a91751bccc33b2bd741714662a44e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d83/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d395_1_1_0d434.html#a5a91751bccc33b2bd741714662a44e96">More...</a><br /></td></tr>
<tr class="separator:a5a91751bccc33b2bd741714662a44e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14ac2f3fcd4b8ca015ecc8c8cd618d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:ab14ac2f3fcd4b8ca015ecc8c8cd618d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d1/d83/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d395_1_1_0d434.html#ab14ac2f3fcd4b8ca015ecc8c8cd618d9">More...</a><br /></td></tr>
<tr class="separator:ab14ac2f3fcd4b8ca015ecc8c8cd618d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5ac20320df66311b6ac3de5aa98da2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a7e5ac20320df66311b6ac3de5aa98da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d83/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d395_1_1_0d434.html#a7e5ac20320df66311b6ac3de5aa98da2">More...</a><br /></td></tr>
<tr class="separator:a7e5ac20320df66311b6ac3de5aa98da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9066bec2358d83ae2e6c52c686bface9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9066bec2358d83ae2e6c52c686bface9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307f00e5f23ba350c63bf422d8f03644"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a307f00e5f23ba350c63bf422d8f03644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e8b0d347001546f5bd67ebe95ba6d1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af5e8b0d347001546f5bd67ebe95ba6d1">EDX</a></td></tr>
<tr class="separator:af5e8b0d347001546f5bd67ebe95ba6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a365ca401a17b08d64368d54bf409f92b">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac7da38e4dbbd0560cadba1daeda306b9">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acd11019868c33562a1f3f124972f86d6">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af5e8b0d347001546f5bd67ebe95ba6d1">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a365ca401a17b08d64368d54bf409f92b"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a365ca401a17b08d64368d54bf409f92b">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@390 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ac7da38e4dbbd0560cadba1daeda306b9"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac7da38e4dbbd0560cadba1daeda306b9">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@393 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_acd11019868c33562a1f3f124972f86d6"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acd11019868c33562a1f3f124972f86d6">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@394 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_af5e8b0d347001546f5bd67ebe95ba6d1"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af5e8b0d347001546f5bd67ebe95ba6d1">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@395 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a365ca401a17b08d64368d54bf409f92b">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac7da38e4dbbd0560cadba1daeda306b9">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acd11019868c33562a1f3f124972f86d6">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af5e8b0d347001546f5bd67ebe95ba6d1">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a365ca401a17b08d64368d54bf409f92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365ca401a17b08d64368d54bf409f92b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ac7da38e4dbbd0560cadba1daeda306b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7da38e4dbbd0560cadba1daeda306b9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="acd11019868c33562a1f3f124972f86d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd11019868c33562a1f3f124972f86d6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="af5e8b0d347001546f5bd67ebe95ba6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e8b0d347001546f5bd67ebe95ba6d1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
