/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [13:0] _04_;
  wire [5:0] _05_;
  wire [5:0] _06_;
  wire [4:0] _07_;
  wire [3:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [25:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [42:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [18:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [69:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_16z = ~(in_data[116] | _00_);
  assign celloutsig_0_17z = ~(celloutsig_0_8z | celloutsig_0_14z);
  assign celloutsig_0_0z = ~((in_data[54] | in_data[74]) & (in_data[34] | in_data[0]));
  assign celloutsig_0_2z = ~((celloutsig_0_4z[2] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_4z[3]));
  assign celloutsig_1_1z = ~((_02_ | in_data[184]) & (_03_ | _01_));
  assign celloutsig_1_9z = { _04_[13], celloutsig_1_8z, _04_[11], _03_, _04_[9:7], _02_, _04_[5], _01_, _04_[3:0] } + { _04_[11], _03_, _04_[9:7], _02_, _04_[5], _01_, _04_[3:0], celloutsig_1_8z, celloutsig_1_8z };
  reg [4:0] _16_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _16_ <= 5'h00;
    else _16_ <= in_data[163:159];
  assign { _07_[4:2], _04_[13], _00_ } = _16_;
  reg [5:0] _17_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 6'h00;
    else _17_ <= { in_data[43:39], celloutsig_0_0z };
  assign { _06_[5], celloutsig_0_4z } = _17_;
  reg [3:0] _18_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_4z[2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_11z };
  assign { _08_[3], _05_[5:4], _08_[0] } = _18_;
  reg [11:0] _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 12'h000;
    else _19_ <= in_data[185:174];
  assign { _04_[11], _03_, _04_[9:7], _02_, _04_[5], _01_, _04_[3:0] } = _19_;
  assign celloutsig_1_6z = { _07_[4:2], _04_[13], _00_ } / { 1'h1, in_data[114:111] };
  assign celloutsig_1_10z = celloutsig_1_6z[3:1] / { 1'h1, in_data[159], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_9z[7:3], celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_6z } / { 1'h1, celloutsig_1_14z[15:13], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_15z };
  assign celloutsig_0_9z = { in_data[74:73], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_4z[3:0] };
  assign celloutsig_0_12z = celloutsig_0_5z[6:0] / { 1'h1, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_18z = { in_data[95:90], celloutsig_0_11z } / { 1'h1, celloutsig_0_12z[5:2], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_24z = { in_data[41:32], celloutsig_0_11z, celloutsig_0_23z, _08_[3], _05_[5:4], _08_[0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_17z, _06_[5], celloutsig_0_4z, celloutsig_0_10z } / { 1'h1, celloutsig_0_18z[2:1], celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[151:135] == in_data[157:141];
  assign celloutsig_1_8z = { celloutsig_1_6z[2:1], celloutsig_1_5z } == { celloutsig_1_7z[3:2], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_7z[5:2], celloutsig_1_4z } == { celloutsig_1_11z[6:4], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[85:69], celloutsig_0_2z, _06_[5], celloutsig_0_4z, celloutsig_0_2z } == { in_data[20:5], _06_[5], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_18z[5:4], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_6z } == celloutsig_0_5z[11:1];
  assign celloutsig_0_23z = { celloutsig_0_18z[6:3], celloutsig_0_12z } == { celloutsig_0_9z[3:0], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_3z = celloutsig_1_1z & ~(_07_[4]);
  assign celloutsig_0_10z = celloutsig_0_2z & ~(celloutsig_0_3z);
  assign celloutsig_0_14z = celloutsig_0_9z[3] & ~(celloutsig_0_2z);
  assign celloutsig_0_15z = celloutsig_0_0z & ~(celloutsig_0_14z);
  assign celloutsig_0_27z = celloutsig_0_24z[32] & ~(celloutsig_0_15z);
  assign celloutsig_1_7z = _07_[3] ? { in_data[188:187], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } : in_data[163:157];
  assign celloutsig_1_17z = celloutsig_1_13z[0] ? { celloutsig_1_6z[1:0], celloutsig_1_8z } : celloutsig_1_10z;
  assign celloutsig_1_14z = { celloutsig_1_11z[21:14], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z } | { in_data[162:156], celloutsig_1_10z, _07_[4:2], _04_[13], _00_, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_11z[20:4], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_16z } | { celloutsig_1_11z[23:1], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_10z, _04_[11], _03_, _04_[9:7], _02_, _04_[5], _01_, _04_[3:0], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_5z = { in_data[69:63], celloutsig_0_4z } | { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_4z[2:0], _06_[5], celloutsig_0_4z, celloutsig_0_15z, _08_[3], _05_[5:4], _08_[0], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_8z } | { celloutsig_0_7z[8:7], celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_8z, _06_[5], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_16z, _06_[5], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_6z = & { celloutsig_0_4z, in_data[24:15] };
  assign celloutsig_0_8z = & { celloutsig_0_4z, celloutsig_0_3z, _06_[5] };
  assign celloutsig_0_11z = & celloutsig_0_7z[13:4];
  assign celloutsig_0_13z = & celloutsig_0_7z[9:5];
  assign celloutsig_0_16z = & { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_7z[9:5], celloutsig_0_4z, in_data[55:39], in_data[24:15] };
  assign celloutsig_0_20z = & { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_7z[13:4], celloutsig_0_4z, celloutsig_0_3z, _06_[5], in_data[47:46], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_9z[13:1], _04_[11], _03_, _04_[9:7], _02_, _04_[5], _01_, _04_[3:0] } << { _07_[2], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, _07_[4:2], _04_[13], _00_, _07_[4:2], _04_[13], _00_, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_11z[9], celloutsig_1_12z, celloutsig_1_8z } << celloutsig_1_14z[14:12];
  assign celloutsig_0_7z = { in_data[53:44], celloutsig_0_0z, celloutsig_0_4z } << { in_data[16:2], celloutsig_0_3z };
  assign celloutsig_1_13z = in_data[173:171] >>> celloutsig_1_7z[6:4];
  assign celloutsig_0_28z = { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_18z } >>> { celloutsig_0_4z[4:1], _08_[3], _05_[5:4], _08_[0], celloutsig_0_13z };
  assign { _04_[12], _04_[10], _04_[6], _04_[4] } = { celloutsig_1_8z, _03_, _02_, _01_ };
  assign _05_[3:0] = { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_3z };
  assign _06_[4:0] = celloutsig_0_4z;
  assign _07_[1:0] = { _04_[13], _00_ };
  assign _08_[2:1] = _05_[5:4];
  assign { out_data[159:128], out_data[109:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z[38:7], celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
