Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Fri Nov  3 14:00:17 2023
| Host             : DESKTOP-U41830S running 64-bit major release  (build 9200)
| Command          : report_power -file SQRT_CSLA_64bit_power_routed.rpt -pb SQRT_CSLA_64bit_power_summary_routed.pb -rpx SQRT_CSLA_64bit_power_routed.rpx
| Design           : SQRT_CSLA_64bit
| Device           : xczu5ev-sfvc784-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 66.215       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 63.160       |
| Device Static (W)        | 3.054        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 0.0          |
| Junction Temperature (C) | 125.0        |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.882 |      188 |       --- |             --- |
|   LUT as Logic |     0.882 |      131 |    117120 |            0.11 |
| Signals        |     1.867 |      317 |       --- |             --- |
| I/O            |    60.412 |      194 |       252 |           76.98 |
| Static Power   |     3.054 |          |           |                 |
| Total          |    66.215 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     5.753 |       3.368 |      2.385 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     2.676 |       2.557 |      0.120 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.031 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.187 |       0.000 |      0.187 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     7.195 |       7.163 |      0.032 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |    25.129 |      25.129 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.089 |       0.000 |      0.089 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.452 |       0.000 |      0.452 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| SQRT_CSLA_64bit   |    63.160 |
|   A_IBUF[0]_inst  |     0.013 |
|   A_IBUF[10]_inst |     0.017 |
|   A_IBUF[11]_inst |     0.017 |
|   A_IBUF[12]_inst |     0.012 |
|   A_IBUF[13]_inst |     0.014 |
|   A_IBUF[14]_inst |     0.014 |
|   A_IBUF[15]_inst |     0.013 |
|   A_IBUF[16]_inst |     0.014 |
|   A_IBUF[17]_inst |     0.013 |
|   A_IBUF[18]_inst |     0.013 |
|   A_IBUF[19]_inst |     0.014 |
|   A_IBUF[1]_inst  |     0.012 |
|   A_IBUF[20]_inst |     0.013 |
|   A_IBUF[21]_inst |     0.013 |
|   A_IBUF[22]_inst |     0.017 |
|   A_IBUF[23]_inst |     0.016 |
|   A_IBUF[24]_inst |     0.012 |
|   A_IBUF[25]_inst |     0.013 |
|   A_IBUF[26]_inst |     0.012 |
|   A_IBUF[27]_inst |     0.013 |
|   A_IBUF[28]_inst |     0.017 |
|   A_IBUF[29]_inst |     0.013 |
|   A_IBUF[2]_inst  |     0.013 |
|   A_IBUF[30]_inst |     0.012 |
|   A_IBUF[31]_inst |     0.013 |
|   A_IBUF[32]_inst |     0.012 |
|   A_IBUF[33]_inst |     0.012 |
|   A_IBUF[34]_inst |     0.012 |
|   A_IBUF[35]_inst |     0.016 |
|   A_IBUF[36]_inst |     0.011 |
|   A_IBUF[37]_inst |     0.014 |
|   A_IBUF[38]_inst |     0.011 |
|   A_IBUF[39]_inst |     0.012 |
|   A_IBUF[3]_inst  |     0.013 |
|   A_IBUF[40]_inst |     0.011 |
|   A_IBUF[41]_inst |     0.011 |
|   A_IBUF[42]_inst |     0.015 |
|   A_IBUF[43]_inst |     0.010 |
|   A_IBUF[44]_inst |     0.009 |
|   A_IBUF[45]_inst |     0.008 |
|   A_IBUF[46]_inst |     0.009 |
|   A_IBUF[47]_inst |     0.010 |
|   A_IBUF[48]_inst |     0.013 |
|   A_IBUF[49]_inst |     0.012 |
|   A_IBUF[4]_inst  |     0.013 |
|   A_IBUF[50]_inst |     0.013 |
|   A_IBUF[51]_inst |     0.013 |
|   A_IBUF[52]_inst |     0.011 |
|   A_IBUF[53]_inst |     0.015 |
|   A_IBUF[54]_inst |     0.014 |
|   A_IBUF[55]_inst |     0.015 |
|   A_IBUF[56]_inst |     0.016 |
|   A_IBUF[57]_inst |     0.014 |
|   A_IBUF[58]_inst |     0.015 |
|   A_IBUF[59]_inst |     0.014 |
|   A_IBUF[5]_inst  |     0.014 |
|   A_IBUF[60]_inst |     0.015 |
|   A_IBUF[61]_inst |     0.013 |
|   A_IBUF[62]_inst |     0.013 |
|   A_IBUF[63]_inst |     0.013 |
|   A_IBUF[6]_inst  |     0.016 |
|   A_IBUF[7]_inst  |     0.014 |
|   A_IBUF[8]_inst  |     0.017 |
|   A_IBUF[9]_inst  |     0.014 |
|   B_IBUF[0]_inst  |     0.010 |
|   B_IBUF[10]_inst |     0.010 |
|   B_IBUF[11]_inst |     0.011 |
|   B_IBUF[12]_inst |     0.011 |
|   B_IBUF[13]_inst |     0.010 |
|   B_IBUF[14]_inst |     0.010 |
|   B_IBUF[15]_inst |     0.010 |
|   B_IBUF[16]_inst |     0.010 |
|   B_IBUF[17]_inst |     0.010 |
|   B_IBUF[18]_inst |     0.010 |
|   B_IBUF[19]_inst |     0.010 |
|   B_IBUF[1]_inst  |     0.010 |
|   B_IBUF[20]_inst |     0.010 |
|   B_IBUF[21]_inst |     0.010 |
|   B_IBUF[22]_inst |     0.011 |
|   B_IBUF[23]_inst |     0.010 |
|   B_IBUF[24]_inst |     0.012 |
|   B_IBUF[25]_inst |     0.011 |
|   B_IBUF[26]_inst |     0.010 |
|   B_IBUF[27]_inst |     0.011 |
|   B_IBUF[28]_inst |     0.011 |
|   B_IBUF[29]_inst |     0.010 |
|   B_IBUF[2]_inst  |     0.014 |
|   B_IBUF[30]_inst |     0.011 |
|   B_IBUF[31]_inst |     0.012 |
|   B_IBUF[32]_inst |     0.015 |
|   B_IBUF[33]_inst |     0.011 |
|   B_IBUF[34]_inst |     0.012 |
|   B_IBUF[35]_inst |     0.012 |
|   B_IBUF[36]_inst |     0.016 |
|   B_IBUF[37]_inst |     0.013 |
|   B_IBUF[38]_inst |     0.012 |
|   B_IBUF[39]_inst |     0.012 |
|   B_IBUF[3]_inst  |     0.010 |
|   B_IBUF[40]_inst |     0.012 |
|   B_IBUF[41]_inst |     0.012 |
|   B_IBUF[42]_inst |     0.017 |
|   B_IBUF[43]_inst |     0.014 |
|   B_IBUF[44]_inst |     0.015 |
|   B_IBUF[45]_inst |     0.015 |
|   B_IBUF[46]_inst |     0.015 |
|   B_IBUF[47]_inst |     0.015 |
|   B_IBUF[48]_inst |     0.010 |
|   B_IBUF[49]_inst |     0.012 |
|   B_IBUF[4]_inst  |     0.010 |
|   B_IBUF[50]_inst |     0.015 |
|   B_IBUF[51]_inst |     0.015 |
|   B_IBUF[52]_inst |     0.014 |
|   B_IBUF[53]_inst |     0.013 |
|   B_IBUF[54]_inst |     0.015 |
|   B_IBUF[55]_inst |     0.014 |
|   B_IBUF[56]_inst |     0.013 |
|   B_IBUF[57]_inst |     0.012 |
|   B_IBUF[58]_inst |     0.014 |
|   B_IBUF[59]_inst |     0.013 |
|   B_IBUF[5]_inst  |     0.015 |
|   B_IBUF[60]_inst |     0.015 |
|   B_IBUF[61]_inst |     0.014 |
|   B_IBUF[62]_inst |     0.014 |
|   B_IBUF[63]_inst |     0.014 |
|   B_IBUF[6]_inst  |     0.011 |
|   B_IBUF[7]_inst  |     0.011 |
|   B_IBUF[8]_inst  |     0.010 |
|   B_IBUF[9]_inst  |     0.010 |
|   Cin_IBUF_inst   |     0.015 |
+-------------------+-----------+


