 
****************************************
Report : qor
Design : fme
Version: M-2016.12-SP4
Date   : Fri Jun 23 10:59:31 2017
****************************************


  Timing Path Group 'CLOCK'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.02
  Critical Path Slack:          10.85
  Critical Path Clk Period:     39.57
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1705
  Hierarchical Port Count:      51707
  Leaf Cell Count:              34798
  Buf/Inv Cell Count:            5050
  Buf Cell Count:                 717
  Inv Cell Count:                4333
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     20206
  Sequential Cell Count:        14592
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    42748.952760
  Noncombinational Area: 80986.830270
  Buf/Inv Area:           2947.820496
  Total Buffer Area:           619.34
  Total Inverter Area:        2328.48
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      746219.06
  Net YLength        :      537972.56
  -----------------------------------
  Cell Area:            123735.783030
  Design Area:          123735.783030
  Net Length        :      1284191.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         40552
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: sagittarius-a

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              362.28
  -----------------------------------------
  Overall Compile Time:              471.52
  Overall Compile Wall Clock Time:   149.96

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
