#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560c4d779170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560c4d717d40 .scope module, "matrix_compiler_tb" "matrix_compiler_tb" 3 4;
 .timescale -9 -12;
v0x560c4d79f250_0 .var "clk", 0 0;
v0x560c4d79f310_0 .var "col_addr", 4 0;
v0x560c4d79f400_0 .net "dibit", 255 0, v0x560c4d79e040_0;  1 drivers
v0x560c4d79f500_0 .var "matrix_element", 7 0;
v0x560c4d79f5d0_0 .var "row_addr", 4 0;
v0x560c4d79f670_0 .var "rst", 0 0;
v0x560c4d79f710_0 .var "valid_data_in", 0 0;
v0x560c4d79f7b0_0 .net "valid_data_out", 0 0, v0x560c4d79ef70_0;  1 drivers
S_0x560c4d717ed0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 50, 3 50 0, S_0x560c4d717d40;
 .timescale -9 -12;
v0x560c4d75ad10_0 .var/2s "i", 31 0;
S_0x560c4d76cb30 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 53, 3 53 0, S_0x560c4d717ed0;
 .timescale -9 -12;
v0x560c4d75ae70_0 .var/2s "j", 31 0;
S_0x560c4d79b570 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 63, 3 63 0, S_0x560c4d717d40;
 .timescale -9 -12;
v0x560c4d778330_0 .var/2s "i", 31 0;
S_0x560c4d79b770 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 66, 3 66 0, S_0x560c4d79b570;
 .timescale -9 -12;
v0x560c4d7775f0_0 .var/2s "j", 31 0;
S_0x560c4d79ba10 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 80, 3 80 0, S_0x560c4d717d40;
 .timescale -9 -12;
v0x560c4d74b370_0 .var/2s "i", 31 0;
S_0x560c4d79bc30 .scope module, "uut" "matrix_compiler" 3 17, 4 4 0, S_0x560c4d717d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "valid_data_in";
    .port_info 4 /INPUT 5 "row_addr";
    .port_info 5 /INPUT 5 "col_addr";
    .port_info 6 /INPUT 8 "matrix_element";
    .port_info 7 /OUTPUT 256 "dibit";
    .port_info 8 /OUTPUT 1 "valid_data_out";
P_0x560c4d718c70 .param/l "MAX_ELEMENT_SIZE" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x560c4d718cb0 .param/l "MAX_SIZE_A" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x560c4d718cf0 .param/l "MAX_SIZE_B" 0 4 6, +C4<00000000000000000000000000100000>;
v0x560c4d79dcb0_0 .var "addra", 4 0;
v0x560c4d79ddc0_0 .var "addrb", 4 0;
v0x560c4d79de90_0 .net "col_addr", 4 0, v0x560c4d79f310_0;  1 drivers
v0x560c4d79df60_0 .var "data_buffer", 255 0;
v0x560c4d79e040_0 .var "dibit", 255 0;
v0x560c4d79e120_0 .var "dina", 255 0;
v0x560c4d79e1e0_0 .var "downtime", 0 0;
v0x560c4d79e280_0 .var "element_counter", 9 0;
v0x560c4d79e360_0 .var "enb", 0 0;
v0x560c4d79e430_0 .net "eth_refclk", 0 0, v0x560c4d79f250_0;  1 drivers
v0x560c4d79e4d0_0 .var "fill", 0 0;
v0x560c4d79e570_0 .var "fill_col", 4 0;
v0x560c4d79e650_0 .var "fill_element", 2 0;
v0x560c4d79e730_0 .net "inter_refclk", 0 0, v0x560c4d79f250_0;  alias, 1 drivers
v0x560c4d79e7d0_0 .var "loading", 0 0;
v0x560c4d79e890_0 .net "matrix_element", 7 0, v0x560c4d79f500_0;  1 drivers
v0x560c4d79e970_0 .var "regceb", 0 0;
v0x560c4d79ea10_0 .net "row_addr", 4 0, v0x560c4d79f5d0_0;  1 drivers
v0x560c4d79ead0_0 .net "row_out", 255 0, L_0x560c4d777490;  1 drivers
v0x560c4d79ebc0_0 .net "rst", 0 0, v0x560c4d79f670_0;  1 drivers
v0x560c4d79ec90_0 .var "transmitting", 0 0;
v0x560c4d79ed30_0 .var "update", 0 0;
v0x560c4d79edd0_0 .var "update_addr", 4 0;
v0x560c4d79eeb0_0 .net "valid_data_in", 0 0, v0x560c4d79f710_0;  1 drivers
v0x560c4d79ef70_0 .var "valid_data_out", 0 0;
v0x560c4d79f030_0 .var "wea", 0 0;
S_0x560c4d79c030 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 77, 4 77 0, S_0x560c4d79bc30;
 .timescale -9 -12;
v0x560c4d74b820_0 .var/2s "i", 31 0;
S_0x560c4d79c290 .scope module, "Matrix_B_BRAM" "xilinx_simple_dual_port_2_clock_ram" 4 129, 5 7 0, S_0x560c4d79bc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x560c4d745010 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x560c4d745050 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x560c4d745090 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x560c4d7450d0 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x560c4d79d130 .array "BRAM", 0 31, 255 0;
v0x560c4d79d210_0 .net "addra", 4 0, v0x560c4d79dcb0_0;  1 drivers
v0x560c4d79d2f0_0 .net "addrb", 4 0, v0x560c4d79ddc0_0;  1 drivers
v0x560c4d79d3e0_0 .net "clka", 0 0, v0x560c4d79f250_0;  alias, 1 drivers
v0x560c4d79d4a0_0 .net "clkb", 0 0, v0x560c4d79f250_0;  alias, 1 drivers
v0x560c4d79d590_0 .net "dina", 255 0, v0x560c4d79e120_0;  1 drivers
v0x560c4d79d650_0 .net "doutb", 255 0, L_0x560c4d777490;  alias, 1 drivers
v0x560c4d79d730_0 .net "enb", 0 0, v0x560c4d79e360_0;  1 drivers
v0x560c4d79d7f0_0 .var "ram_data", 255 0;
v0x560c4d79d8d0_0 .net "regceb", 0 0, v0x560c4d79e970_0;  1 drivers
v0x560c4d79d990_0 .net "rstb", 0 0, v0x560c4d79f670_0;  alias, 1 drivers
v0x560c4d79da50_0 .net "wea", 0 0, v0x560c4d79f030_0;  1 drivers
S_0x560c4d79c770 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x560c4d79c290;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x560c4d79c770
v0x560c4d79ca70_0 .var/i "depth", 31 0;
TD_matrix_compiler_tb.uut.Matrix_B_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x560c4d79ca70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x560c4d79ca70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x560c4d79ca70_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x560c4d79cb50 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x560c4d79c290;
 .timescale -9 -12;
v0x560c4d79cd50_0 .var/i "ram_index", 31 0;
S_0x560c4d79ce30 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x560c4d79c290;
 .timescale -9 -12;
L_0x560c4d777490 .functor BUFZ 256, v0x560c4d79d030_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x560c4d79d030_0 .var "doutb_reg", 255 0;
E_0x560c4d760110 .event posedge, v0x560c4d79d3e0_0;
    .scope S_0x560c4d79cb50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560c4d79cd50_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x560c4d79cd50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x560c4d79cd50_0;
    %store/vec4a v0x560c4d79d130, 4, 0;
    %load/vec4 v0x560c4d79cd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560c4d79cd50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x560c4d79ce30;
T_2 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x560c4d79d030_0, 0, 256;
    %end;
    .thread T_2, $init;
    .scope S_0x560c4d79ce30;
T_3 ;
    %wait E_0x560c4d760110;
    %load/vec4 v0x560c4d79d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x560c4d79d030_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560c4d79d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560c4d79d7f0_0;
    %assign/vec4 v0x560c4d79d030_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560c4d79c290;
T_4 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x560c4d79d7f0_0, 0, 256;
    %end;
    .thread T_4, $init;
    .scope S_0x560c4d79c290;
T_5 ;
    %wait E_0x560c4d760110;
    %load/vec4 v0x560c4d79da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x560c4d79d590_0;
    %load/vec4 v0x560c4d79d210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c4d79d130, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560c4d79c290;
T_6 ;
    %wait E_0x560c4d760110;
    %load/vec4 v0x560c4d79d730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x560c4d79d2f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560c4d79d130, 4;
    %assign/vec4 v0x560c4d79d7f0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560c4d79bc30;
T_7 ;
    %wait E_0x560c4d760110;
    %load/vec4 v0x560c4d79ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79e1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79ec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79ed30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560c4d79e280_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x560c4d79df60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560c4d79e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560c4d79eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79e7d0_0, 0;
    %load/vec4 v0x560c4d79e890_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x560c4d79de90_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %sub;
    %pad/u 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x560c4d79df60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79ed30_0, 0;
    %load/vec4 v0x560c4d79ea10_0;
    %assign/vec4 v0x560c4d79edd0_0, 0;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560c4d79e7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x560c4d79ed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79f030_0, 0;
    %load/vec4 v0x560c4d79edd0_0;
    %assign/vec4 v0x560c4d79dcb0_0, 0;
    %load/vec4 v0x560c4d79df60_0;
    %assign/vec4 v0x560c4d79e120_0, 0;
    %load/vec4 v0x560c4d79e280_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79ec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e7d0_0, 0;
T_7.10 ;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79f030_0, 0;
T_7.9 ;
    %load/vec4 v0x560c4d79e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %fork t_1, S_0x560c4d79c030;
    %jmp t_0;
    .scope S_0x560c4d79c030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560c4d74b820_0, 0, 32;
T_7.14 ;
    %load/vec4 v0x560c4d74b820_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.15, 5;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x560c4d79e570_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %sub;
    %load/vec4 v0x560c4d74b820_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x560c4d74b820_0;
    %pushi/vec4 448, 0, 32;
    %load/vec4 v0x560c4d79e570_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0x560c4d79ead0_0;
    %load/vec4 v0x560c4d74b820_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x560c4d74b820_0;
    %assign/vec4/off/d v0x560c4d79df60_0, 4, 5;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x560c4d79e650_0;
    %load/vec4 v0x560c4d74b820_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x560c4d74b820_0;
    %assign/vec4/off/d v0x560c4d79df60_0, 4, 5;
T_7.17 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560c4d74b820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x560c4d74b820_0, 0, 32;
    %jmp T_7.14;
T_7.15 ;
    %end;
    .scope S_0x560c4d79bc30;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79ed30_0, 0;
    %load/vec4 v0x560c4d79ddc0_0;
    %assign/vec4 v0x560c4d79edd0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79ed30_0, 0;
T_7.13 ;
    %load/vec4 v0x560c4d79eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0x560c4d79ea10_0;
    %assign/vec4 v0x560c4d79ddc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79e360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79e970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79e4d0_0, 0;
    %load/vec4 v0x560c4d79e890_0;
    %pad/u 3;
    %assign/vec4 v0x560c4d79e650_0, 0;
    %load/vec4 v0x560c4d79de90_0;
    %assign/vec4 v0x560c4d79e570_0, 0;
    %load/vec4 v0x560c4d79e280_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x560c4d79e280_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e360_0, 0;
T_7.19 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x560c4d79ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79f030_0, 0;
T_7.20 ;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560c4d79bc30;
T_8 ;
    %wait E_0x560c4d760110;
    %load/vec4 v0x560c4d79ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560c4d79ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560c4d79e970_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560c4d79ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79e360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79e970_0, 0;
    %load/vec4 v0x560c4d79ddc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560c4d79ddc0_0, 0;
    %load/vec4 v0x560c4d79ead0_0;
    %assign/vec4 v0x560c4d79e040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560c4d79ef70_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560c4d717d40;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x560c4d79f250_0;
    %nor/r;
    %store/vec4 v0x560c4d79f250_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560c4d717d40;
T_10 ;
    %vpi_call/w 3 37 "$dumpfile", "matrix_compiler.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560c4d717d40 {0 0 0};
    %vpi_call/w 3 39 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c4d79f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c4d79f670_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c4d79f670_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c4d79f670_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %fork t_3, S_0x560c4d717ed0;
    %jmp t_2;
    .scope S_0x560c4d717ed0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560c4d75ad10_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x560c4d75ad10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x560c4d75ad10_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %fork t_5, S_0x560c4d76cb30;
    %jmp t_4;
    .scope S_0x560c4d76cb30;
t_5 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560c4d75ae70_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x560c4d75ae70_0;
    %cmpi/s 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c4d79f710_0, 0, 1;
    %load/vec4 v0x560c4d75ae70_0;
    %pad/s 5;
    %store/vec4 v0x560c4d79f5d0_0, 0, 5;
    %load/vec4 v0x560c4d75ad10_0;
    %pad/s 5;
    %store/vec4 v0x560c4d79f310_0, 0, 5;
    %load/vec4 v0x560c4d75ad10_0;
    %load/vec4 v0x560c4d75ae70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v0x560c4d79f500_0, 0, 8;
    %delay 20000, 0;
    %load/vec4 v0x560c4d75ae70_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560c4d75ae70_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %end;
    .scope S_0x560c4d717ed0;
t_4 %join;
T_10.2 ;
    %load/vec4 v0x560c4d75ad10_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560c4d75ad10_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_0x560c4d717d40;
t_2 %join;
    %fork t_7, S_0x560c4d79b570;
    %jmp t_6;
    .scope S_0x560c4d79b570;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560c4d778330_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x560c4d778330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.7, 5;
    %load/vec4 v0x560c4d778330_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %fork t_9, S_0x560c4d79b770;
    %jmp t_8;
    .scope S_0x560c4d79b770;
t_9 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x560c4d7775f0_0, 0, 32;
T_10.10 ;
    %load/vec4 v0x560c4d7775f0_0;
    %cmpi/s 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c4d79f710_0, 0, 1;
    %load/vec4 v0x560c4d7775f0_0;
    %pad/s 5;
    %store/vec4 v0x560c4d79f5d0_0, 0, 5;
    %load/vec4 v0x560c4d778330_0;
    %pad/s 5;
    %store/vec4 v0x560c4d79f310_0, 0, 5;
    %load/vec4 v0x560c4d778330_0;
    %load/vec4 v0x560c4d7775f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v0x560c4d79f500_0, 0, 8;
    %delay 20000, 0;
    %load/vec4 v0x560c4d7775f0_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560c4d7775f0_0, 0, 32;
    %jmp T_10.10;
T_10.11 ;
    %end;
    .scope S_0x560c4d79b570;
t_8 %join;
T_10.8 ;
    %load/vec4 v0x560c4d778330_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560c4d778330_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %end;
    .scope S_0x560c4d717d40;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c4d79f710_0, 0, 1;
    %delay 20000, 0;
    %fork t_11, S_0x560c4d79ba10;
    %jmp t_10;
    .scope S_0x560c4d79ba10;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560c4d74b370_0, 0, 32;
T_10.12 ;
    %load/vec4 v0x560c4d74b370_0;
    %cmpi/s 34, 0, 32;
    %jmp/0xz T_10.13, 5;
    %delay 20000, 0;
    %load/vec4 v0x560c4d74b370_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560c4d74b370_0, 0, 32;
    %jmp T_10.12;
T_10.13 ;
    %end;
    .scope S_0x560c4d717d40;
t_10 %join;
    %vpi_call/w 3 85 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/matrix_compiler_tb.sv";
    "src/matrix_compiler.sv";
    "src/xilinx_simple_dual_port_2_clock_ram.v";
