Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Thu May 30 13:25:43 2024
| Host         : LAPTOP-JD2KRH5I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    958.066        0.000                      0                  374        0.066        0.000                      0                  374      499.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 500.000}      1000.000        1.000           
clk_fpga_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        958.066        0.000                      0                  374        0.066        0.000                      0                  374      499.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      958.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             958.066ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.712ns  (logic 8.663ns (32.431%)  route 18.049ns (67.569%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 1003.229 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          1.601    28.116    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X29Y79         LUT3 (Prop_lut3_I1_O)        0.124    28.240 r  design_1_i/pwm_0/U0/x[12]_i_3/O
                         net (fo=1, routed)           0.000    28.240    design_1_i/pwm_0/U0/x[12]_i_3_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.641 r  design_1_i/pwm_0/U0/x_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.641    design_1_i/pwm_0/U0/x_reg[12]_i_2_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.869 f  design_1_i/pwm_0/U0/x_reg[25]_i_2/CO[2]
                         net (fo=1, routed)           0.727    29.596    design_1_i/pwm_0/U0/x_reg[25]_i_2_n_1
    SLICE_X29Y74         LUT2 (Prop_lut2_I1_O)        0.313    29.909 r  design_1_i/pwm_0/U0/x[25]_i_1/O
                         net (fo=1, routed)           0.578    30.487    design_1_i/pwm_0/U0/x[25]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.472  1003.229    design_1_i/pwm_0/U0/CLK
    SLICE_X29Y77         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[25]/C
                         clock pessimism              0.396  1003.625    
                         clock uncertainty          -15.000   988.625    
    SLICE_X29Y77         FDRE (Setup_fdre_C_D)       -0.072   988.553    design_1_i/pwm_0/U0/x_reg[25]
  -------------------------------------------------------------------
                         required time                        988.553    
                         arrival time                         -30.487    
  -------------------------------------------------------------------
                         slack                                958.066    

Slack (MET) :             958.727ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.203ns  (logic 8.643ns (32.985%)  route 17.560ns (67.015%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 1003.232 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          1.601    28.116    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X29Y79         LUT3 (Prop_lut3_I1_O)        0.124    28.240 r  design_1_i/pwm_0/U0/x[12]_i_3/O
                         net (fo=1, routed)           0.000    28.240    design_1_i/pwm_0/U0/x[12]_i_3_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.641 r  design_1_i/pwm_0/U0/x_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.641    design_1_i/pwm_0/U0/x_reg[12]_i_2_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.863 r  design_1_i/pwm_0/U0/x_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.816    29.679    design_1_i/pwm_0/U0/x1[13]
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.299    29.978 r  design_1_i/pwm_0/U0/x[13]_i_1/O
                         net (fo=1, routed)           0.000    29.978    design_1_i/pwm_0/U0/x[13]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.475  1003.232    design_1_i/pwm_0/U0/CLK
    SLICE_X30Y80         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[13]/C
                         clock pessimism              0.396  1003.628    
                         clock uncertainty          -15.000   988.628    
    SLICE_X30Y80         FDRE (Setup_fdre_C_D)        0.077   988.705    design_1_i/pwm_0/U0/x_reg[13]
  -------------------------------------------------------------------
                         required time                        988.705    
                         arrival time                         -29.978    
  -------------------------------------------------------------------
                         slack                                958.727    

Slack (MET) :             958.827ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.056ns  (logic 8.956ns (34.373%)  route 17.100ns (65.627%))
  Logic Levels:           29  (CARRY4=17 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 1003.232 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          0.840    27.355    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.124    27.479 r  design_1_i/pwm_0/U0/x[4]_i_3/O
                         net (fo=1, routed)           0.323    27.802    design_1_i/pwm_0/U0/x[4]_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.382 r  design_1_i/pwm_0/U0/x_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.382    design_1_i/pwm_0/U0/x_reg[4]_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  design_1_i/pwm_0/U0/x_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.496    design_1_i/pwm_0/U0/x_reg[8]_i_2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.735 r  design_1_i/pwm_0/U0/x_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.794    29.528    design_1_i/pwm_0/U0/x1[11]
    SLICE_X31Y79         LUT5 (Prop_lut5_I0_O)        0.302    29.830 r  design_1_i/pwm_0/U0/x[11]_i_1/O
                         net (fo=1, routed)           0.000    29.830    design_1_i/pwm_0/U0/x[11]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.475  1003.232    design_1_i/pwm_0/U0/CLK
    SLICE_X31Y79         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[11]/C
                         clock pessimism              0.396  1003.628    
                         clock uncertainty          -15.000   988.628    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)        0.029   988.657    design_1_i/pwm_0/U0/x_reg[11]
  -------------------------------------------------------------------
                         required time                        988.657    
                         arrival time                         -29.830    
  -------------------------------------------------------------------
                         slack                                958.827    

Slack (MET) :             958.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.042ns  (logic 8.936ns (34.314%)  route 17.106ns (65.686%))
  Logic Levels:           29  (CARRY4=17 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 1003.231 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          0.840    27.355    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.124    27.479 r  design_1_i/pwm_0/U0/x[4]_i_3/O
                         net (fo=1, routed)           0.323    27.802    design_1_i/pwm_0/U0/x[4]_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.382 r  design_1_i/pwm_0/U0/x_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.382    design_1_i/pwm_0/U0/x_reg[4]_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  design_1_i/pwm_0/U0/x_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.496    design_1_i/pwm_0/U0/x_reg[8]_i_2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.718 r  design_1_i/pwm_0/U0/x_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.800    29.518    design_1_i/pwm_0/U0/x1[9]
    SLICE_X28Y78         LUT5 (Prop_lut5_I0_O)        0.299    29.817 r  design_1_i/pwm_0/U0/x[9]_i_1/O
                         net (fo=1, routed)           0.000    29.817    design_1_i/pwm_0/U0/x[9]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.474  1003.231    design_1_i/pwm_0/U0/CLK
    SLICE_X28Y78         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[9]/C
                         clock pessimism              0.396  1003.627    
                         clock uncertainty          -15.000   988.627    
    SLICE_X28Y78         FDRE (Setup_fdre_C_D)        0.079   988.706    design_1_i/pwm_0/U0/x_reg[9]
  -------------------------------------------------------------------
                         required time                        988.706    
                         arrival time                         -29.817    
  -------------------------------------------------------------------
                         slack                                958.890    

Slack (MET) :             958.903ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.029ns  (logic 9.052ns (34.777%)  route 16.977ns (65.223%))
  Logic Levels:           29  (CARRY4=17 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 1003.231 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          0.840    27.355    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.124    27.479 r  design_1_i/pwm_0/U0/x[4]_i_3/O
                         net (fo=1, routed)           0.323    27.802    design_1_i/pwm_0/U0/x[4]_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.382 r  design_1_i/pwm_0/U0/x_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.382    design_1_i/pwm_0/U0/x_reg[4]_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  design_1_i/pwm_0/U0/x_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.496    design_1_i/pwm_0/U0/x_reg[8]_i_2_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.830 r  design_1_i/pwm_0/U0/x_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.671    29.501    design_1_i/pwm_0/U0/x1[10]
    SLICE_X28Y78         LUT5 (Prop_lut5_I0_O)        0.303    29.804 r  design_1_i/pwm_0/U0/x[10]_i_1/O
                         net (fo=1, routed)           0.000    29.804    design_1_i/pwm_0/U0/x[10]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.474  1003.231    design_1_i/pwm_0/U0/CLK
    SLICE_X28Y78         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[10]/C
                         clock pessimism              0.396  1003.627    
                         clock uncertainty          -15.000   988.627    
    SLICE_X28Y78         FDRE (Setup_fdre_C_D)        0.079   988.706    design_1_i/pwm_0/U0/x_reg[10]
  -------------------------------------------------------------------
                         required time                        988.706    
                         arrival time                         -29.804    
  -------------------------------------------------------------------
                         slack                                958.903    

Slack (MET) :             958.936ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.945ns  (logic 8.822ns (34.003%)  route 17.123ns (65.997%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 1003.231 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          0.840    27.355    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.124    27.479 r  design_1_i/pwm_0/U0/x[4]_i_3/O
                         net (fo=1, routed)           0.323    27.802    design_1_i/pwm_0/U0/x[4]_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.382 r  design_1_i/pwm_0/U0/x_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.382    design_1_i/pwm_0/U0/x_reg[4]_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.604 r  design_1_i/pwm_0/U0/x_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.817    29.421    design_1_i/pwm_0/U0/x1[5]
    SLICE_X27Y78         LUT5 (Prop_lut5_I0_O)        0.299    29.720 r  design_1_i/pwm_0/U0/x[5]_i_1/O
                         net (fo=1, routed)           0.000    29.720    design_1_i/pwm_0/U0/x[5]_i_1_n_0
    SLICE_X27Y78         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.474  1003.231    design_1_i/pwm_0/U0/CLK
    SLICE_X27Y78         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[5]/C
                         clock pessimism              0.396  1003.627    
                         clock uncertainty          -15.000   988.627    
    SLICE_X27Y78         FDRE (Setup_fdre_C_D)        0.029   988.656    design_1_i/pwm_0/U0/x_reg[5]
  -------------------------------------------------------------------
                         required time                        988.656    
                         arrival time                         -29.720    
  -------------------------------------------------------------------
                         slack                                958.936    

Slack (MET) :             959.051ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.882ns  (logic 8.920ns (34.464%)  route 16.962ns (65.536%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 1003.231 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          0.840    27.355    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.124    27.479 r  design_1_i/pwm_0/U0/x[4]_i_3/O
                         net (fo=1, routed)           0.323    27.802    design_1_i/pwm_0/U0/x[4]_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.382 r  design_1_i/pwm_0/U0/x_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.382    design_1_i/pwm_0/U0/x_reg[4]_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.695 r  design_1_i/pwm_0/U0/x_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.656    29.351    design_1_i/pwm_0/U0/x1[8]
    SLICE_X28Y78         LUT5 (Prop_lut5_I0_O)        0.306    29.657 r  design_1_i/pwm_0/U0/x[8]_i_1/O
                         net (fo=1, routed)           0.000    29.657    design_1_i/pwm_0/U0/x[8]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.474  1003.231    design_1_i/pwm_0/U0/CLK
    SLICE_X28Y78         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[8]/C
                         clock pessimism              0.396  1003.627    
                         clock uncertainty          -15.000   988.627    
    SLICE_X28Y78         FDRE (Setup_fdre_C_D)        0.081   988.708    design_1_i/pwm_0/U0/x_reg[8]
  -------------------------------------------------------------------
                         required time                        988.708    
                         arrival time                         -29.657    
  -------------------------------------------------------------------
                         slack                                959.051    

Slack (MET) :             959.132ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.802ns  (logic 8.759ns (33.947%)  route 17.043ns (66.053%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 1003.232 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          1.601    28.116    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X29Y79         LUT3 (Prop_lut3_I1_O)        0.124    28.240 r  design_1_i/pwm_0/U0/x[12]_i_3/O
                         net (fo=1, routed)           0.000    28.240    design_1_i/pwm_0/U0/x[12]_i_3_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.641 r  design_1_i/pwm_0/U0/x_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.641    design_1_i/pwm_0/U0/x_reg[12]_i_2_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.975 r  design_1_i/pwm_0/U0/x_reg[25]_i_2/O[1]
                         net (fo=1, routed)           0.299    29.274    design_1_i/pwm_0/U0/x1[14]
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.303    29.577 r  design_1_i/pwm_0/U0/x[14]_i_1/O
                         net (fo=1, routed)           0.000    29.577    design_1_i/pwm_0/U0/x[14]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.475  1003.232    design_1_i/pwm_0/U0/CLK
    SLICE_X30Y80         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[14]/C
                         clock pessimism              0.396  1003.628    
                         clock uncertainty          -15.000   988.628    
    SLICE_X30Y80         FDRE (Setup_fdre_C_D)        0.081   988.709    design_1_i/pwm_0/U0/x_reg[14]
  -------------------------------------------------------------------
                         required time                        988.709    
                         arrival time                         -29.577    
  -------------------------------------------------------------------
                         slack                                959.132    

Slack (MET) :             959.236ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.693ns  (logic 8.669ns (33.740%)  route 17.024ns (66.260%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 1003.229 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          0.840    27.355    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.124    27.479 r  design_1_i/pwm_0/U0/x[4]_i_3/O
                         net (fo=1, routed)           0.323    27.802    design_1_i/pwm_0/U0/x[4]_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    28.444 r  design_1_i/pwm_0/U0/x_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.718    29.162    design_1_i/pwm_0/U0/x1[4]
    SLICE_X28Y77         LUT5 (Prop_lut5_I0_O)        0.306    29.468 r  design_1_i/pwm_0/U0/x[4]_i_1/O
                         net (fo=1, routed)           0.000    29.468    design_1_i/pwm_0/U0/x[4]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.472  1003.229    design_1_i/pwm_0/U0/CLK
    SLICE_X28Y77         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[4]/C
                         clock pessimism              0.396  1003.625    
                         clock uncertainty          -15.000   988.625    
    SLICE_X28Y77         FDRE (Setup_fdre_C_D)        0.079   988.704    design_1_i/pwm_0/U0/x_reg[4]
  -------------------------------------------------------------------
                         required time                        988.704    
                         arrival time                         -29.468    
  -------------------------------------------------------------------
                         slack                                959.236    

Slack (MET) :             959.247ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.681ns  (logic 8.502ns (33.107%)  route 17.179ns (66.893%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 1003.229 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.736     3.775    design_1_i/pwm_0/U0/CLK
    DSP48_X1Y28          DSP48E1                                      r  design_1_i/pwm_0/U0/y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     4.209 f  design_1_i/pwm_0/U0/y_reg/P[0]
                         net (fo=9, routed)           1.496     5.704    design_1_i/pwm_0/U0/y_reg__0[0]
    SLICE_X30Y66         LUT1 (Prop_lut1_I0_O)        0.150     5.854 r  design_1_i/pwm_0/U0/i___1_carry_i_14/O
                         net (fo=1, routed)           0.525     6.380    design_1_i/pwm_0/U0/i___1_carry_i_14_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     7.184 r  design_1_i/pwm_0/U0/i___1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.184    design_1_i/pwm_0/U0/i___1_carry_i_9_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  design_1_i/pwm_0/U0/i___1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.298    design_1_i/pwm_0/U0/i___1_carry_i_8_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.520 r  design_1_i/pwm_0/U0/i___1_carry__1_i_9/O[0]
                         net (fo=6, routed)           1.219     8.739    design_1_i/pwm_0/U0/x3[9]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.299     9.038 r  design_1_i/pwm_0/U0/i___1_carry__0_i_11/O
                         net (fo=8, routed)           1.687    10.725    design_1_i/pwm_0/U0/i___1_carry__0_i_11_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  design_1_i/pwm_0/U0/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.814    11.663    design_1_i/pwm_0/U0/i___1_carry__1_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  design_1_i/pwm_0/U0/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/pwm_0/U0/i___1_carry__1_i_8_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.319 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.319    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.433    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__2_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.672 r  design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3/O[2]
                         net (fo=2, routed)           0.999    13.671    design_1_i/pwm_0/U0/x1_inferred__0/i___1_carry__3_n_5
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.302    13.973 r  design_1_i/pwm_0/U0/i___81_carry__2_i_2/O
                         net (fo=2, routed)           1.081    15.054    design_1_i/pwm_0/U0/i___81_carry__2_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    15.178 r  design_1_i/pwm_0/U0/i___81_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.178    design_1_i/pwm_0/U0/i___81_carry__2_i_6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.558 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.558    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__2_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.675 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.675    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.998 r  design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4/O[1]
                         net (fo=19, routed)          2.611    18.609    design_1_i/pwm_0/U0/x1_inferred__0/i___81_carry__4_n_6
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.306    18.915 r  design_1_i/pwm_0/U0/i___152_carry__0_i_6/O
                         net (fo=1, routed)           0.000    18.915    design_1_i/pwm_0/U0/i___152_carry__0_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.313 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.313    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__0_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.647 r  design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1/O[1]
                         net (fo=3, routed)           1.135    20.782    design_1_i/pwm_0/U0/x1_inferred__0/i___152_carry__1_n_6
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.331    21.113 r  design_1_i/pwm_0/U0/i___205_carry__1_i_4/O
                         net (fo=1, routed)           0.700    21.812    design_1_i/pwm_0/U0/i___205_carry__1_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.570 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.570    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.809 r  design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2/O[2]
                         net (fo=3, routed)           1.136    23.945    design_1_i/pwm_0/U0/x1_inferred__0/i___205_carry__2_n_5
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.301    24.246 r  design_1_i/pwm_0/U0/i___253_carry__3_i_2/O
                         net (fo=1, routed)           0.612    24.858    design_1_i/pwm_0/U0/i___253_carry__3_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.262 r  design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3/CO[3]
                         net (fo=1, routed)           1.129    26.391    design_1_i/pwm_0/U0/x1_inferred__0/i___253_carry__3_n_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.515 r  design_1_i/pwm_0/U0/x[14]_i_2/O
                         net (fo=30, routed)          0.840    27.355    design_1_i/pwm_0/U0/x[14]_i_2_n_0
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.124    27.479 r  design_1_i/pwm_0/U0/x[4]_i_3/O
                         net (fo=1, routed)           0.323    27.802    design_1_i/pwm_0/U0/x[4]_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    28.284 r  design_1_i/pwm_0/U0/x_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.873    29.156    design_1_i/pwm_0/U0/x1[1]
    SLICE_X28Y77         LUT5 (Prop_lut5_I0_O)        0.299    29.455 r  design_1_i/pwm_0/U0/x[1]_i_1/O
                         net (fo=1, routed)           0.000    29.455    design_1_i/pwm_0/U0/x[1]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666  1001.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.472  1003.229    design_1_i/pwm_0/U0/CLK
    SLICE_X28Y77         FDRE                                         r  design_1_i/pwm_0/U0/x_reg[1]/C
                         clock pessimism              0.396  1003.625    
                         clock uncertainty          -15.000   988.625    
    SLICE_X28Y77         FDRE (Setup_fdre_C_D)        0.077   988.702    design_1_i/pwm_0/U0/x_reg[1]
  -------------------------------------------------------------------
                         required time                        988.702    
                         arrival time                         -29.455    
  -------------------------------------------------------------------
                         slack                                959.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (57.981%)  route 0.182ns (42.018%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.543     1.373    design_1_i/pwm_0/U0/CLK
    SLICE_X21Y75         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.514 f  design_1_i/pwm_0/U0/C_reg[24]/Q
                         net (fo=3, routed)           0.182     1.696    design_1_i/pwm_0/U0/C__0[24]
    SLICE_X22Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  design_1_i/pwm_0/U0/x1[24]_i_2/O
                         net (fo=1, routed)           0.000     1.741    design_1_i/pwm_0/U0/p_0_in[24]
    SLICE_X22Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.806 r  design_1_i/pwm_0/U0/x1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.806    design_1_i/pwm_0/U0/x10[24]
    SLICE_X22Y76         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.810     1.758    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y76         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[24]/C
                         clock pessimism             -0.123     1.635    
    SLICE_X22Y76         FDRE (Hold_fdre_C_D)         0.105     1.740    design_1_i/pwm_0/U0/x1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.252ns (57.965%)  route 0.183ns (42.035%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.546     1.376    design_1_i/pwm_0/U0/CLK
    SLICE_X21Y71         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDRE (Prop_fdre_C_Q)         0.141     1.517 f  design_1_i/pwm_0/U0/C_reg[9]/Q
                         net (fo=4, routed)           0.183     1.700    design_1_i/pwm_0/U0/C__0[9]
    SLICE_X22Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.745 r  design_1_i/pwm_0/U0/x1[10]_i_4/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/pwm_0/U0/p_0_in[9]
    SLICE_X22Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.811 r  design_1_i/pwm_0/U0/x1_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    design_1_i/pwm_0/U0/x10[9]
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.812     1.760    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[9]/C
                         clock pessimism             -0.123     1.637    
    SLICE_X22Y72         FDRE (Hold_fdre_C_D)         0.105     1.742    design_1_i/pwm_0/U0/x1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.251ns (54.583%)  route 0.209ns (45.417%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.546     1.376    design_1_i/pwm_0/U0/CLK
    SLICE_X21Y71         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDRE (Prop_fdre_C_Q)         0.141     1.517 f  design_1_i/pwm_0/U0/C_reg[8]/Q
                         net (fo=4, routed)           0.209     1.726    design_1_i/pwm_0/U0/C__0[8]
    SLICE_X22Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.771 r  design_1_i/pwm_0/U0/x1[10]_i_5/O
                         net (fo=1, routed)           0.000     1.771    design_1_i/pwm_0/U0/p_0_in[8]
    SLICE_X22Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.836 r  design_1_i/pwm_0/U0/x1_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.836    design_1_i/pwm_0/U0/x10[8]
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.812     1.760    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[8]/C
                         clock pessimism             -0.123     1.637    
    SLICE_X22Y72         FDRE (Hold_fdre_C_D)         0.105     1.742    design_1_i/pwm_0/U0/x1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.252ns (54.590%)  route 0.210ns (45.410%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.543     1.373    design_1_i/pwm_0/U0/CLK
    SLICE_X21Y75         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.514 f  design_1_i/pwm_0/U0/C_reg[17]/Q
                         net (fo=4, routed)           0.210     1.724    design_1_i/pwm_0/U0/C__0[17]
    SLICE_X22Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.769 r  design_1_i/pwm_0/U0/x1[18]_i_3/O
                         net (fo=1, routed)           0.000     1.769    design_1_i/pwm_0/U0/p_0_in[17]
    SLICE_X22Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.835 r  design_1_i/pwm_0/U0/x1_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    design_1_i/pwm_0/U0/x10[17]
    SLICE_X22Y74         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.809     1.757    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y74         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[17]/C
                         clock pessimism             -0.123     1.634    
    SLICE_X22Y74         FDRE (Hold_fdre_C_D)         0.105     1.739    design_1_i/pwm_0/U0/x1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.285ns (60.931%)  route 0.183ns (39.069%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.546     1.376    design_1_i/pwm_0/U0/CLK
    SLICE_X21Y71         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDRE (Prop_fdre_C_Q)         0.141     1.517 f  design_1_i/pwm_0/U0/C_reg[9]/Q
                         net (fo=4, routed)           0.183     1.700    design_1_i/pwm_0/U0/C__0[9]
    SLICE_X22Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.745 r  design_1_i/pwm_0/U0/x1[10]_i_4/O
                         net (fo=1, routed)           0.000     1.745    design_1_i/pwm_0/U0/p_0_in[9]
    SLICE_X22Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.844 r  design_1_i/pwm_0/U0/x1_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    design_1_i/pwm_0/U0/x10[10]
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.812     1.760    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y72         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[10]/C
                         clock pessimism             -0.123     1.637    
    SLICE_X22Y72         FDRE (Hold_fdre_C_D)         0.105     1.742    design_1_i/pwm_0/U0/x1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.252ns (53.264%)  route 0.221ns (46.736%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.543     1.373    design_1_i/pwm_0/U0/CLK
    SLICE_X21Y74         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.141     1.514 f  design_1_i/pwm_0/U0/C_reg[21]/Q
                         net (fo=4, routed)           0.221     1.735    design_1_i/pwm_0/U0/C__0[21]
    SLICE_X22Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.780 r  design_1_i/pwm_0/U0/x1[22]_i_3/O
                         net (fo=1, routed)           0.000     1.780    design_1_i/pwm_0/U0/p_0_in[21]
    SLICE_X22Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.846 r  design_1_i/pwm_0/U0/x1_reg[22]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    design_1_i/pwm_0/U0/x10[21]
    SLICE_X22Y75         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.809     1.757    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y75         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[21]/C
                         clock pessimism             -0.123     1.634    
    SLICE_X22Y75         FDRE (Hold_fdre_C_D)         0.105     1.739    design_1_i/pwm_0/U0/x1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.302%)  route 0.309ns (68.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.550     1.380    design_1_i/pwm_0/U0/CLK
    SLICE_X19Y70         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  design_1_i/pwm_0/U0/C_reg[2]/Q
                         net (fo=5, routed)           0.309     1.830    design_1_i/pwm_0/U0/C__0[2]
    SLICE_X22Y71         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.813     1.761    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y71         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[2]/C
                         clock pessimism             -0.123     1.638    
    SLICE_X22Y71         FDRE (Hold_fdre_C_D)         0.071     1.709    design_1_i/pwm_0/U0/x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.285ns (57.620%)  route 0.210ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.543     1.373    design_1_i/pwm_0/U0/CLK
    SLICE_X21Y75         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.514 f  design_1_i/pwm_0/U0/C_reg[17]/Q
                         net (fo=4, routed)           0.210     1.724    design_1_i/pwm_0/U0/C__0[17]
    SLICE_X22Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.769 r  design_1_i/pwm_0/U0/x1[18]_i_3/O
                         net (fo=1, routed)           0.000     1.769    design_1_i/pwm_0/U0/p_0_in[17]
    SLICE_X22Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.868 r  design_1_i/pwm_0/U0/x1_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    design_1_i/pwm_0/U0/x10[18]
    SLICE_X22Y74         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.809     1.757    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y74         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[18]/C
                         clock pessimism             -0.123     1.634    
    SLICE_X22Y74         FDRE (Hold_fdre_C_D)         0.105     1.739    design_1_i/pwm_0/U0/x1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.285ns (56.312%)  route 0.221ns (43.688%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.543     1.373    design_1_i/pwm_0/U0/CLK
    SLICE_X21Y74         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.141     1.514 f  design_1_i/pwm_0/U0/C_reg[21]/Q
                         net (fo=4, routed)           0.221     1.735    design_1_i/pwm_0/U0/C__0[21]
    SLICE_X22Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.780 r  design_1_i/pwm_0/U0/x1[22]_i_3/O
                         net (fo=1, routed)           0.000     1.780    design_1_i/pwm_0/U0/p_0_in[21]
    SLICE_X22Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.879 r  design_1_i/pwm_0/U0/x1_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    design_1_i/pwm_0/U0/x10[22]
    SLICE_X22Y75         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.809     1.757    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y75         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[22]/C
                         clock pessimism             -0.123     1.634    
    SLICE_X22Y75         FDRE (Hold_fdre_C_D)         0.105     1.739    design_1_i/pwm_0/U0/x1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/pwm_0/U0/x1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.249ns (46.409%)  route 0.288ns (53.591%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.546     1.376    design_1_i/pwm_0/U0/CLK
    SLICE_X21Y71         FDRE                                         r  design_1_i/pwm_0/U0/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDRE (Prop_fdre_C_Q)         0.141     1.517 f  design_1_i/pwm_0/U0/C_reg[6]/Q
                         net (fo=4, routed)           0.288     1.805    design_1_i/pwm_0/U0/C__0[6]
    SLICE_X22Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  design_1_i/pwm_0/U0/x1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.850    design_1_i/pwm_0/U0/p_0_in[6]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.913 r  design_1_i/pwm_0/U0/x1_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    design_1_i/pwm_0/U0/x10[6]
    SLICE_X22Y71         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.813     1.761    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y71         FDRE                                         r  design_1_i/pwm_0/U0/x1_reg[6]/C
                         clock pessimism             -0.123     1.638    
    SLICE_X22Y71         FDRE (Hold_fdre_C_D)         0.105     1.743    design_1_i/pwm_0/U0/x1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1000.000    997.846    DSP48_X1Y29     design_1_i/pwm_0/U0/y1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1000.000    997.846    DSP48_X1Y28     design_1_i/pwm_0/U0/y_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X26Y83    design_1_i/pwm_0/U0/CT_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X28Y81    design_1_i/pwm_0/U0/CT_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X21Y73    design_1_i/pwm_0/U0/C_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         1000.000    999.000    SLICE_X21Y73    design_1_i/pwm_0/U0/C_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X26Y83    design_1_i/pwm_0/U0/CT_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X26Y83    design_1_i/pwm_0/U0/CT_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X28Y81    design_1_i/pwm_0/U0/CT_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X28Y81    design_1_i/pwm_0/U0/CT_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X26Y83    design_1_i/pwm_0/U0/CT_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X26Y83    design_1_i/pwm_0/U0/CT_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X28Y81    design_1_i/pwm_0/U0/CT_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X28Y81    design_1_i/pwm_0/U0/CT_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         500.000     499.500    SLICE_X21Y72    design_1_i/pwm_0/U0/C_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_0/U0/M_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 3.981ns (59.751%)  route 2.682ns (40.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.651     3.690    design_1_i/pwm_0/U0/CLK
    SLICE_X26Y83         FDRE                                         r  design_1_i/pwm_0/U0/M_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.456     4.146 r  design_1_i/pwm_0/U0/M_B_reg/Q
                         net (fo=2, routed)           2.682     6.828    B_OBUF
    E11                  OBUF (Prop_obuf_I_O)         3.525    10.354 r  B_OBUF_inst/O
                         net (fo=0)                   0.000    10.354    B
    E11                                                               r  B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwm_0/U0/M_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.526ns  (logic 3.980ns (60.986%)  route 2.546ns (39.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.651     3.690    design_1_i/pwm_0/U0/CLK
    SLICE_X27Y83         FDRE                                         r  design_1_i/pwm_0/U0/M_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.456     4.146 r  design_1_i/pwm_0/U0/M_A_reg/Q
                         net (fo=2, routed)           2.546     6.693    A_OBUF
    E12                  OBUF (Prop_obuf_I_O)         3.524    10.217 r  A_OBUF_inst/O
                         net (fo=0)                   0.000    10.217    A
    E12                                                               r  A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwm_0/U0/pwm_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.278ns  (logic 3.971ns (63.255%)  route 2.307ns (36.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.659     3.698    design_1_i/pwm_0/U0/CLK
    SLICE_X31Y92         FDSE                                         r  design_1_i/pwm_0/U0/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.456     4.154 r  design_1_i/pwm_0/U0/pwm_reg_reg/Q
                         net (fo=1, routed)           2.307     6.461    pwm_out_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.515     9.977 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.977    pwm_out
    E13                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_0/U0/pwm_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.357ns (67.756%)  route 0.646ns (32.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.558     1.388    design_1_i/pwm_0/U0/CLK
    SLICE_X31Y92         FDSE                                         r  design_1_i/pwm_0/U0/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.141     1.529 r  design_1_i/pwm_0/U0/pwm_reg_reg/Q
                         net (fo=1, routed)           0.646     2.175    pwm_out_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.216     3.391 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.391    pwm_out
    E13                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwm_0/U0/M_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            A
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.366ns (64.156%)  route 0.763ns (35.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.554     1.384    design_1_i/pwm_0/U0/CLK
    SLICE_X27Y83         FDRE                                         r  design_1_i/pwm_0/U0/M_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  design_1_i/pwm_0/U0/M_A_reg/Q
                         net (fo=2, routed)           0.763     2.288    A_OBUF
    E12                  OBUF (Prop_obuf_I_O)         1.225     3.513 r  A_OBUF_inst/O
                         net (fo=0)                   0.000     3.513    A
    E12                                                               r  A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwm_0/U0/M_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.367ns (62.598%)  route 0.817ns (37.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.554     1.384    design_1_i/pwm_0/U0/CLK
    SLICE_X26Y83         FDRE                                         r  design_1_i/pwm_0/U0/M_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  design_1_i/pwm_0/U0/M_B_reg/Q
                         net (fo=2, routed)           0.817     2.342    B_OBUF
    E11                  OBUF (Prop_obuf_I_O)         1.226     3.568 r  B_OBUF_inst/O
                         net (fo=0)                   0.000     3.568    B
    E11                                                               r  B (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_B
                            (input port)
  Destination:            design_1_i/pwm_0/U0/s_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.573ns  (logic 1.490ns (41.719%)  route 2.082ns (58.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  P_B (IN)
                         net (fo=0)                   0.000     0.000    P_B
    F13                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  P_B_IBUF_inst/O
                         net (fo=1, routed)           2.082     3.573    design_1_i/pwm_0/U0/B
    SLICE_X22Y78         FDRE                                         r  design_1_i/pwm_0/U0/s_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.470     3.227    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y78         FDRE                                         r  design_1_i/pwm_0/U0/s_b_reg/C

Slack:                    inf
  Source:                 P_A
                            (input port)
  Destination:            design_1_i/pwm_0/U0/s_a_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.533ns  (logic 1.489ns (42.151%)  route 2.044ns (57.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  P_A (IN)
                         net (fo=0)                   0.000     0.000    P_A
    F14                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  P_A_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.533    design_1_i/pwm_0/U0/A
    SLICE_X22Y78         FDRE                                         r  design_1_i/pwm_0/U0/s_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.470     3.227    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y78         FDRE                                         r  design_1_i/pwm_0/U0/s_a_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_A
                            (input port)
  Destination:            design_1_i/pwm_0/U0/s_a_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.257ns (21.937%)  route 0.915ns (78.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  P_A (IN)
                         net (fo=0)                   0.000     0.000    P_A
    F14                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  P_A_IBUF_inst/O
                         net (fo=1, routed)           0.915     1.172    design_1_i/pwm_0/U0/A
    SLICE_X22Y78         FDRE                                         r  design_1_i/pwm_0/U0/s_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.813     1.761    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y78         FDRE                                         r  design_1_i/pwm_0/U0/s_a_reg/C

Slack:                    inf
  Source:                 P_B
                            (input port)
  Destination:            design_1_i/pwm_0/U0/s_b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.258ns (21.315%)  route 0.953ns (78.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  P_B (IN)
                         net (fo=0)                   0.000     0.000    P_B
    F13                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  P_B_IBUF_inst/O
                         net (fo=1, routed)           0.953     1.211    design_1_i/pwm_0/U0/B
    SLICE_X22Y78         FDRE                                         r  design_1_i/pwm_0/U0/s_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.813     1.761    design_1_i/pwm_0/U0/CLK
    SLICE_X22Y78         FDRE                                         r  design_1_i/pwm_0/U0/s_b_reg/C





