testPS_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/testPS_design/ip/testPS_design_processing_system7_0_0/sim/testPS_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../testPS.srcs/sources_1/bd/testPS_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../testPS.srcs/sources_1/bd/testPS_design/ipshared/70cf/hdl"incdir="../../../../testPS.srcs/sources_1/bd/testPS_design/ipshared/ec67/hdl"incdir="../../../../testPS.srcs/sources_1/bd/testPS_design/ipshared/70cf/hdl"incdir="../../../../testPS.srcs/sources_1/bd/testPS_design/ip/testPS_design_processing_system7_0_0"
testPS_design.v,verilog,xil_defaultlib,../../../bd/testPS_design/sim/testPS_design.v,incdir="$ref_dir/../../../../testPS.srcs/sources_1/bd/testPS_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../testPS.srcs/sources_1/bd/testPS_design/ipshared/70cf/hdl"incdir="../../../../testPS.srcs/sources_1/bd/testPS_design/ipshared/ec67/hdl"incdir="../../../../testPS.srcs/sources_1/bd/testPS_design/ipshared/70cf/hdl"incdir="../../../../testPS.srcs/sources_1/bd/testPS_design/ip/testPS_design_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
