#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 24 14:20:09 2018
# Process ID: 7412
# Current directory: C:/Users/micro/Vivado EE316/project_6/project_6.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/micro/Vivado EE316/project_6/project_6.runs/synth_1/top_module.vds
# Journal file: C:/Users/micro/Vivado EE316/project_6/project_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 334.227 ; gain = 101.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_div_disp' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clk_div_disp.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_div_disp' (1#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clk_div_disp.v:3]
INFO: [Synth 8-638] synthesizing module 'ss_toggle' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/ss_toggle.v:4]
INFO: [Synth 8-256] done synthesizing module 'ss_toggle' (2#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/ss_toggle.v:4]
INFO: [Synth 8-638] synthesizing module 'time_mux_state_machine' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/time_mux_state_machine.v:5]
INFO: [Synth 8-256] done synthesizing module 'time_mux_state_machine' (3#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/time_mux_state_machine.v:5]
INFO: [Synth 8-638] synthesizing module 'hex_to_7seg' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/hex_to_7seg.v:4]
INFO: [Synth 8-256] done synthesizing module 'hex_to_7seg' (4#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/hex_to_7seg.v:4]
INFO: [Synth 8-638] synthesizing module 'disp_fsm' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/disp_fsm.v:5]
INFO: [Synth 8-256] done synthesizing module 'disp_fsm' (5#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/disp_fsm.v:5]
INFO: [Synth 8-256] done synthesizing module 'top_module' (6#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 386.660 ; gain = 153.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 386.660 ; gain = 153.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/constrs_1/imports/Vivado EE316/Basys3_Master_7seg_disp.xdc]
Finished Parsing XDC File [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/constrs_1/imports/Vivado EE316/Basys3_Master_7seg_disp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/constrs_1/imports/Vivado EE316/Basys3_Master_7seg_disp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 720.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 720.484 ; gain = 487.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 720.484 ; gain = 487.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 720.484 ; gain = 487.348
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clk_div_disp.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'sseg1_reg' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/time_mux_state_machine.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'sseg2_reg' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/time_mux_state_machine.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'sseg3_reg' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/time_mux_state_machine.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'sseg4_reg' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/time_mux_state_machine.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/time_mux_state_machine.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 720.484 ; gain = 487.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 42    
	   4 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ss_toggle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module time_mux_state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 42    
	   4 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 4     
Module disp_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element c1/COUNT_reg was removed.  [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clk_div_disp.v:11]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 720.484 ; gain = 487.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 720.484 ; gain = 487.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Found timing loop:
     0: i_0/i_24/O (INV)
     1: i_0/i_24/I (INV)
     2: i_0/i_23/O (GATE_2_2)
     3: i_0/i_23/I0 (GATE_2_2)
     4: i_0/i_24/O (INV)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clk_div_disp.v:11]
Inferred a: "set_disable_timing -from I -to O i_0/i_24"
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_0/i_24' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 751.160 ; gain = 518.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_0' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_0' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_0' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 760.188 ; gain = 527.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 760.188 ; gain = 527.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 760.188 ; gain = 527.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 760.188 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 760.188 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 760.188 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 760.188 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |    24|
|5     |LUT3   |     9|
|6     |LUT4   |    13|
|7     |LUT5   |    29|
|8     |LUT6   |    83|
|9     |MUXF7  |     1|
|10    |FDCE   |     2|
|11    |FDRE   |    23|
|12    |LD     |    16|
|13    |LDC    |     1|
|14    |LDP    |     1|
|15    |IBUF   |    13|
|16    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |   236|
|2     |  c1             |clk_div_disp           |    34|
|3     |  c2             |time_mux_state_machine |   161|
|4     |  c7             |disp_fsm               |    12|
|5     |  nolabel_line60 |ss_toggle              |     2|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 760.188 ; gain = 527.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 760.188 ; gain = 193.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 760.188 ; gain = 527.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 760.188 ; gain = 533.418
INFO: [Common 17-1381] The checkpoint 'C:/Users/micro/Vivado EE316/project_6/project_6.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 760.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 14:21:12 2018...
