#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep  3 16:38:42 2020
# Process ID: 13072
# Current directory: C:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.runs/selection_sort_IP_selection_sort_IP_0_0_synth_1
# Command line: vivado.exe -log selection_sort_IP_selection_sort_IP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source selection_sort_IP_selection_sort_IP_0_0.tcl
# Log file: C:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.runs/selection_sort_IP_selection_sort_IP_0_0_synth_1/selection_sort_IP_selection_sort_IP_0_0.vds
# Journal file: C:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.runs/selection_sort_IP_selection_sort_IP_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source selection_sort_IP_selection_sort_IP_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/m_rah/Desktop/assignments/assignment_1/ip_repo/selection_sort_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.cache/ip 
Command: synth_design -top selection_sort_IP_selection_sort_IP_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2520
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.066 ; gain = 1.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'selection_sort_IP_selection_sort_IP_0_0' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ip/selection_sort_IP_selection_sort_IP_0_0/synth/selection_sort_IP_selection_sort_IP_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'selection_sort_IP_v1_0' declared at 'c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0.vhd:5' bound to instance 'U0' of component 'selection_sort_IP_v1_0' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ip/selection_sort_IP_selection_sort_IP_0_0/synth/selection_sort_IP_selection_sort_IP_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'selection_sort_IP_v1_0' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'selection_sort_IP_v1_0_S00_AXI' declared at 'c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0_S00_AXI.vhd:5' bound to instance 'selection_sort_IP_v1_0_S00_AXI_inst' of component 'selection_sort_IP_v1_0_S00_AXI' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'selection_sort_IP_v1_0_S00_AXI' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0_S00_AXI.vhd:242]
INFO: [Synth 8-226] default block is never used [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0_S00_AXI.vhd:372]
	Parameter length bound to: 8'b00010000 
INFO: [Synth 8-3491] module 'top' declared at 'c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/top.vhd:6' bound to instance 'Inst_top' of component 'top' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0_S00_AXI.vhd:406]
INFO: [Synth 8-638] synthesizing module 'top' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/top.vhd:17]
	Parameter length bound to: 8'b00010000 
INFO: [Synth 8-638] synthesizing module 'control' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/control.vhd:17]
	Parameter length bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/control.vhd:17]
INFO: [Synth 8-638] synthesizing module 'counter' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/counter.vhd:14]
INFO: [Synth 8-638] synthesizing module '\reg ' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/reg.vhd:13]
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/reg.vhd:17]
INFO: [Synth 8-256] done synthesizing module '\reg ' (3#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/reg.vhd:13]
INFO: [Synth 8-638] synthesizing module 'addr_mux' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/addr_mux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'addr_mux' (4#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/addr_mux.vhd:12]
INFO: [Synth 8-638] synthesizing module 'data_mux' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/data_mux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'data_mux' (5#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/data_mux.vhd:12]
INFO: [Synth 8-638] synthesizing module 'comparator' [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/comparator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'comparator' (6#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/comparator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/src/top.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_IP_v1_0_S00_AXI' (8#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_IP_v1_0' (9#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ipshared/ab73/hdl/selection_sort_IP_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_IP_selection_sort_IP_0_0' (10#1) [c:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.srcs/sources_1/bd/selection_sort_IP/ip/selection_sort_IP_selection_sort_IP_0_0/synth/selection_sort_IP_selection_sort_IP_0_0.vhd:85]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1158.758 ; gain = 62.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1158.758 ; gain = 62.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1158.758 ; gain = 62.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1158.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1267.391 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.391 ; gain = 170.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.391 ; gain = 170.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.391 ; gain = 170.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                           000001 |                              000
                      s1 |                           000010 |                              001
                      s5 |                           000100 |                              101
                      s2 |                           001000 |                              010
                      s3 |                           010000 |                              011
                      s4 |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.391 ; gain = 170.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 5     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1267.391 ; gain = 170.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1267.391 ; gain = 170.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1267.391 ; gain = 170.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1269.805 ; gain = 173.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1275.563 ; gain = 179.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1275.563 ; gain = 179.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1275.563 ; gain = 179.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1275.563 ; gain = 179.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1275.563 ; gain = 179.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1275.563 ; gain = 179.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   167|
|7     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1275.563 ; gain = 179.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1275.563 ; gain = 70.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1275.563 ; gain = 179.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1287.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1295.113 ; gain = 198.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.runs/selection_sort_IP_selection_sort_IP_0_0_synth_1/selection_sort_IP_selection_sort_IP_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP selection_sort_IP_selection_sort_IP_0_0, cache-ID = 55f5784f729b0b20
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/m_rah/Desktop/assignments/assignment_1/selection_sort_IP/selection_sort_IP.runs/selection_sort_IP_selection_sort_IP_0_0_synth_1/selection_sort_IP_selection_sort_IP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file selection_sort_IP_selection_sort_IP_0_0_utilization_synth.rpt -pb selection_sort_IP_selection_sort_IP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  3 16:39:31 2020...
