 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : async_fifo
Version: K-2015.06-SP2
Date   : Wed Mar 19 19:46:52 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_ptr_reg_0_/E (EDFCNQD1)                        0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_0_/CP (EDFCNQD1)                                 0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_ptr_reg_1_/E (EDFCNQD1)                        0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                                 0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_ptr_reg_3_/E (EDFCNQD1)                        0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_3_/CP (EDFCNQD1)                                 0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_0_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_0_/E (EDFCNQD1)                       0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_0_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_23_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_23_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_23_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_22_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_22_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_22_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_21_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_21_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_21_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_20_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_20_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_20_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_19_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_19_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_19_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_18_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_18_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_18_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_17_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_17_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_17_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_16_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_16_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_16_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_15_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_15_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_15_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_14_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_14_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_14_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_13_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_13_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_13_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_12_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_12_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_12_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_11_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_11_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_11_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_10_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_10_/E (EDFCNQD1)                      0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_10_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_9_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_9_/E (EDFCNQD1)                       0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_9_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_8_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_8_/E (EDFCNQD1)                       0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_8_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_7_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_7_/E (EDFCNQD1)                       0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_7_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_6_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_6_/E (EDFCNQD1)                       0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_6_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_5_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_5_/E (EDFCNQD1)                       0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_5_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_4_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_data_reg_4_/E (EDFCNQD1)                       0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_4_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  U186/Z (BUFFD2)                                   0.122     0.124      0.875 f
  n307 (net)                    25        0.045               0.000      0.875 f
  rd_ptr_reg_2_/E (EDFCNQD1)                        0.122     0.000      0.875 f
  data arrival time                                                      0.875

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_2_/CP (EDFCNQD1)                                 0.000      1.000 r
  library setup time                                         -0.110      0.890
  data required time                                                     0.890
  -------------------------------------------------------------------------------
  data required time                                                     0.890
  data arrival time                                                     -0.875
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_0_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U242/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n223 (net)                     1        0.001               0.000      0.740 f
  U337/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n159 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_0_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_0_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_23_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U241/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n271 (net)                     1        0.001               0.000      0.740 f
  U333/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n136 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_23_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_23_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_22_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U332/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n259 (net)                     1        0.001               0.000      0.740 f
  U329/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n137 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_22_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_22_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_21_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U240/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n247 (net)                     1        0.001               0.000      0.740 f
  U325/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n138 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_21_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_21_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_20_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U239/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n207 (net)                     1        0.001               0.000      0.740 f
  U321/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n139 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_20_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_20_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_19_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U238/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n211 (net)                     1        0.001               0.000      0.740 f
  U317/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n140 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_19_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_19_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_18_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U316/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n287 (net)                     1        0.001               0.000      0.740 f
  U313/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n141 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_18_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_18_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_17_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U237/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n227 (net)                     1        0.001               0.000      0.740 f
  U309/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n142 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_17_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_17_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_16_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U236/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n251 (net)                     1        0.001               0.000      0.740 f
  U305/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n143 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_16_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_16_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_15_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U235/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n275 (net)                     1        0.001               0.000      0.740 f
  U301/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n144 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_15_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_15_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_14_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U217/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n279 (net)                     1        0.001               0.000      0.740 f
  U298/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n145 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_14_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_14_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_13_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U216/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n298 (net)                     1        0.001               0.000      0.740 f
  U360/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n146 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_13_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_13_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_12_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U234/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n215 (net)                     1        0.001               0.000      0.740 f
  U291/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n147 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_12_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_12_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_11_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U354/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n283 (net)                     1        0.001               0.000      0.740 f
  U287/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n148 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_11_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_11_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_10_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U233/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n255 (net)                     1        0.001               0.000      0.740 f
  U283/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n149 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_10_/D (EDFCNQD1)                      0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_10_/CP (EDFCNQD1)                               0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_9_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U232/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n231 (net)                     1        0.001               0.000      0.740 f
  U279/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n150 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_9_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_9_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_8_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U231/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n199 (net)                     1        0.001               0.000      0.740 f
  U275/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n151 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_8_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_8_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_7_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U274/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n243 (net)                     1        0.001               0.000      0.740 f
  U271/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n152 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_7_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_7_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_6_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U230/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n239 (net)                     1        0.001               0.000      0.740 f
  U267/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n153 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_6_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_6_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_5_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U229/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n235 (net)                     1        0.001               0.000      0.740 f
  U263/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n154 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_5_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_5_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_4_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U228/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n267 (net)                     1        0.001               0.000      0.740 f
  U259/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n155 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_4_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_4_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_3_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U258/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n219 (net)                     1        0.001               0.000      0.740 f
  U255/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n156 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_3_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_3_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_2_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U227/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n263 (net)                     1        0.001               0.000      0.740 f
  U251/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n157 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_2_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_2_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_1_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U215/ZN (AOI22D0)                                 0.179     0.101      0.740 f
  n203 (net)                     1        0.001               0.000      0.740 f
  U359/ZN (ND4D0)                                   0.073     0.075      0.816 r
  n158 (net)                     1        0.001               0.000      0.816 r
  rd_data_reg_1_/D (EDFCNQD1)                       0.073     0.000      0.816 r
  data arrival time                                                      0.816

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_1_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.136      0.864
  data required time                                                     0.864
  -------------------------------------------------------------------------------
  data required time                                                     0.864
  data arrival time                                                     -0.816
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.048


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.067     0.173      0.173 r
  rd_ptr[1] (net)                6        0.005               0.000      0.173 r
  U226/ZN (CKND2D0)                                 0.067     0.060      0.233 f
  n198 (net)                     3        0.003               0.000      0.233 f
  U189/ZN (NR2D0)                                   0.702     0.406      0.639 r
  n297 (net)                    25        0.020               0.000      0.639 r
  U370/Z (AO21D0)                                   0.054     0.130      0.769 r
  N82 (net)                      1        0.001               0.000      0.769 r
  rd_ptr_reg_2_/D (EDFCNQD1)                        0.054     0.000      0.769 r
  data arrival time                                                      0.769

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_2_/CP (EDFCNQD1)                                 0.000      1.000 r
  library setup time                                         -0.131      0.869
  data required time                                                     0.869
  -------------------------------------------------------------------------------
  data required time                                                     0.869
  data arrival time                                                     -0.769
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.100


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_3_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  rd_data_reg_3_/E (EDFCNQD1)                       0.099     0.000      0.751 f
  data arrival time                                                      0.751

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_3_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.107      0.893
  data required time                                                     0.893
  -------------------------------------------------------------------------------
  data required time                                                     0.893
  data arrival time                                                     -0.751
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.141


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_2_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  rd_data_reg_2_/E (EDFCNQD1)                       0.099     0.000      0.751 f
  data arrival time                                                      0.751

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_2_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.107      0.893
  data required time                                                     0.893
  -------------------------------------------------------------------------------
  data required time                                                     0.893
  data arrival time                                                     -0.751
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.141


  Startpoint: wr_ptr_sync_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_data_reg_1_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_sync_reg_3_/Q (DFCNQD1)                    0.024     0.148      0.148 f
  wr_ptr_sync[3] (net)           2        0.002               0.000      0.148 f
  U214/ZN (INVD0)                                   0.061     0.042      0.190 r
  n179 (net)                     3        0.003               0.000      0.190 r
  U366/ZN (MUX2ND0)                                 0.070     0.048      0.239 f
  n180 (net)                     3        0.002               0.000      0.239 f
  U211/ZN (XNR2D0)                                  0.046     0.118      0.357 r
  n182 (net)                     2        0.002               0.000      0.357 r
  U212/ZN (IOA21D0)                                 0.042     0.070      0.427 r
  n183 (net)                     1        0.001               0.000      0.427 r
  U193/ZN (OAI21D1)                                 0.054     0.050      0.477 f
  n185 (net)                     1        0.003               0.000      0.477 f
  U207/ZN (NR2D3)                                   0.310     0.190      0.666 r
  empty (net)                    2        0.051               0.000      0.666 r
  U187/ZN (INR2D1)                                  0.099     0.085      0.751 f
  N55 (net)                      4        0.007               0.000      0.751 f
  rd_data_reg_1_/E (EDFCNQD1)                       0.099     0.000      0.751 f
  data arrival time                                                      0.751

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_data_reg_1_/CP (EDFCNQD1)                                0.000      1.000 r
  library setup time                                         -0.107      0.893
  data required time                                                     0.893
  -------------------------------------------------------------------------------
  data required time                                                     0.893
  data arrival time                                                     -0.751
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.141


  Startpoint: rd_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_2_/Q (EDFCNQD1)                        0.094     0.190      0.190 r
  rd_ptr[2] (net)               10        0.009               0.000      0.190 r
  U221/ZN (INVD0)                                   0.063     0.063      0.254 f
  n306 (net)                     5        0.005               0.000      0.254 f
  U373/ZN (NR2D1)                                   0.333     0.200      0.454 r
  n303 (net)                    25        0.018               0.000      0.454 r
  U200/Z (XOR2D0)                                   0.043     0.132      0.586 r
  N83 (net)                      1        0.001               0.000      0.586 r
  rd_ptr_reg_3_/D (EDFCNQD1)                        0.043     0.000      0.586 r
  data arrival time                                                      0.586

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_3_/CP (EDFCNQD1)                                 0.000      1.000 r
  library setup time                                         -0.128      0.872
  data required time                                                     0.872
  -------------------------------------------------------------------------------
  data required time                                                     0.872
  data arrival time                                                     -0.586
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.286


  Startpoint: rd_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_1_/Q (EDFCNQD1)                        0.042     0.143      0.143 f
  rd_ptr[1] (net)                6        0.005               0.000      0.143 f
  U246/ZN (INVD0)                                   0.051     0.042      0.185 r
  n305 (net)                     3        0.002               0.000      0.185 r
  U222/ZN (CKND2D0)                                 0.070     0.058      0.244 f
  n196 (net)                     3        0.003               0.000      0.244 f
  U345/ZN (CKND2D0)                                 0.065     0.056      0.300 r
  N81 (net)                      2        0.002               0.000      0.300 r
  rd_ptr_reg_1_/D (EDFCNQD1)                        0.065     0.000      0.300 r
  data arrival time                                                      0.300

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_1_/CP (EDFCNQD1)                                 0.000      1.000 r
  library setup time                                         -0.134      0.866
  data required time                                                     0.866
  -------------------------------------------------------------------------------
  data required time                                                     0.866
  data arrival time                                                     -0.300
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.566


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: rd_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFCNQD1)                        0.032     0.136      0.136 f
  rd_ptr[0] (net)                4        0.003               0.000      0.136 f
  U346/ZN (INVD0)                                   0.051     0.039      0.175 r
  n160 (net)                     3        0.002               0.000      0.175 r
  rd_ptr_reg_0_/D (EDFCNQD1)                        0.051     0.000      0.175 r
  data arrival time                                                      0.175

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_0_/CP (EDFCNQD1)                                 0.000      1.000 r
  library setup time                                         -0.130      0.870
  data required time                                                     0.870
  -------------------------------------------------------------------------------
  data required time                                                     0.870
  data arrival time                                                     -0.175
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.695


  Startpoint: wr_ptr_meta_reg_0_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: wr_ptr_sync_reg_0_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_meta_reg_0_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_meta_reg_0_/Q (DFCNQD1)                    0.028     0.136      0.136 r
  wr_ptr_meta[0] (net)           1        0.001               0.000      0.136 r
  wr_ptr_sync_reg_0_/D (DFCNQD1)                    0.028     0.000      0.136 r
  data arrival time                                                      0.136

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_sync_reg_0_/CP (DFCNQD1)                             0.000      1.000 r
  library setup time                                         -0.037      0.963
  data required time                                                     0.963
  -------------------------------------------------------------------------------
  data required time                                                     0.963
  data arrival time                                                     -0.136
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.827


  Startpoint: wr_ptr_meta_reg_1_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: wr_ptr_sync_reg_1_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_meta_reg_1_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_meta_reg_1_/Q (DFCNQD1)                    0.028     0.136      0.136 r
  wr_ptr_meta[1] (net)           1        0.001               0.000      0.136 r
  wr_ptr_sync_reg_1_/D (DFCNQD1)                    0.028     0.000      0.136 r
  data arrival time                                                      0.136

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_sync_reg_1_/CP (DFCNQD1)                             0.000      1.000 r
  library setup time                                         -0.037      0.963
  data required time                                                     0.963
  -------------------------------------------------------------------------------
  data required time                                                     0.963
  data arrival time                                                     -0.136
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.827


  Startpoint: wr_ptr_meta_reg_3_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: wr_ptr_sync_reg_3_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_meta_reg_3_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_meta_reg_3_/Q (DFCNQD1)                    0.028     0.136      0.136 r
  wr_ptr_meta[3] (net)           1        0.001               0.000      0.136 r
  wr_ptr_sync_reg_3_/D (DFCNQD1)                    0.028     0.000      0.136 r
  data arrival time                                                      0.136

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_sync_reg_3_/CP (DFCNQD1)                             0.000      1.000 r
  library setup time                                         -0.037      0.963
  data required time                                                     0.963
  -------------------------------------------------------------------------------
  data required time                                                     0.963
  data arrival time                                                     -0.136
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.827


  Startpoint: wr_ptr_meta_reg_2_
              (rising edge-triggered flip-flop clocked by rd_clk)
  Endpoint: wr_ptr_sync_reg_2_
            (rising edge-triggered flip-flop clocked by rd_clk)
  Path Group: rd_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock rd_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_meta_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  wr_ptr_meta_reg_2_/Q (DFCNQD1)                    0.028     0.136      0.136 r
  wr_ptr_meta[2] (net)           1        0.001               0.000      0.136 r
  wr_ptr_sync_reg_2_/D (DFCNQD1)                    0.028     0.000      0.136 r
  data arrival time                                                      0.136

  clock rd_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_sync_reg_2_/CP (DFCNQD1)                             0.000      1.000 r
  library setup time                                         -0.037      0.963
  data required time                                                     0.963
  -------------------------------------------------------------------------------
  data required time                                                     0.963
  data arrival time                                                     -0.136
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.827


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__0_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__0_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__1_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__1_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__1_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__2_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__2_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__2_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__3_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__3_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__3_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__4_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__4_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__4_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__5_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__5_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__5_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__6_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__6_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__6_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__7_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__7_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__7_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__8_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__8_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__8_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__9_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__9_/E (EDFQD1)                          0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__9_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__10_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__10_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__10_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__11_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__11_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__11_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__12_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__12_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__12_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__13_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__13_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__13_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__14_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__14_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__14_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__15_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__15_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__15_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__16_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__16_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__16_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__17_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__17_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__17_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__23_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__23_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__23_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__18_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__18_/E (EDFQD1)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__18_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.099      0.901
  data required time                                                     0.901
  -------------------------------------------------------------------------------
  data required time                                                     0.901
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__19_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__19_/E (EDFQD2)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__19_/CP (EDFQD2)                                  0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__20_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__20_/E (EDFQD2)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__20_/CP (EDFQD2)                                  0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__21_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__21_/E (EDFQD2)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__21_/CP (EDFQD2)                                  0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_2__22_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U342/Z (OR2D0)                                    0.051     0.061      0.817 r
  n177 (net)                     1        0.002               0.000      0.817 r
  U191/ZN (INVD2)                                   0.118     0.082      0.899 f
  n312 (net)                    24        0.043               0.000      0.899 f
  mem_reg_2__22_/E (EDFQD2)                         0.118     0.000      0.899 f
  data arrival time                                                      0.899

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_2__22_/CP (EDFQD2)                                  0.000      1.000 r
  library setup time                                         -0.098      0.902
  data required time                                                     0.902
  -------------------------------------------------------------------------------
  data required time                                                     0.902
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__0_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__0_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__1_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__1_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__1_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__2_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__2_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__2_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__3_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__3_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__3_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__4_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__4_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__4_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__5_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__5_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__5_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__6_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__6_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__6_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__7_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__7_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__7_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__8_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__8_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__8_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__9_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__9_/E (EDFQD1)                          0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__9_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__10_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__10_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__10_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__11_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__11_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__11_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__12_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__12_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__12_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__13_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__13_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__13_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__14_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__14_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__14_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__15_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__15_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__15_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__16_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__16_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__16_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__17_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__17_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__17_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__18_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__18_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__18_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__19_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__19_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__19_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__20_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__20_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__20_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__21_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__21_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__21_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__22_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__22_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__22_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_4__23_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFCNQD1)                       0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFCNQD1)                        0.120     0.205      0.205 r
  wr_ptr[2] (net)                7        0.012               0.000      0.205 r
  U363/ZN (INVD1)                                   0.064     0.065      0.270 f
  n192 (net)                     4        0.009               0.000      0.270 f
  U225/ZN (XNR2D0)                                  0.040     0.091      0.361 r
  n166 (net)                     1        0.001               0.000      0.361 r
  U208/ZN (ND3D1)                                   0.091     0.073      0.434 f
  n172 (net)                     1        0.004               0.000      0.434 f
  U347/ZN (NR2D4)                                   0.245     0.158      0.592 r
  full (net)                     2        0.053               0.000      0.592 r
  U188/ZN (NR2D3)                                   0.073     0.059      0.651 f
  n314 (net)                     5        0.012               0.000      0.651 f
  U364/ZN (ND2D4)                                   0.099     0.044      0.695 r
  n302 (net)                     5        0.015               0.000      0.695 r
  U192/ZN (CKND2)                                   0.028     0.027      0.722 f
  n174 (net)                     1        0.002               0.000      0.722 f
  U365/ZN (ND2D2)                                   0.049     0.034      0.757 r
  n176 (net)                     4        0.009               0.000      0.757 r
  U341/Z (OR2D0)                                    0.069     0.071      0.827 r
  n175 (net)                     1        0.004               0.000      0.827 r
  U210/ZN (INVD3)                                   0.082     0.067      0.894 f
  n311 (net)                    24        0.043               0.000      0.894 f
  mem_reg_4__23_/E (EDFQD1)                         0.082     0.000      0.894 f
  data arrival time                                                      0.894

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_4__23_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.094      0.906
  data required time                                                     0.906
  -------------------------------------------------------------------------------
  data required time                                                     0.906
  data arrival time                                                     -0.894
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__1_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__1_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__2_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__2_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__2_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__3_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__3_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__3_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__4_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__4_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__4_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__5_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__5_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__5_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__6_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__6_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__6_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__7_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__7_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__7_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__8_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__8_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__8_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__9_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__9_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__9_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__10_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__10_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__10_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__11_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__11_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__11_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__12_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__12_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__12_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__13_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__13_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__13_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__14_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__14_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__14_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__15_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__15_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__15_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__16_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__16_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__16_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__17_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__17_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__17_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__18_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__18_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__18_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__19_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__19_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__19_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__20_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__20_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__20_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__21_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__21_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__21_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__22_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__22_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__22_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__23_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__23_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__23_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U349/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n163 (net)                    24        0.043               0.000      0.848 r
  mem_reg_0__0_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_0__0_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__0_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__0_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__1_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__1_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__1_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__2_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__2_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__2_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__3_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__3_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__3_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__4_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__4_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__4_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__5_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__5_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__5_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__6_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__6_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__6_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__7_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__7_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__7_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__8_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__8_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__8_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__9_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__9_/E (EDFQD1)                          0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__9_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__10_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__10_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__10_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__11_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__11_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__11_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__12_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__12_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__12_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__13_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__13_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__13_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__14_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__14_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__14_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__15_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__15_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__15_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__16_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__16_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__16_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__17_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__17_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__17_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__18_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__18_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__18_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__19_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__19_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__19_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__20_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__20_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__20_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__21_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__21_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__21_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__22_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__22_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__22_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_6__23_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U192/ZN (CKND2)                                   0.032     0.027      0.621 r
  n174 (net)                     1        0.002               0.000      0.621 r
  U365/ZN (ND2D2)                                   0.051     0.039      0.660 f
  n176 (net)                     4        0.008               0.000      0.660 f
  U348/ZN (NR3D2)                                   0.319     0.187      0.848 r
  n162 (net)                    24        0.043               0.000      0.848 r
  mem_reg_6__23_/E (EDFQD1)                         0.319     0.000      0.848 r
  data arrival time                                                      0.848

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_6__23_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.140      0.860
  data required time                                                     0.860
  -------------------------------------------------------------------------------
  data required time                                                     0.860
  data arrival time                                                     -0.848
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U374/ZN (NR2D2)                                   0.375     0.227      0.821 r
  n308 (net)                    24        0.043               0.000      0.821 r
  mem_reg_7__0_/E (EDFQD1)                          0.375     0.000      0.821 r
  data arrival time                                                      0.821

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_7__0_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.148      0.852
  data required time                                                     0.852
  -------------------------------------------------------------------------------
  data required time                                                     0.852
  data arrival time                                                     -0.821
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.031


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_7__1_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U374/ZN (NR2D2)                                   0.375     0.227      0.821 r
  n308 (net)                    24        0.043               0.000      0.821 r
  mem_reg_7__1_/E (EDFQD1)                          0.375     0.000      0.821 r
  data arrival time                                                      0.821

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_7__1_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.148      0.852
  data required time                                                     0.852
  -------------------------------------------------------------------------------
  data required time                                                     0.852
  data arrival time                                                     -0.821
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.031


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_7__2_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U374/ZN (NR2D2)                                   0.375     0.227      0.821 r
  n308 (net)                    24        0.043               0.000      0.821 r
  mem_reg_7__2_/E (EDFQD1)                          0.375     0.000      0.821 r
  data arrival time                                                      0.821

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_7__2_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.148      0.852
  data required time                                                     0.852
  -------------------------------------------------------------------------------
  data required time                                                     0.852
  data arrival time                                                     -0.821
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.031


  Startpoint: rd_ptr_sync_reg_2_
              (rising edge-triggered flip-flop clocked by wr_clk)
  Endpoint: mem_reg_7__3_
            (rising edge-triggered flip-flop clocked by wr_clk)
  Path Group: wr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock wr_clk (rise edge)                                    0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_sync_reg_2_/CP (DFCNQD1)                   0.000     0.000      0.000 r
  rd_ptr_sync_reg_2_/Q (DFCNQD1)                    0.022     0.146      0.146 f
  rd_ptr_sync[2] (net)           1        0.001               0.000      0.146 f
  U361/ZN (XNR2D1)                                  0.040     0.099      0.245 f
  n165 (net)                     2        0.002               0.000      0.245 f
  U362/ZN (XNR2D1)                                  0.039     0.079      0.324 f
  n170 (net)                     2        0.002               0.000      0.324 f
  U358/ZN (AOI21D1)                                 0.115     0.070      0.394 r
  n171 (net)                     1        0.005               0.000      0.394 r
  U347/ZN (NR2D4)                                   0.084     0.078      0.472 f
  full (net)                     2        0.053               0.000      0.472 f
  U188/ZN (NR2D3)                                   0.090     0.072      0.544 r
  n314 (net)                     5        0.012               0.000      0.544 r
  U364/ZN (ND2D4)                                   0.088     0.050      0.594 f
  n302 (net)                     5        0.014               0.000      0.594 f
  U374/ZN (NR2D2)                                   0.375     0.227      0.821 r
  n308 (net)                    24        0.043               0.000      0.821 r
  mem_reg_7__3_/E (EDFQD1)                          0.375     0.000      0.821 r
  data arrival time                                                      0.821

  clock wr_clk (rise edge)                                    1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  mem_reg_7__3_/CP (EDFQD1)                                   0.000      1.000 r
  library setup time                                         -0.148      0.852
  data required time                                                     0.852
  -------------------------------------------------------------------------------
  data required time                                                     0.852
  data arrival time                                                     -0.821
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.031


1
