// Seed: 3600929045
module module_0;
  assign id_1 = 1 ? 1'b0 : id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_9(
      .id_0(id_6 << id_1 + 1),
      .id_1(id_8),
      .id_2(id_5[(1)-:1]),
      .id_3(1 * 1 + 1),
      .id_4(1),
      .id_5(id_3),
      .id_6(1),
      .id_7(1 - 1),
      .id_8(id_2 - id_4),
      .id_9(1),
      .id_10(1'b0),
      .id_11(1),
      .find(id_1)
  );
  assign id_3 = 1;
  module_0();
  logic [7:0] id_10 = id_10[1], id_11;
endmodule
