library ieee; 
use ieee.std_logic_1164.all;
library lpm;
use lpm.lpm_components.all;

entity g07_rules is

port (play_pile_top_card: in std_logic_vector(5 downto 0);
		card_play: in std_logic_vector(5 downto 0);
		legal_play: out std_logic);

end g07_rules;


architecture g07_rules_arch of g07_rules is

component go07_Modulo_13
	port(dataa : in std_logic_vector(6 downto 0);
		 floor13 : out std_logic_vector(2 downto 0);
		 Amod13: out std_logic_vector(3 downto 0);
	);
end component;

begin


end architecture;