module SISO(in,clk,rst,out);
input in,clk,rst;
output reg out;
reg [3:0]w;
always @(posedge clk)
begin
if(rst==1)
w<=4'b0000;
else
w<=w<<1;
w[0]<=in;
out =w[3];
end
endmodule
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

module SISO_TB();
reg in,clk=0,rst;
wire out;

SISO dut(in,clk,rst,out);
begin
always #5 clk=~clk;
end
initial 
begin
rst=1;
in=0;
rst =0;
#10 in=1;
#10 in=0;
#30 rst=1;
#5 $finish;
end
endmodule
