{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587759098365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587759098367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 17:11:38 2020 " "Processing started: Fri Apr 24 17:11:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587759098367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759098367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759098368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587759099234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587759099234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda " "Found entity 1: collenda" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_irq_mapper " "Found entity 1: collenda_irq_mapper" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0 " "Found entity 1: collenda_mm_interconnect_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_avalon_st_adapter " "Found entity 1: collenda_mm_interconnect_0_avalon_st_adapter" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_rsp_mux " "Found entity 1: collenda_mm_interconnect_0_rsp_mux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119381 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_rsp_demux " "Found entity 1: collenda_mm_interconnect_0_rsp_demux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_cmd_mux " "Found entity 1: collenda_mm_interconnect_0_cmd_mux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_cmd_demux " "Found entity 1: collenda_mm_interconnect_0_cmd_demux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel collenda_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587759119386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel collenda_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587759119386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_router_002_default_decode " "Found entity 1: collenda_mm_interconnect_0_router_002_default_decode" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119387 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_mm_interconnect_0_router_002 " "Found entity 2: collenda_mm_interconnect_0_router_002" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel collenda_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587759119388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel collenda_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587759119388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_router_default_decode " "Found entity 1: collenda_mm_interconnect_0_router_default_decode" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119389 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_mm_interconnect_0_router " "Found entity 2: collenda_mm_interconnect_0_router" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(61) " "Verilog HDL warning at controlUnit.v(61): extended using \"x\" or \"z\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587759119408 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(107) " "Verilog HDL information at controlUnit.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587759119408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119408 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(72) " "Verilog HDL warning at decoderInstruction.v(72): extended using \"x\" or \"z\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587759119409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119415 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "clock_pll clock_pll_bb.v(34) " "Verilog HDL error at clock_pll_bb.v(34): module \"clock_pll\" cannot be declared more than once" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll_bb.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587759119438 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clock_pll clock_pll.v(39) " "HDL info at clock_pll.v(39): see declaration for object \"clock_pll\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587759119439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line_counter " "Found entity 1: sprite_line_counter" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119453 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "memory memory_bb.v(34) " "Verilog HDL error at memory_bb.v(34): module \"memory\" cannot be declared more than once" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory_bb.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587759119454 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "memory memory.v(39) " "HDL info at memory.v(39): see declaration for object \"memory\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587759119454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_onchip_memory2_0 " "Found entity 1: collenda_onchip_memory2_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0 " "Found entity 1: collenda_nios2_gen2_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: collenda_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: collenda_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "3 collenda_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: collenda_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "4 collenda_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: collenda_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "5 collenda_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: collenda_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "6 collenda_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: collenda_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "7 collenda_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: collenda_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "8 collenda_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: collenda_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "9 collenda_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: collenda_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "10 collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "11 collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "12 collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "13 collenda_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: collenda_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "14 collenda_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: collenda_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "15 collenda_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: collenda_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "16 collenda_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: collenda_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "17 collenda_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: collenda_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "18 collenda_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: collenda_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "19 collenda_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: collenda_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "20 collenda_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: collenda_nios2_gen2_0_cpu_nios2_oci" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""} { "Info" "ISGN_ENTITY_NAME" "21 collenda_nios2_gen2_0_cpu " "Found entity 21: collenda_nios2_gen2_0_cpu" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: collenda_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_test_bench " "Found entity 1: collenda_nios2_gen2_0_cpu_test_bench" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: collenda_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: collenda_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_jtag_uart_0_sim_scfifo_w " "Found entity 1: collenda_jtag_uart_0_sim_scfifo_w" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119494 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_jtag_uart_0_scfifo_w " "Found entity 2: collenda_jtag_uart_0_scfifo_w" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119494 ""} { "Info" "ISGN_ENTITY_NAME" "3 collenda_jtag_uart_0_sim_scfifo_r " "Found entity 3: collenda_jtag_uart_0_sim_scfifo_r" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119494 ""} { "Info" "ISGN_ENTITY_NAME" "4 collenda_jtag_uart_0_scfifo_r " "Found entity 4: collenda_jtag_uart_0_scfifo_r" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119494 ""} { "Info" "ISGN_ENTITY_NAME" "5 collenda_jtag_uart_0 " "Found entity 5: collenda_jtag_uart_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_check_print " "Found entity 1: collenda_check_print" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/Top_level/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/Top_level/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/interfaceVGA/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/interfaceVGA/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "modulos/interfaceVGA/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/full_print_module/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/full_print_module/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "modulos/full_print_module/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "modulos/multiplexador/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_line_counter/sprite_line_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/sprite_line_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line_counter " "Found entity 1: sprite_line_counter" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/printModule/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/demultiplexador/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119515 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(61) " "Verilog HDL warning at controlUnit.v(61): extended using \"x\" or \"z\"" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587759119515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(107) " "Verilog HDL information at controlUnit.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587759119516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ControlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ControlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(72) " "Verilog HDL warning at decoderInstruction.v(72): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587759119517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/decoderInstruction/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/decoderInstruction/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/PLL/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/PLL/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "modulos/PLL/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 consoleCollenda " "Found entity 1: consoleCollenda" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" "" { Schematic "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587759119522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759119572 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "887 " "Peak virtual memory: 887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587759121957 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 24 17:12:01 2020 " "Processing ended: Fri Apr 24 17:12:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587759121957 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587759121957 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587759121957 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759121957 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587759122149 ""}
