Version    : 0.3.31
Git Hash   : 4430a24
Built      : Dec 15 2022
Built type : Engineering
Log Time   : Thu Dec 15 06:00:31 2022 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ../.././rtl/read_netlist_blif_accumulator_post_synth.blif --sdc_file read_netlist_blif_accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report read_netlist_blif_accumulator_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: read_netlist_blif_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
mode 'dsp[physical]' is defined by user to be disabled in packing
mode 'bram[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.04 seconds (max_rss 10.7 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: read_netlist_blif_accumulator_post_synth.net
Circuit placement file: read_netlist_blif_accumulator_post_synth.place
Circuit routing file: read_netlist_blif_accumulator_post_synth.route
Circuit SDC file: read_netlist_blif_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: read_netlist_blif_accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: clb[0].O[8] unconnected pin in architecture.
Warning 132: clb[0].O[9] unconnected pin in architecture.
Warning 133: clb[0].O[18] unconnected pin in architecture.
Warning 134: clb[0].O[19] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 141: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 142: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.10 seconds (max_rss 18.1 MiB, delta_rss +7.4 MiB)
Circuit file: ../.././rtl/read_netlist_blif_accumulator_post_synth.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 19
Swept block(s)      : 19
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 312
    .input     :      23
    .output    :      38
    0-LUT      :       2
    6-LUT      :     115
    adder_carry:      76
    dffsre     :      58
  Nets  : 346
    Avg Fanout:     2.4
    Max Fanout:   176.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1193
  Timing Graph Edges: 1872
  Timing Graph Levels: 88
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 58 pins (4.9%), 58 blocks (18.6%)
# Load Timing Constraints

SDC file 'read_netlist_blif_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'read_netlist_blif_accumulator_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.08 seconds (max_rss 59.9 MiB, delta_rss +40.6 MiB)
Warning 143: Netlist contains 0 global net to non-global architecture pin connections
Warning 144: Logic block #14 ($false) has only 1 output pin '$false.O[12]'. It may be a constant generator.
Warning 145: Logic block #15 ($true) has only 1 output pin '$true.O[12]'. It may be a constant generator.

Pb types usage...
  io                 : 61
   io_output         : 38
    outpad           : 38
   io_input          : 23
    inpad            : 23
  clb                : 16
   fle               : 107
    ble6             : 2
     lut6            : 2
      lut            : 2
     ff              : 2
      DFFSRE         : 2
    lut5inter        : 105
     ble5            : 207
      flut5          : 131
       lut5          : 96
        lut          : 96
       ff            : 56
        DFFSRE       : 56
      soft_adder     : 76
       adder         : 76
        lut4         : 19
         lut         : 19
        adder_carry  : 76

# Create Device
## Build Device Grid
FPGA sized to 106 x 77: 8162 grid tiles (104x75)

Resource usage...
	Netlist
		61	blocks of type: io
	Architecture
		2080	blocks of type: io_top
		1500	blocks of type: io_right
		2080	blocks of type: io_bottom
		1500	blocks of type: io_left
	Netlist
		16	blocks of type: clb
	Architecture
		5352	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		408	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		204	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.9 MiB, delta_rss +0.0 MiB)
Warning 146: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 200
Y-direction routing channel width is 200
Warning 147: Sized nonsensical R=0 transistor to minimum width
Warning 148: Sized nonsensical R=0 transistor to minimum width
Warning 149: Sized nonsensical R=0 transistor to minimum width
Warning 150: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.97 seconds (max_rss 1108.4 MiB, delta_rss +1048.5 MiB)
  RR Graph Nodes: 2343656
  RR Graph Edges: 17276490
# Create Device took 21.33 seconds (max_rss 1108.4 MiB, delta_rss +1048.5 MiB)

# Load Placement
Reading read_netlist_blif_accumulator_post_synth.place.

Successfully read read_netlist_blif_accumulator_post_synth.place.

# Load Placement took 0.09 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 94.99 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 151: Found no more sample locations for SOURCE in io_top
Warning 152: Found no more sample locations for OPIN in io_top
Warning 153: Found no more sample locations for SOURCE in io_right
Warning 154: Found no more sample locations for OPIN in io_right
Warning 155: Found no more sample locations for SOURCE in io_bottom
Warning 156: Found no more sample locations for OPIN in io_bottom
Warning 157: Found no more sample locations for SOURCE in io_left
Warning 158: Found no more sample locations for OPIN in io_left
Warning 159: Found no more sample locations for SOURCE in clb
Warning 160: Found no more sample locations for OPIN in clb
Warning 161: Found no more sample locations for SOURCE in dsp
Warning 162: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.27 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 95.26 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 43 ( 13.6%) |**********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3) 21 (  6.6%) |***********
[      0.3:      0.4) 14 (  4.4%) |*******
[      0.4:      0.5)  6 (  1.9%) |***
[      0.5:      0.6) 49 ( 15.5%) |*************************
[      0.6:      0.7) 32 ( 10.1%) |****************
[      0.7:      0.8) 30 (  9.5%) |***************
[      0.8:      0.9) 26 (  8.2%) |*************
[      0.9:        1) 95 ( 30.1%) |************************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   60987     199     307     134 ( 0.006%)    3555 ( 0.1%)    9.273     -481.8     -9.273      0.000      0.000      N/A
   2    0.0     0.5    1   47754     128     225      66 ( 0.003%)    3568 ( 0.1%)    9.273     -479.0     -9.273      0.000      0.000      N/A
   3    0.0     0.6    1   32453      98     165      69 ( 0.003%)    3588 ( 0.1%)    9.273     -480.6     -9.273      0.000      0.000      N/A
   4    0.0     0.8    0   26544      82     143      45 ( 0.002%)    3579 ( 0.1%)    9.273     -482.0     -9.273      0.000      0.000      N/A
   5    0.0     1.1    0   22579      70     126      37 ( 0.002%)    3614 ( 0.1%)    9.273     -483.2     -9.273      0.000      0.000      N/A
   6    0.0     1.4    0   19914      55     107      29 ( 0.001%)    3644 ( 0.1%)    9.273     -483.5     -9.273      0.000      0.000      N/A
   7    0.0     1.9    0   20369      49      91      21 ( 0.001%)    3648 ( 0.1%)    9.273     -481.5     -9.273      0.000      0.000      N/A
   8    0.0     2.4    0   18449      37      81      16 ( 0.001%)    3687 ( 0.1%)    9.273     -482.8     -9.273      0.000      0.000      N/A
   9    0.0     3.1    1   11344      26      45      12 ( 0.001%)    3696 ( 0.1%)    9.273     -481.7     -9.273      0.000      0.000      N/A
  10    0.0     4.1    0    6720      22      41       8 ( 0.000%)    3694 ( 0.1%)    9.273     -481.8     -9.273      0.000      0.000       18
  11    0.0     5.3    0    2645      12      17       4 ( 0.000%)    3712 ( 0.1%)    9.273     -482.0     -9.273      0.000      0.000       17
  12    0.0     6.9    0    4617       9      14       3 ( 0.000%)    3723 ( 0.1%)    9.273     -481.9     -9.273      0.000      0.000       15
  13    0.0     9.0    0     597       4       4       2 ( 0.000%)    3728 ( 0.1%)    9.273     -482.2     -9.273      0.000      0.000       15
  14    0.0    11.6    0     704       3       5       1 ( 0.000%)    3730 ( 0.1%)    9.273     -482.2     -9.273      0.000      0.000       15
  15    0.0    15.1    0     865       2       5       1 ( 0.000%)    3734 ( 0.1%)    9.273     -482.2     -9.273      0.000      0.000       14
  16    0.0    19.7    0     958       1       3       0 ( 0.000%)    3727 ( 0.1%)    9.273     -482.2     -9.273      0.000      0.000       15
Restoring best routing
Critical path: 9.2731 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 43 ( 13.6%) |**********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  9 (  2.8%) |*****
[      0.3:      0.4) 26 (  8.2%) |*************
[      0.4:      0.5)  1 (  0.3%) |*
[      0.5:      0.6) 38 ( 12.0%) |*******************
[      0.6:      0.7) 42 ( 13.3%) |*********************
[      0.7:      0.8) 31 (  9.8%) |****************
[      0.8:      0.9) 30 (  9.5%) |***************
[      0.9:        1) 96 ( 30.4%) |************************************************
Router Stats: total_nets_routed: 797 total_connections_routed: 1379 total_heap_pushes: 277499 total_heap_pops: 63389
# Routing took 0.41 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.05 seconds (max_rss 1108.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 105448713
Circuit successfully routed with a channel width factor of 200.
Warning 163: Sychronization between packing and routing results is not applied due to users select to skip it


Average number of bends per net: 4.81407  Maximum # of bends: 52

Number of global nets: 1
Number of routed nets (nonglobal): 199
Wire length results (in units of 1 clb segments)...
	Total wirelength: 3727, average net length: 18.7286
	Maximum net length: 135

Wire length results in terms of physical segments...
	Total wiring segments used: 1354, average wire segments per net: 6.80402
	Maximum segments used by a net: 63
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     2 (  0.0%) |
[      0.2:      0.3)    10 (  0.1%) |
[      0.1:      0.2)    24 (  0.2%) |
[        0:      0.1) 15924 ( 99.8%) |*********************************************
Maximum routing channel utilization:      0.31 at (17,32)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      200
                         1       0   0.000      200
                         2       0   0.000      200
                         3       0   0.000      200
                         4       3   0.028      200
                         5       0   0.000      200
                         6       0   0.000      200
                         7       1   0.019      200
                         8       4   0.170      200
                         9       4   0.160      200
                        10       1   0.038      200
                        11       5   0.160      200
                        12       5   0.198      200
                        13       2   0.047      200
                        14       4   0.198      200
                        15       4   0.198      200
                        16       3   0.208      200
                        17       4   0.236      200
                        18       5   0.264      200
                        19       7   0.443      200
                        20       7   0.613      200
                        21       5   0.377      200
                        22       3   0.264      200
                        23       7   0.415      200
                        24       5   0.425      200
                        25       3   0.311      200
                        26       6   0.415      200
                        27       7   0.698      200
                        28      10   1.226      200
                        29      32   1.915      200
                        30      38   2.358      200
                        31      52   2.840      200
                        32      62   3.104      200
                        33      29   1.292      200
                        34       5   0.132      200
                        35       2   0.047      200
                        36       0   0.000      200
                        37       0   0.000      200
                        38       0   0.000      200
                        39       0   0.000      200
                        40       0   0.000      200
                        41       0   0.000      200
                        42       0   0.000      200
                        43       0   0.000      200
                        44       0   0.000      200
                        45       0   0.000      200
                        46       0   0.000      200
                        47       0   0.000      200
                        48       0   0.000      200
                        49       0   0.000      200
                        50       0   0.000      200
                        51       0   0.000      200
                        52       0   0.000      200
                        53       0   0.000      200
                        54       0   0.000      200
                        55       0   0.000      200
                        56       0   0.000      200
                        57       0   0.000      200
                        58       0   0.000      200
                        59       0   0.000      200
                        60       0   0.000      200
                        61       0   0.000      200
                        62       0   0.000      200
                        63       0   0.000      200
                        64       0   0.000      200
                        65       0   0.000      200
                        66       0   0.000      200
                        67       0   0.000      200
                        68       0   0.000      200
                        69       0   0.000      200
                        70       0   0.000      200
                        71       0   0.000      200
                        72       0   0.000      200
                        73       0   0.000      200
                        74       0   0.000      200
                        75       0   0.000      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   3.234      200
                         1       4   0.714      200
                         2       6   0.714      200
                         3       9   1.039      200
                         4       4   0.584      200
                         5       3   0.286      200
                         6       2   0.325      200
                         7       6   0.584      200
                         8       3   0.364      200
                         9       3   0.312      200
                        10       5   0.662      200
                        11       6   0.597      200
                        12      10   0.766      200
                        13       4   0.403      200
                        14       6   0.753      200
                        15      10   0.883      200
                        16      31   2.091      200
                        17      58   3.818      200
                        18      11   0.805      200
                        19      36   2.403      200
                        20      22   1.143      200
                        21       2   0.039      200
                        22       0   0.000      200
                        23       0   0.000      200
                        24       0   0.000      200
                        25       0   0.000      200
                        26       0   0.000      200
                        27       0   0.000      200
                        28       0   0.000      200
                        29       0   0.000      200
                        30       0   0.000      200
                        31       0   0.000      200
                        32       0   0.000      200
                        33       0   0.000      200
                        34       0   0.000      200
                        35       0   0.000      200
                        36       0   0.000      200
                        37       0   0.000      200
                        38       0   0.000      200
                        39       0   0.000      200
                        40       0   0.000      200
                        41       0   0.000      200
                        42       0   0.000      200
                        43       0   0.000      200
                        44       0   0.000      200
                        45       0   0.000      200
                        46       0   0.000      200
                        47       0   0.000      200
                        48       0   0.000      200
                        49       0   0.000      200
                        50       0   0.000      200
                        51       0   0.000      200
                        52       0   0.000      200
                        53       0   0.000      200
                        54       0   0.000      200
                        55       0   0.000      200
                        56       0   0.000      200
                        57       0   0.000      200
                        58       0   0.000      200
                        59       0   0.000      200
                        60       0   0.000      200
                        61       0   0.000      200
                        62       0   0.000      200
                        63       0   0.000      200
                        64       0   0.000      200
                        65       0   0.000      200
                        66       0   0.000      200
                        67       0   0.000      200
                        68       0   0.000      200
                        69       0   0.000      200
                        70       0   0.000      200
                        71       0   0.000      200
                        72       0   0.000      200
                        73       0   0.000      200
                        74       0   0.000      200
                        75       0   0.000      200
                        76       0   0.000      200
                        77       0   0.000      200
                        78       0   0.000      200
                        79       0   0.000      200
                        80       0   0.000      200
                        81       0   0.000      200
                        82       0   0.000      200
                        83       0   0.000      200
                        84       0   0.000      200
                        85       0   0.000      200
                        86       0   0.000      200
                        87       0   0.000      200
                        88       0   0.000      200
                        89       0   0.000      200
                        90       0   0.000      200
                        91       0   0.000      200
                        92       0   0.000      200
                        93       0   0.000      200
                        94       0   0.000      200
                        95       0   0.000      200
                        96       0   0.000      200
                        97       0   0.000      200
                        98       0   0.000      200
                        99       0   0.000      200
                       100       0   0.000      200
                       101       0   0.000      200
                       102       0   0.000      200
                       103       0   0.000      200
                       104       0   0.000      200

Total tracks in x-direction: 15200, in y-direction: 21000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 6.2379e+08
	Total used logic block area: 862304

Routing area (in minimum width transistor areas)...
	Total routing area: 1.17743e+08, per logic tile: 14425.7

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 316160
                                                      Y      1 315000
                                                      X      4 325280
                                                      Y      4 327600

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1    0.000791
                                            4     0.00138

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1    0.000933
                                            4      0.0011

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0     0.00173
                                 L4    1     0.00247

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.3e-10:  8.7e-10) 17 ( 17.7%) |*****************************************
[  8.7e-10:  1.3e-09) 20 ( 20.8%) |************************************************
[  1.3e-09:  1.8e-09) 18 ( 18.8%) |*******************************************
[  1.8e-09:  2.2e-09)  3 (  3.1%) |*******
[  2.2e-09:  2.7e-09)  0 (  0.0%) |
[  2.7e-09:  3.1e-09)  0 (  0.0%) |
[  3.1e-09:  3.5e-09)  0 (  0.0%) |
[  3.5e-09:    4e-09)  8 (  8.3%) |*******************
[    4e-09:  4.4e-09) 20 ( 20.8%) |************************************************
[  4.4e-09:  4.9e-09) 10 ( 10.4%) |************************

Final critical path delay (least slack): 9.2731 ns, Fmax: 107.839 MHz
Final setup Worst Negative Slack (sWNS): -9.2731 ns
Final setup Total Negative Slack (sTNS): -482.247 ns

Final setup slack histogram:
[ -9.3e-09: -8.5e-09)  8 (  8.3%) |*****************
[ -8.5e-09: -7.7e-09) 10 ( 10.4%) |*********************
[ -7.7e-09: -6.9e-09)  4 (  4.2%) |********
[ -6.9e-09: -6.1e-09)  3 (  3.1%) |******
[ -6.1e-09: -5.4e-09)  9 (  9.4%) |*******************
[ -5.4e-09: -4.6e-09) 23 ( 24.0%) |************************************************
[ -4.6e-09: -3.8e-09) 19 ( 19.8%) |****************************************
[ -3.8e-09:   -3e-09)  0 (  0.0%) |
[   -3e-09: -2.2e-09)  0 (  0.0%) |
[ -2.2e-09: -1.5e-09) 20 ( 20.8%) |******************************************

Final geomean non-virtual intra-domain period: 9.2731 ns (107.839 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 9.2731 ns (107.839 MHz)

Writing Implementation Netlist: read_netlist_blif_accumulator_post_synthesis.v
Writing Implementation Netlist: read_netlist_blif_accumulator_post_synthesis.blif
Writing Implementation SDF    : read_netlist_blif_accumulator_post_synthesis.sdf
Incr Slack updates 1 in 3.1042e-05 sec
Full Max Req/Worst Slack updates 1 in 8.131e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.7992e-05 sec
Flow timing analysis took 0.034776 seconds (0.0330739 STA, 0.00170213 slack) (18 full updates: 0 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 118.41 seconds (max_rss 1108.4 MiB)
Incr Slack updates 17 in 0.000402003 sec
Full Max Req/Worst Slack updates 2 in 1.7475e-05 sec
Incr Max Req/Worst Slack updates 15 in 0.000120973 sec
Incr Criticality updates 15 in 0.000327535 sec
Full Criticality updates 2 in 4.7685e-05 sec
