(PCB driver_cny
 (parser
  (host_cad ARES)
  (host_version 8.6 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -30.37500 -17.87500 30.37500 17.87500))
  (boundary (path signal 0.20320 -30.00000 -17.50000 30.00000 -17.50000 30.00000 17.50000
   -30.00000 17.50000 -30.00000 -17.50000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction vertical))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction horizontal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
    PS0
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "SIL-100-04_J1" (place J1 -3.83540 -12.80160 front 0))
  (component "SIL-100-03_J2" (place J2 -10.16000 11.43000 front 180))
  (component "SIL-100-03_J4" (place J4 15.24000 11.43000 front 180))
  (component DIL08_U1 (place U1 -3.81000 -3.81000 front 0))
 )
 (library
  (image "SIL-100-04_J1" (side front)
   (outline (rect TOP -2.64160 -2.64160 10.26160 3.91160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
  )
  (image "SIL-100-03_J2" (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 3.91160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
  )
  (image "SIL-100-03_J4" (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 3.91160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
  )
  (image DIL08_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 7.62000 7.62000)
   (pin PS3 (rotate 0) 5 5.08000 7.62000)
   (pin PS3 (rotate 0) 6 2.54000 7.62000)
   (pin PS3 (rotate 0) 7 0.00000 7.62000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 7.00000 0 0))
   (shape (circle I1 7.00000 0 0))
   (shape (circle I2 7.00000 0 0))
   (shape (circle I3 7.00000 0 0))
   (shape (circle I4 7.00000 0 0))
   (shape (circle I5 7.00000 0 0))
   (shape (circle I6 7.00000 0 0))
   (shape (circle I7 7.00000 0 0))
   (shape (circle I8 7.00000 0 0))
   (shape (circle I9 7.00000 0 0))
   (shape (circle I10 7.00000 0 0))
   (shape (circle I11 7.00000 0 0))
   (shape (circle I12 7.00000 0 0))
   (shape (circle I13 7.00000 0 0))
   (shape (circle I14 7.00000 0 0))
   (shape (circle BOT 7.00000 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 1.75000 0 0))
   (shape (circle I1 1.75000 0 0))
   (shape (circle I2 1.75000 0 0))
   (shape (circle I3 1.75000 0 0))
   (shape (circle I4 1.75000 0 0))
   (shape (circle I5 1.75000 0 0))
   (shape (circle I6 1.75000 0 0))
   (shape (circle I7 1.75000 0 0))
   (shape (circle I8 1.75000 0 0))
   (shape (circle I9 1.75000 0 0))
   (shape (circle I10 1.75000 0 0))
   (shape (circle I11 1.75000 0 0))
   (shape (circle I12 1.75000 0 0))
   (shape (circle I13 1.75000 0 0))
   (shape (circle I14 1.75000 0 0))
   (shape (circle BOT 1.75000 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 1.75000 0 0))
   (shape (circle I1 1.75000 0 0))
   (shape (circle I2 1.75000 0 0))
   (shape (circle I3 1.75000 0 0))
   (shape (circle I4 1.75000 0 0))
   (shape (circle I5 1.75000 0 0))
   (shape (circle I6 1.75000 0 0))
   (shape (circle I7 1.75000 0 0))
   (shape (circle I8 1.75000 0 0))
   (shape (circle I9 1.75000 0 0))
   (shape (circle I10 1.75000 0 0))
   (shape (circle I11 1.75000 0 0))
   (shape (circle I12 1.75000 0 0))
   (shape (circle I13 1.75000 0 0))
   (shape (circle I14 1.75000 0 0))
   (shape (circle BOT 1.75000 0 0))
  )
 )
 (network
  (net "#00004"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1)
  )
  (net "#00005"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-1 U1-2)
  )
  (net "#00006"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-2)
  )
  (net "#00009"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5)
  )
  (net "#00010"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J4-1 U1-4)
  )
  (net "#00011"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J4-2)
  )
  (net "#00014"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00016"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BORDE_FI"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1 U1-0)
  )
  (net "BORDE_RI"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-0 U1-6)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-3 U1-3)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-2 J2-0 J4-0 U1-7)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.50000)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00004"
   "#00005"
   "#00006"
   "#00009"
   "#00010"
   "#00011"
   "#00014"
   "#00016"
   "BORDE_FI"
   "BORDE_RI"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.50000)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
  (via PS0 -22.50000 5.00000 (net "GND") (type protect))
  (via PS0 -22.50000 -10.00000 (net "GND") (type protect))
  (via PS0 23.00000 -10.00000 (net "GND") (type protect))
  (via PS0 23.00000 5.00000 (net "GND") (type protect))
 )
)
