// Seed: 481152711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_6 = 1;
  always id_3 <= 1;
  assign id_5 = 1;
  always @(posedge 1) id_4 = 1;
  assign id_5 = 1 & id_4;
  defparam id_7 = 1, id_8 = 1'b0;
  logic id_9;
endmodule
parameter id_1 = id_1;
`define pp_2 0
