\hypertarget{union__hw__aips__pacrc}{}\section{\+\_\+hw\+\_\+aips\+\_\+pacrc Union Reference}
\label{union__hw__aips__pacrc}\index{\+\_\+hw\+\_\+aips\+\_\+pacrc@{\+\_\+hw\+\_\+aips\+\_\+pacrc}}


H\+W\+\_\+\+A\+I\+P\+S\+\_\+\+P\+A\+C\+RC -\/ Peripheral Access Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+aips.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields}{\+\_\+hw\+\_\+aips\+\_\+pacrc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__aips__pacrc_a6152eff59143b9f1fe636ab506d9ce19}{}\label{union__hw__aips__pacrc_a6152eff59143b9f1fe636ab506d9ce19}

\item 
struct \hyperlink{struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields}{\+\_\+hw\+\_\+aips\+\_\+pacrc\+::\+\_\+hw\+\_\+aips\+\_\+pacrc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__aips__pacrc_a79970936d795677b3e8c0a6693f79279}{}\label{union__hw__aips__pacrc_a79970936d795677b3e8c0a6693f79279}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+I\+P\+S\+\_\+\+P\+A\+C\+RC -\/ Peripheral Access Control Register (RW) 

Reset value\+: 0x00000000U

Each P\+A\+CR register consists of eight 4-\/bit P\+A\+CR fields. Each P\+A\+CR field defines the access levels for a particular peripheral. The mapping between a peripheral and its P\+A\+CR field is shown in the table below. The peripheral assignment to each P\+A\+CR is defined by the memory map slot that the peripheral is assigned to. See this chip\textquotesingle{}s memory map for the assignment of a particular peripheral. The following table shows the location of each peripheral slot\textquotesingle{}s P\+A\+CR field in the P\+A\+CR registers. Offset Register \mbox{[}31\+:28\mbox{]} \mbox{[}27\+:24\mbox{]} \mbox{[}23\+:20\mbox{]} \mbox{[}19\+:16\mbox{]} \mbox{[}15\+:12\mbox{]} \mbox{[}11\+:8\mbox{]} \mbox{[}7\+:4\mbox{]} \mbox{[}3\+:0\mbox{]} 0x20 P\+A\+C\+RA P\+A\+C\+R0 P\+A\+C\+R1 P\+A\+C\+R2 P\+A\+C\+R3 P\+A\+C\+R4 P\+A\+C\+R5 P\+A\+C\+R6 P\+A\+C\+R7 0x24 P\+A\+C\+RB P\+A\+C\+R8 P\+A\+C\+R9 P\+A\+C\+R10 P\+A\+C\+R11 P\+A\+C\+R12 P\+A\+C\+R13 P\+A\+C\+R14 P\+A\+C\+R15 0x28 P\+A\+C\+RC P\+A\+C\+R16 P\+A\+C\+R17 P\+A\+C\+R18 P\+A\+C\+R19 P\+A\+C\+R20 P\+A\+C\+R21 P\+A\+C\+R22 P\+A\+C\+R23 0x2C P\+A\+C\+RD P\+A\+C\+R24 P\+A\+C\+R25 P\+A\+C\+R26 P\+A\+C\+R27 P\+A\+C\+R28 P\+A\+C\+R29 P\+A\+C\+R30 P\+A\+C\+R31 0x30 Reserved 0x34 Reserved 0x38 Reserved 0x3C Reserved 0x40 P\+A\+C\+RE P\+A\+C\+R32 P\+A\+C\+R33 P\+A\+C\+R34 P\+A\+C\+R35 P\+A\+C\+R36 P\+A\+C\+R37 P\+A\+C\+R38 P\+A\+C\+R39 0x44 P\+A\+C\+RF P\+A\+C\+R40 P\+A\+C\+R41 P\+A\+C\+R42 P\+A\+C\+R43 P\+A\+C\+R44 P\+A\+C\+R45 P\+A\+C\+R46 P\+A\+C\+R47 0x48 P\+A\+C\+RG P\+A\+C\+R48 P\+A\+C\+R49 P\+A\+C\+R50 P\+A\+C\+R51 P\+A\+C\+R52 P\+A\+C\+R53 P\+A\+C\+R54 P\+A\+C\+R55 0x4C P\+A\+C\+RH P\+A\+C\+R56 P\+A\+C\+R57 P\+A\+C\+R58 P\+A\+C\+R59 P\+A\+C\+R60 P\+A\+C\+R61 P\+A\+C\+R62 P\+A\+C\+R63 0x50 P\+A\+C\+RI P\+A\+C\+R64 P\+A\+C\+R65 P\+A\+C\+R66 P\+A\+C\+R67 P\+A\+C\+R68 P\+A\+C\+R69 P\+A\+C\+R70 P\+A\+C\+R71 0x54 P\+A\+C\+RJ P\+A\+C\+R72 P\+A\+C\+R73 P\+A\+C\+R74 P\+A\+C\+R75 P\+A\+C\+R76 P\+A\+C\+R77 P\+A\+C\+R78 P\+A\+C\+R79 0x58 P\+A\+C\+RK P\+A\+C\+R80 P\+A\+C\+R81 P\+A\+C\+R82 P\+A\+C\+R83 P\+A\+C\+R84 P\+A\+C\+R85 P\+A\+C\+R86 P\+A\+C\+R87 0x5C P\+A\+C\+RL P\+A\+C\+R88 P\+A\+C\+R89 P\+A\+C\+R90 P\+A\+C\+R91 P\+A\+C\+R92 P\+A\+C\+R93 P\+A\+C\+R94 P\+A\+C\+R95 0x60 P\+A\+C\+RM P\+A\+C\+R96 P\+A\+C\+R97 P\+A\+C\+R98 P\+A\+C\+R99 P\+A\+C\+R100 P\+A\+C\+R101 P\+A\+C\+R102 P\+A\+C\+R103 0x64 P\+A\+C\+RN P\+A\+C\+R104 P\+A\+C\+R105 P\+A\+C\+R106 P\+A\+C\+R107 P\+A\+C\+R108 P\+A\+C\+R109 P\+A\+C\+R110 P\+A\+C\+R111 0x68 P\+A\+C\+RO P\+A\+C\+R112 P\+A\+C\+R113 P\+A\+C\+R114 P\+A\+C\+R115 P\+A\+C\+R116 P\+A\+C\+R117 P\+A\+C\+R118 P\+A\+C\+R119 0x6C P\+A\+C\+RP P\+A\+C\+R120 P\+A\+C\+R121 P\+A\+C\+R122 P\+A\+C\+R123 P\+A\+C\+R124 P\+A\+C\+R125 P\+A\+C\+R126 P\+A\+C\+R127 0x80 P\+A\+C\+RU P\+A\+CR G\+B\+L0 P\+A\+CR G\+B\+L1 Reserved The register field descriptions for P\+A\+CR A-\/D, which control peripheral slots 0-\/31, are shown below. The following section, P\+A\+C\+R\+Peripheral Access Control Register , shows the register field descriptions for P\+A\+CR E-\/P. All P\+A\+CR registers are identical. They are divided into two sections because they occupy two non-\/contiguous address spaces. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+aips.\+h\end{DoxyCompactItemize}
