
batteryCharge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bbc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003c7c  08003c7c  00004c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cac  08003cac  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003cac  08003cac  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003cac  08003cac  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cac  08003cac  00004cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003cb0  08003cb0  00004cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003cb4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  2000000c  08003cc0  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08003cc0  0000514c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cce7  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e0d  00000000  00000000  00011d1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  00013b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b38  00000000  00000000  00014968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000190cb  00000000  00000000  000154a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000110bf  00000000  00000000  0002e56b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000939d5  00000000  00000000  0003f62a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2fff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034b0  00000000  00000000  000d3044  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000d64f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003c64 	.word	0x08003c64

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003c64 	.word	0x08003c64

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_dmul>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	4657      	mov	r7, sl
 8000224:	46de      	mov	lr, fp
 8000226:	464e      	mov	r6, r9
 8000228:	4645      	mov	r5, r8
 800022a:	b5e0      	push	{r5, r6, r7, lr}
 800022c:	001f      	movs	r7, r3
 800022e:	030b      	lsls	r3, r1, #12
 8000230:	0b1b      	lsrs	r3, r3, #12
 8000232:	0016      	movs	r6, r2
 8000234:	469a      	mov	sl, r3
 8000236:	0fca      	lsrs	r2, r1, #31
 8000238:	004b      	lsls	r3, r1, #1
 800023a:	0004      	movs	r4, r0
 800023c:	4693      	mov	fp, r2
 800023e:	b087      	sub	sp, #28
 8000240:	0d5b      	lsrs	r3, r3, #21
 8000242:	d100      	bne.n	8000246 <__aeabi_dmul+0x26>
 8000244:	e0d5      	b.n	80003f2 <__aeabi_dmul+0x1d2>
 8000246:	4abb      	ldr	r2, [pc, #748]	@ (8000534 <__aeabi_dmul+0x314>)
 8000248:	4293      	cmp	r3, r2
 800024a:	d100      	bne.n	800024e <__aeabi_dmul+0x2e>
 800024c:	e0f8      	b.n	8000440 <__aeabi_dmul+0x220>
 800024e:	4651      	mov	r1, sl
 8000250:	0f42      	lsrs	r2, r0, #29
 8000252:	00c9      	lsls	r1, r1, #3
 8000254:	430a      	orrs	r2, r1
 8000256:	2180      	movs	r1, #128	@ 0x80
 8000258:	0409      	lsls	r1, r1, #16
 800025a:	4311      	orrs	r1, r2
 800025c:	00c2      	lsls	r2, r0, #3
 800025e:	4691      	mov	r9, r2
 8000260:	4ab5      	ldr	r2, [pc, #724]	@ (8000538 <__aeabi_dmul+0x318>)
 8000262:	468a      	mov	sl, r1
 8000264:	189d      	adds	r5, r3, r2
 8000266:	2300      	movs	r3, #0
 8000268:	4698      	mov	r8, r3
 800026a:	9302      	str	r3, [sp, #8]
 800026c:	033c      	lsls	r4, r7, #12
 800026e:	007b      	lsls	r3, r7, #1
 8000270:	0ffa      	lsrs	r2, r7, #31
 8000272:	0030      	movs	r0, r6
 8000274:	0b24      	lsrs	r4, r4, #12
 8000276:	0d5b      	lsrs	r3, r3, #21
 8000278:	9200      	str	r2, [sp, #0]
 800027a:	d100      	bne.n	800027e <__aeabi_dmul+0x5e>
 800027c:	e096      	b.n	80003ac <__aeabi_dmul+0x18c>
 800027e:	4aad      	ldr	r2, [pc, #692]	@ (8000534 <__aeabi_dmul+0x314>)
 8000280:	4293      	cmp	r3, r2
 8000282:	d031      	beq.n	80002e8 <__aeabi_dmul+0xc8>
 8000284:	0f72      	lsrs	r2, r6, #29
 8000286:	00e4      	lsls	r4, r4, #3
 8000288:	4322      	orrs	r2, r4
 800028a:	2480      	movs	r4, #128	@ 0x80
 800028c:	0424      	lsls	r4, r4, #16
 800028e:	4314      	orrs	r4, r2
 8000290:	4aa9      	ldr	r2, [pc, #676]	@ (8000538 <__aeabi_dmul+0x318>)
 8000292:	00f0      	lsls	r0, r6, #3
 8000294:	4694      	mov	ip, r2
 8000296:	4463      	add	r3, ip
 8000298:	195b      	adds	r3, r3, r5
 800029a:	1c5a      	adds	r2, r3, #1
 800029c:	9201      	str	r2, [sp, #4]
 800029e:	4642      	mov	r2, r8
 80002a0:	2600      	movs	r6, #0
 80002a2:	2a0a      	cmp	r2, #10
 80002a4:	dc42      	bgt.n	800032c <__aeabi_dmul+0x10c>
 80002a6:	465a      	mov	r2, fp
 80002a8:	9900      	ldr	r1, [sp, #0]
 80002aa:	404a      	eors	r2, r1
 80002ac:	4693      	mov	fp, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	2a02      	cmp	r2, #2
 80002b2:	dc32      	bgt.n	800031a <__aeabi_dmul+0xfa>
 80002b4:	3a01      	subs	r2, #1
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	d900      	bls.n	80002bc <__aeabi_dmul+0x9c>
 80002ba:	e149      	b.n	8000550 <__aeabi_dmul+0x330>
 80002bc:	2e02      	cmp	r6, #2
 80002be:	d100      	bne.n	80002c2 <__aeabi_dmul+0xa2>
 80002c0:	e0ca      	b.n	8000458 <__aeabi_dmul+0x238>
 80002c2:	2e01      	cmp	r6, #1
 80002c4:	d13d      	bne.n	8000342 <__aeabi_dmul+0x122>
 80002c6:	2300      	movs	r3, #0
 80002c8:	2400      	movs	r4, #0
 80002ca:	2200      	movs	r2, #0
 80002cc:	0010      	movs	r0, r2
 80002ce:	465a      	mov	r2, fp
 80002d0:	051b      	lsls	r3, r3, #20
 80002d2:	4323      	orrs	r3, r4
 80002d4:	07d2      	lsls	r2, r2, #31
 80002d6:	4313      	orrs	r3, r2
 80002d8:	0019      	movs	r1, r3
 80002da:	b007      	add	sp, #28
 80002dc:	bcf0      	pop	{r4, r5, r6, r7}
 80002de:	46bb      	mov	fp, r7
 80002e0:	46b2      	mov	sl, r6
 80002e2:	46a9      	mov	r9, r5
 80002e4:	46a0      	mov	r8, r4
 80002e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002e8:	4b92      	ldr	r3, [pc, #584]	@ (8000534 <__aeabi_dmul+0x314>)
 80002ea:	4326      	orrs	r6, r4
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	d100      	bne.n	80002f4 <__aeabi_dmul+0xd4>
 80002f2:	e0bb      	b.n	800046c <__aeabi_dmul+0x24c>
 80002f4:	2203      	movs	r2, #3
 80002f6:	4641      	mov	r1, r8
 80002f8:	4311      	orrs	r1, r2
 80002fa:	465a      	mov	r2, fp
 80002fc:	4688      	mov	r8, r1
 80002fe:	9900      	ldr	r1, [sp, #0]
 8000300:	404a      	eors	r2, r1
 8000302:	2180      	movs	r1, #128	@ 0x80
 8000304:	0109      	lsls	r1, r1, #4
 8000306:	468c      	mov	ip, r1
 8000308:	0029      	movs	r1, r5
 800030a:	4461      	add	r1, ip
 800030c:	9101      	str	r1, [sp, #4]
 800030e:	4641      	mov	r1, r8
 8000310:	290a      	cmp	r1, #10
 8000312:	dd00      	ble.n	8000316 <__aeabi_dmul+0xf6>
 8000314:	e233      	b.n	800077e <__aeabi_dmul+0x55e>
 8000316:	4693      	mov	fp, r2
 8000318:	2603      	movs	r6, #3
 800031a:	4642      	mov	r2, r8
 800031c:	2701      	movs	r7, #1
 800031e:	4097      	lsls	r7, r2
 8000320:	21a6      	movs	r1, #166	@ 0xa6
 8000322:	003a      	movs	r2, r7
 8000324:	00c9      	lsls	r1, r1, #3
 8000326:	400a      	ands	r2, r1
 8000328:	420f      	tst	r7, r1
 800032a:	d031      	beq.n	8000390 <__aeabi_dmul+0x170>
 800032c:	9e02      	ldr	r6, [sp, #8]
 800032e:	2e02      	cmp	r6, #2
 8000330:	d100      	bne.n	8000334 <__aeabi_dmul+0x114>
 8000332:	e235      	b.n	80007a0 <__aeabi_dmul+0x580>
 8000334:	2e03      	cmp	r6, #3
 8000336:	d100      	bne.n	800033a <__aeabi_dmul+0x11a>
 8000338:	e1d2      	b.n	80006e0 <__aeabi_dmul+0x4c0>
 800033a:	4654      	mov	r4, sl
 800033c:	4648      	mov	r0, r9
 800033e:	2e01      	cmp	r6, #1
 8000340:	d0c1      	beq.n	80002c6 <__aeabi_dmul+0xa6>
 8000342:	9a01      	ldr	r2, [sp, #4]
 8000344:	4b7d      	ldr	r3, [pc, #500]	@ (800053c <__aeabi_dmul+0x31c>)
 8000346:	4694      	mov	ip, r2
 8000348:	4463      	add	r3, ip
 800034a:	2b00      	cmp	r3, #0
 800034c:	dc00      	bgt.n	8000350 <__aeabi_dmul+0x130>
 800034e:	e0c0      	b.n	80004d2 <__aeabi_dmul+0x2b2>
 8000350:	0742      	lsls	r2, r0, #29
 8000352:	d009      	beq.n	8000368 <__aeabi_dmul+0x148>
 8000354:	220f      	movs	r2, #15
 8000356:	4002      	ands	r2, r0
 8000358:	2a04      	cmp	r2, #4
 800035a:	d005      	beq.n	8000368 <__aeabi_dmul+0x148>
 800035c:	1d02      	adds	r2, r0, #4
 800035e:	4282      	cmp	r2, r0
 8000360:	4180      	sbcs	r0, r0
 8000362:	4240      	negs	r0, r0
 8000364:	1824      	adds	r4, r4, r0
 8000366:	0010      	movs	r0, r2
 8000368:	01e2      	lsls	r2, r4, #7
 800036a:	d506      	bpl.n	800037a <__aeabi_dmul+0x15a>
 800036c:	4b74      	ldr	r3, [pc, #464]	@ (8000540 <__aeabi_dmul+0x320>)
 800036e:	9a01      	ldr	r2, [sp, #4]
 8000370:	401c      	ands	r4, r3
 8000372:	2380      	movs	r3, #128	@ 0x80
 8000374:	4694      	mov	ip, r2
 8000376:	00db      	lsls	r3, r3, #3
 8000378:	4463      	add	r3, ip
 800037a:	4a72      	ldr	r2, [pc, #456]	@ (8000544 <__aeabi_dmul+0x324>)
 800037c:	4293      	cmp	r3, r2
 800037e:	dc6b      	bgt.n	8000458 <__aeabi_dmul+0x238>
 8000380:	0762      	lsls	r2, r4, #29
 8000382:	08c0      	lsrs	r0, r0, #3
 8000384:	0264      	lsls	r4, r4, #9
 8000386:	055b      	lsls	r3, r3, #21
 8000388:	4302      	orrs	r2, r0
 800038a:	0b24      	lsrs	r4, r4, #12
 800038c:	0d5b      	lsrs	r3, r3, #21
 800038e:	e79d      	b.n	80002cc <__aeabi_dmul+0xac>
 8000390:	2190      	movs	r1, #144	@ 0x90
 8000392:	0089      	lsls	r1, r1, #2
 8000394:	420f      	tst	r7, r1
 8000396:	d163      	bne.n	8000460 <__aeabi_dmul+0x240>
 8000398:	2288      	movs	r2, #136	@ 0x88
 800039a:	423a      	tst	r2, r7
 800039c:	d100      	bne.n	80003a0 <__aeabi_dmul+0x180>
 800039e:	e0d7      	b.n	8000550 <__aeabi_dmul+0x330>
 80003a0:	9b00      	ldr	r3, [sp, #0]
 80003a2:	46a2      	mov	sl, r4
 80003a4:	469b      	mov	fp, r3
 80003a6:	4681      	mov	r9, r0
 80003a8:	9602      	str	r6, [sp, #8]
 80003aa:	e7bf      	b.n	800032c <__aeabi_dmul+0x10c>
 80003ac:	0023      	movs	r3, r4
 80003ae:	4333      	orrs	r3, r6
 80003b0:	d100      	bne.n	80003b4 <__aeabi_dmul+0x194>
 80003b2:	e07f      	b.n	80004b4 <__aeabi_dmul+0x294>
 80003b4:	2c00      	cmp	r4, #0
 80003b6:	d100      	bne.n	80003ba <__aeabi_dmul+0x19a>
 80003b8:	e1ad      	b.n	8000716 <__aeabi_dmul+0x4f6>
 80003ba:	0020      	movs	r0, r4
 80003bc:	f000 faaa 	bl	8000914 <__clzsi2>
 80003c0:	0002      	movs	r2, r0
 80003c2:	0003      	movs	r3, r0
 80003c4:	3a0b      	subs	r2, #11
 80003c6:	201d      	movs	r0, #29
 80003c8:	0019      	movs	r1, r3
 80003ca:	1a82      	subs	r2, r0, r2
 80003cc:	0030      	movs	r0, r6
 80003ce:	3908      	subs	r1, #8
 80003d0:	40d0      	lsrs	r0, r2
 80003d2:	408c      	lsls	r4, r1
 80003d4:	4304      	orrs	r4, r0
 80003d6:	0030      	movs	r0, r6
 80003d8:	4088      	lsls	r0, r1
 80003da:	4a5b      	ldr	r2, [pc, #364]	@ (8000548 <__aeabi_dmul+0x328>)
 80003dc:	1aeb      	subs	r3, r5, r3
 80003de:	4694      	mov	ip, r2
 80003e0:	4463      	add	r3, ip
 80003e2:	1c5a      	adds	r2, r3, #1
 80003e4:	9201      	str	r2, [sp, #4]
 80003e6:	4642      	mov	r2, r8
 80003e8:	2600      	movs	r6, #0
 80003ea:	2a0a      	cmp	r2, #10
 80003ec:	dc00      	bgt.n	80003f0 <__aeabi_dmul+0x1d0>
 80003ee:	e75a      	b.n	80002a6 <__aeabi_dmul+0x86>
 80003f0:	e79c      	b.n	800032c <__aeabi_dmul+0x10c>
 80003f2:	4653      	mov	r3, sl
 80003f4:	4303      	orrs	r3, r0
 80003f6:	4699      	mov	r9, r3
 80003f8:	d054      	beq.n	80004a4 <__aeabi_dmul+0x284>
 80003fa:	4653      	mov	r3, sl
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_dmul+0x1e2>
 8000400:	e177      	b.n	80006f2 <__aeabi_dmul+0x4d2>
 8000402:	4650      	mov	r0, sl
 8000404:	f000 fa86 	bl	8000914 <__clzsi2>
 8000408:	230b      	movs	r3, #11
 800040a:	425b      	negs	r3, r3
 800040c:	469c      	mov	ip, r3
 800040e:	0002      	movs	r2, r0
 8000410:	4484      	add	ip, r0
 8000412:	0011      	movs	r1, r2
 8000414:	4650      	mov	r0, sl
 8000416:	3908      	subs	r1, #8
 8000418:	4088      	lsls	r0, r1
 800041a:	231d      	movs	r3, #29
 800041c:	4680      	mov	r8, r0
 800041e:	4660      	mov	r0, ip
 8000420:	1a1b      	subs	r3, r3, r0
 8000422:	0020      	movs	r0, r4
 8000424:	40d8      	lsrs	r0, r3
 8000426:	0003      	movs	r3, r0
 8000428:	4640      	mov	r0, r8
 800042a:	4303      	orrs	r3, r0
 800042c:	469a      	mov	sl, r3
 800042e:	0023      	movs	r3, r4
 8000430:	408b      	lsls	r3, r1
 8000432:	4699      	mov	r9, r3
 8000434:	2300      	movs	r3, #0
 8000436:	4d44      	ldr	r5, [pc, #272]	@ (8000548 <__aeabi_dmul+0x328>)
 8000438:	4698      	mov	r8, r3
 800043a:	1aad      	subs	r5, r5, r2
 800043c:	9302      	str	r3, [sp, #8]
 800043e:	e715      	b.n	800026c <__aeabi_dmul+0x4c>
 8000440:	4652      	mov	r2, sl
 8000442:	4302      	orrs	r2, r0
 8000444:	4691      	mov	r9, r2
 8000446:	d126      	bne.n	8000496 <__aeabi_dmul+0x276>
 8000448:	2200      	movs	r2, #0
 800044a:	001d      	movs	r5, r3
 800044c:	2302      	movs	r3, #2
 800044e:	4692      	mov	sl, r2
 8000450:	3208      	adds	r2, #8
 8000452:	4690      	mov	r8, r2
 8000454:	9302      	str	r3, [sp, #8]
 8000456:	e709      	b.n	800026c <__aeabi_dmul+0x4c>
 8000458:	2400      	movs	r4, #0
 800045a:	2200      	movs	r2, #0
 800045c:	4b35      	ldr	r3, [pc, #212]	@ (8000534 <__aeabi_dmul+0x314>)
 800045e:	e735      	b.n	80002cc <__aeabi_dmul+0xac>
 8000460:	2300      	movs	r3, #0
 8000462:	2480      	movs	r4, #128	@ 0x80
 8000464:	469b      	mov	fp, r3
 8000466:	0324      	lsls	r4, r4, #12
 8000468:	4b32      	ldr	r3, [pc, #200]	@ (8000534 <__aeabi_dmul+0x314>)
 800046a:	e72f      	b.n	80002cc <__aeabi_dmul+0xac>
 800046c:	2202      	movs	r2, #2
 800046e:	4641      	mov	r1, r8
 8000470:	4311      	orrs	r1, r2
 8000472:	2280      	movs	r2, #128	@ 0x80
 8000474:	0112      	lsls	r2, r2, #4
 8000476:	4694      	mov	ip, r2
 8000478:	002a      	movs	r2, r5
 800047a:	4462      	add	r2, ip
 800047c:	4688      	mov	r8, r1
 800047e:	9201      	str	r2, [sp, #4]
 8000480:	290a      	cmp	r1, #10
 8000482:	dd00      	ble.n	8000486 <__aeabi_dmul+0x266>
 8000484:	e752      	b.n	800032c <__aeabi_dmul+0x10c>
 8000486:	465a      	mov	r2, fp
 8000488:	2000      	movs	r0, #0
 800048a:	9900      	ldr	r1, [sp, #0]
 800048c:	0004      	movs	r4, r0
 800048e:	404a      	eors	r2, r1
 8000490:	4693      	mov	fp, r2
 8000492:	2602      	movs	r6, #2
 8000494:	e70b      	b.n	80002ae <__aeabi_dmul+0x8e>
 8000496:	220c      	movs	r2, #12
 8000498:	001d      	movs	r5, r3
 800049a:	2303      	movs	r3, #3
 800049c:	4681      	mov	r9, r0
 800049e:	4690      	mov	r8, r2
 80004a0:	9302      	str	r3, [sp, #8]
 80004a2:	e6e3      	b.n	800026c <__aeabi_dmul+0x4c>
 80004a4:	2300      	movs	r3, #0
 80004a6:	469a      	mov	sl, r3
 80004a8:	3304      	adds	r3, #4
 80004aa:	4698      	mov	r8, r3
 80004ac:	3b03      	subs	r3, #3
 80004ae:	2500      	movs	r5, #0
 80004b0:	9302      	str	r3, [sp, #8]
 80004b2:	e6db      	b.n	800026c <__aeabi_dmul+0x4c>
 80004b4:	4642      	mov	r2, r8
 80004b6:	3301      	adds	r3, #1
 80004b8:	431a      	orrs	r2, r3
 80004ba:	002b      	movs	r3, r5
 80004bc:	4690      	mov	r8, r2
 80004be:	1c5a      	adds	r2, r3, #1
 80004c0:	9201      	str	r2, [sp, #4]
 80004c2:	4642      	mov	r2, r8
 80004c4:	2400      	movs	r4, #0
 80004c6:	2000      	movs	r0, #0
 80004c8:	2601      	movs	r6, #1
 80004ca:	2a0a      	cmp	r2, #10
 80004cc:	dc00      	bgt.n	80004d0 <__aeabi_dmul+0x2b0>
 80004ce:	e6ea      	b.n	80002a6 <__aeabi_dmul+0x86>
 80004d0:	e72c      	b.n	800032c <__aeabi_dmul+0x10c>
 80004d2:	2201      	movs	r2, #1
 80004d4:	1ad2      	subs	r2, r2, r3
 80004d6:	2a38      	cmp	r2, #56	@ 0x38
 80004d8:	dd00      	ble.n	80004dc <__aeabi_dmul+0x2bc>
 80004da:	e6f4      	b.n	80002c6 <__aeabi_dmul+0xa6>
 80004dc:	2a1f      	cmp	r2, #31
 80004de:	dc00      	bgt.n	80004e2 <__aeabi_dmul+0x2c2>
 80004e0:	e12a      	b.n	8000738 <__aeabi_dmul+0x518>
 80004e2:	211f      	movs	r1, #31
 80004e4:	4249      	negs	r1, r1
 80004e6:	1acb      	subs	r3, r1, r3
 80004e8:	0021      	movs	r1, r4
 80004ea:	40d9      	lsrs	r1, r3
 80004ec:	000b      	movs	r3, r1
 80004ee:	2a20      	cmp	r2, #32
 80004f0:	d005      	beq.n	80004fe <__aeabi_dmul+0x2de>
 80004f2:	4a16      	ldr	r2, [pc, #88]	@ (800054c <__aeabi_dmul+0x32c>)
 80004f4:	9d01      	ldr	r5, [sp, #4]
 80004f6:	4694      	mov	ip, r2
 80004f8:	4465      	add	r5, ip
 80004fa:	40ac      	lsls	r4, r5
 80004fc:	4320      	orrs	r0, r4
 80004fe:	1e42      	subs	r2, r0, #1
 8000500:	4190      	sbcs	r0, r2
 8000502:	4318      	orrs	r0, r3
 8000504:	2307      	movs	r3, #7
 8000506:	0019      	movs	r1, r3
 8000508:	2400      	movs	r4, #0
 800050a:	4001      	ands	r1, r0
 800050c:	4203      	tst	r3, r0
 800050e:	d00c      	beq.n	800052a <__aeabi_dmul+0x30a>
 8000510:	230f      	movs	r3, #15
 8000512:	4003      	ands	r3, r0
 8000514:	2b04      	cmp	r3, #4
 8000516:	d100      	bne.n	800051a <__aeabi_dmul+0x2fa>
 8000518:	e140      	b.n	800079c <__aeabi_dmul+0x57c>
 800051a:	1d03      	adds	r3, r0, #4
 800051c:	4283      	cmp	r3, r0
 800051e:	41a4      	sbcs	r4, r4
 8000520:	0018      	movs	r0, r3
 8000522:	4264      	negs	r4, r4
 8000524:	0761      	lsls	r1, r4, #29
 8000526:	0264      	lsls	r4, r4, #9
 8000528:	0b24      	lsrs	r4, r4, #12
 800052a:	08c2      	lsrs	r2, r0, #3
 800052c:	2300      	movs	r3, #0
 800052e:	430a      	orrs	r2, r1
 8000530:	e6cc      	b.n	80002cc <__aeabi_dmul+0xac>
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	000007ff 	.word	0x000007ff
 8000538:	fffffc01 	.word	0xfffffc01
 800053c:	000003ff 	.word	0x000003ff
 8000540:	feffffff 	.word	0xfeffffff
 8000544:	000007fe 	.word	0x000007fe
 8000548:	fffffc0d 	.word	0xfffffc0d
 800054c:	0000043e 	.word	0x0000043e
 8000550:	4649      	mov	r1, r9
 8000552:	464a      	mov	r2, r9
 8000554:	0409      	lsls	r1, r1, #16
 8000556:	0c09      	lsrs	r1, r1, #16
 8000558:	000d      	movs	r5, r1
 800055a:	0c16      	lsrs	r6, r2, #16
 800055c:	0c02      	lsrs	r2, r0, #16
 800055e:	0400      	lsls	r0, r0, #16
 8000560:	0c00      	lsrs	r0, r0, #16
 8000562:	4345      	muls	r5, r0
 8000564:	46ac      	mov	ip, r5
 8000566:	0005      	movs	r5, r0
 8000568:	4375      	muls	r5, r6
 800056a:	46a8      	mov	r8, r5
 800056c:	0015      	movs	r5, r2
 800056e:	000f      	movs	r7, r1
 8000570:	4375      	muls	r5, r6
 8000572:	9200      	str	r2, [sp, #0]
 8000574:	9502      	str	r5, [sp, #8]
 8000576:	002a      	movs	r2, r5
 8000578:	9d00      	ldr	r5, [sp, #0]
 800057a:	436f      	muls	r7, r5
 800057c:	4665      	mov	r5, ip
 800057e:	0c2d      	lsrs	r5, r5, #16
 8000580:	46a9      	mov	r9, r5
 8000582:	4447      	add	r7, r8
 8000584:	444f      	add	r7, r9
 8000586:	45b8      	cmp	r8, r7
 8000588:	d905      	bls.n	8000596 <__aeabi_dmul+0x376>
 800058a:	0015      	movs	r5, r2
 800058c:	2280      	movs	r2, #128	@ 0x80
 800058e:	0252      	lsls	r2, r2, #9
 8000590:	4690      	mov	r8, r2
 8000592:	4445      	add	r5, r8
 8000594:	9502      	str	r5, [sp, #8]
 8000596:	0c3d      	lsrs	r5, r7, #16
 8000598:	9503      	str	r5, [sp, #12]
 800059a:	4665      	mov	r5, ip
 800059c:	042d      	lsls	r5, r5, #16
 800059e:	043f      	lsls	r7, r7, #16
 80005a0:	0c2d      	lsrs	r5, r5, #16
 80005a2:	46ac      	mov	ip, r5
 80005a4:	003d      	movs	r5, r7
 80005a6:	4465      	add	r5, ip
 80005a8:	9504      	str	r5, [sp, #16]
 80005aa:	0c25      	lsrs	r5, r4, #16
 80005ac:	0424      	lsls	r4, r4, #16
 80005ae:	0c24      	lsrs	r4, r4, #16
 80005b0:	46ac      	mov	ip, r5
 80005b2:	0025      	movs	r5, r4
 80005b4:	4375      	muls	r5, r6
 80005b6:	46a8      	mov	r8, r5
 80005b8:	4665      	mov	r5, ip
 80005ba:	000f      	movs	r7, r1
 80005bc:	4369      	muls	r1, r5
 80005be:	4441      	add	r1, r8
 80005c0:	4689      	mov	r9, r1
 80005c2:	4367      	muls	r7, r4
 80005c4:	0c39      	lsrs	r1, r7, #16
 80005c6:	4449      	add	r1, r9
 80005c8:	436e      	muls	r6, r5
 80005ca:	4588      	cmp	r8, r1
 80005cc:	d903      	bls.n	80005d6 <__aeabi_dmul+0x3b6>
 80005ce:	2280      	movs	r2, #128	@ 0x80
 80005d0:	0252      	lsls	r2, r2, #9
 80005d2:	4690      	mov	r8, r2
 80005d4:	4446      	add	r6, r8
 80005d6:	0c0d      	lsrs	r5, r1, #16
 80005d8:	46a8      	mov	r8, r5
 80005da:	0035      	movs	r5, r6
 80005dc:	4445      	add	r5, r8
 80005de:	9505      	str	r5, [sp, #20]
 80005e0:	9d03      	ldr	r5, [sp, #12]
 80005e2:	043f      	lsls	r7, r7, #16
 80005e4:	46a8      	mov	r8, r5
 80005e6:	0c3f      	lsrs	r7, r7, #16
 80005e8:	0409      	lsls	r1, r1, #16
 80005ea:	19c9      	adds	r1, r1, r7
 80005ec:	4488      	add	r8, r1
 80005ee:	4645      	mov	r5, r8
 80005f0:	9503      	str	r5, [sp, #12]
 80005f2:	4655      	mov	r5, sl
 80005f4:	042e      	lsls	r6, r5, #16
 80005f6:	0c36      	lsrs	r6, r6, #16
 80005f8:	0c2f      	lsrs	r7, r5, #16
 80005fa:	0035      	movs	r5, r6
 80005fc:	4345      	muls	r5, r0
 80005fe:	4378      	muls	r0, r7
 8000600:	4681      	mov	r9, r0
 8000602:	0038      	movs	r0, r7
 8000604:	46a8      	mov	r8, r5
 8000606:	0c2d      	lsrs	r5, r5, #16
 8000608:	46aa      	mov	sl, r5
 800060a:	9a00      	ldr	r2, [sp, #0]
 800060c:	4350      	muls	r0, r2
 800060e:	4372      	muls	r2, r6
 8000610:	444a      	add	r2, r9
 8000612:	4452      	add	r2, sl
 8000614:	4591      	cmp	r9, r2
 8000616:	d903      	bls.n	8000620 <__aeabi_dmul+0x400>
 8000618:	2580      	movs	r5, #128	@ 0x80
 800061a:	026d      	lsls	r5, r5, #9
 800061c:	46a9      	mov	r9, r5
 800061e:	4448      	add	r0, r9
 8000620:	0c15      	lsrs	r5, r2, #16
 8000622:	46a9      	mov	r9, r5
 8000624:	4645      	mov	r5, r8
 8000626:	042d      	lsls	r5, r5, #16
 8000628:	0c2d      	lsrs	r5, r5, #16
 800062a:	46a8      	mov	r8, r5
 800062c:	4665      	mov	r5, ip
 800062e:	437d      	muls	r5, r7
 8000630:	0412      	lsls	r2, r2, #16
 8000632:	4448      	add	r0, r9
 8000634:	4490      	add	r8, r2
 8000636:	46a9      	mov	r9, r5
 8000638:	0032      	movs	r2, r6
 800063a:	4665      	mov	r5, ip
 800063c:	4362      	muls	r2, r4
 800063e:	436e      	muls	r6, r5
 8000640:	437c      	muls	r4, r7
 8000642:	0c17      	lsrs	r7, r2, #16
 8000644:	1936      	adds	r6, r6, r4
 8000646:	19bf      	adds	r7, r7, r6
 8000648:	42bc      	cmp	r4, r7
 800064a:	d903      	bls.n	8000654 <__aeabi_dmul+0x434>
 800064c:	2480      	movs	r4, #128	@ 0x80
 800064e:	0264      	lsls	r4, r4, #9
 8000650:	46a4      	mov	ip, r4
 8000652:	44e1      	add	r9, ip
 8000654:	9c02      	ldr	r4, [sp, #8]
 8000656:	9e03      	ldr	r6, [sp, #12]
 8000658:	46a4      	mov	ip, r4
 800065a:	9d05      	ldr	r5, [sp, #20]
 800065c:	4466      	add	r6, ip
 800065e:	428e      	cmp	r6, r1
 8000660:	4189      	sbcs	r1, r1
 8000662:	46ac      	mov	ip, r5
 8000664:	0412      	lsls	r2, r2, #16
 8000666:	043c      	lsls	r4, r7, #16
 8000668:	0c12      	lsrs	r2, r2, #16
 800066a:	18a2      	adds	r2, r4, r2
 800066c:	4462      	add	r2, ip
 800066e:	4249      	negs	r1, r1
 8000670:	1854      	adds	r4, r2, r1
 8000672:	4446      	add	r6, r8
 8000674:	46a4      	mov	ip, r4
 8000676:	4546      	cmp	r6, r8
 8000678:	41a4      	sbcs	r4, r4
 800067a:	4682      	mov	sl, r0
 800067c:	4264      	negs	r4, r4
 800067e:	46a0      	mov	r8, r4
 8000680:	42aa      	cmp	r2, r5
 8000682:	4192      	sbcs	r2, r2
 8000684:	458c      	cmp	ip, r1
 8000686:	4189      	sbcs	r1, r1
 8000688:	44e2      	add	sl, ip
 800068a:	44d0      	add	r8, sl
 800068c:	4249      	negs	r1, r1
 800068e:	4252      	negs	r2, r2
 8000690:	430a      	orrs	r2, r1
 8000692:	45a0      	cmp	r8, r4
 8000694:	41a4      	sbcs	r4, r4
 8000696:	4582      	cmp	sl, r0
 8000698:	4189      	sbcs	r1, r1
 800069a:	4264      	negs	r4, r4
 800069c:	4249      	negs	r1, r1
 800069e:	430c      	orrs	r4, r1
 80006a0:	4641      	mov	r1, r8
 80006a2:	0c3f      	lsrs	r7, r7, #16
 80006a4:	19d2      	adds	r2, r2, r7
 80006a6:	1912      	adds	r2, r2, r4
 80006a8:	0dcc      	lsrs	r4, r1, #23
 80006aa:	9904      	ldr	r1, [sp, #16]
 80006ac:	0270      	lsls	r0, r6, #9
 80006ae:	4308      	orrs	r0, r1
 80006b0:	1e41      	subs	r1, r0, #1
 80006b2:	4188      	sbcs	r0, r1
 80006b4:	4641      	mov	r1, r8
 80006b6:	444a      	add	r2, r9
 80006b8:	0df6      	lsrs	r6, r6, #23
 80006ba:	0252      	lsls	r2, r2, #9
 80006bc:	4330      	orrs	r0, r6
 80006be:	0249      	lsls	r1, r1, #9
 80006c0:	4314      	orrs	r4, r2
 80006c2:	4308      	orrs	r0, r1
 80006c4:	01d2      	lsls	r2, r2, #7
 80006c6:	d535      	bpl.n	8000734 <__aeabi_dmul+0x514>
 80006c8:	2201      	movs	r2, #1
 80006ca:	0843      	lsrs	r3, r0, #1
 80006cc:	4002      	ands	r2, r0
 80006ce:	4313      	orrs	r3, r2
 80006d0:	07e0      	lsls	r0, r4, #31
 80006d2:	4318      	orrs	r0, r3
 80006d4:	0864      	lsrs	r4, r4, #1
 80006d6:	e634      	b.n	8000342 <__aeabi_dmul+0x122>
 80006d8:	9b00      	ldr	r3, [sp, #0]
 80006da:	46a2      	mov	sl, r4
 80006dc:	469b      	mov	fp, r3
 80006de:	4681      	mov	r9, r0
 80006e0:	2480      	movs	r4, #128	@ 0x80
 80006e2:	4653      	mov	r3, sl
 80006e4:	0324      	lsls	r4, r4, #12
 80006e6:	431c      	orrs	r4, r3
 80006e8:	0324      	lsls	r4, r4, #12
 80006ea:	464a      	mov	r2, r9
 80006ec:	4b2e      	ldr	r3, [pc, #184]	@ (80007a8 <__aeabi_dmul+0x588>)
 80006ee:	0b24      	lsrs	r4, r4, #12
 80006f0:	e5ec      	b.n	80002cc <__aeabi_dmul+0xac>
 80006f2:	f000 f90f 	bl	8000914 <__clzsi2>
 80006f6:	2315      	movs	r3, #21
 80006f8:	469c      	mov	ip, r3
 80006fa:	4484      	add	ip, r0
 80006fc:	0002      	movs	r2, r0
 80006fe:	4663      	mov	r3, ip
 8000700:	3220      	adds	r2, #32
 8000702:	2b1c      	cmp	r3, #28
 8000704:	dc00      	bgt.n	8000708 <__aeabi_dmul+0x4e8>
 8000706:	e684      	b.n	8000412 <__aeabi_dmul+0x1f2>
 8000708:	2300      	movs	r3, #0
 800070a:	4699      	mov	r9, r3
 800070c:	0023      	movs	r3, r4
 800070e:	3808      	subs	r0, #8
 8000710:	4083      	lsls	r3, r0
 8000712:	469a      	mov	sl, r3
 8000714:	e68e      	b.n	8000434 <__aeabi_dmul+0x214>
 8000716:	f000 f8fd 	bl	8000914 <__clzsi2>
 800071a:	0002      	movs	r2, r0
 800071c:	0003      	movs	r3, r0
 800071e:	3215      	adds	r2, #21
 8000720:	3320      	adds	r3, #32
 8000722:	2a1c      	cmp	r2, #28
 8000724:	dc00      	bgt.n	8000728 <__aeabi_dmul+0x508>
 8000726:	e64e      	b.n	80003c6 <__aeabi_dmul+0x1a6>
 8000728:	0002      	movs	r2, r0
 800072a:	0034      	movs	r4, r6
 800072c:	3a08      	subs	r2, #8
 800072e:	2000      	movs	r0, #0
 8000730:	4094      	lsls	r4, r2
 8000732:	e652      	b.n	80003da <__aeabi_dmul+0x1ba>
 8000734:	9301      	str	r3, [sp, #4]
 8000736:	e604      	b.n	8000342 <__aeabi_dmul+0x122>
 8000738:	4b1c      	ldr	r3, [pc, #112]	@ (80007ac <__aeabi_dmul+0x58c>)
 800073a:	0021      	movs	r1, r4
 800073c:	469c      	mov	ip, r3
 800073e:	0003      	movs	r3, r0
 8000740:	9d01      	ldr	r5, [sp, #4]
 8000742:	40d3      	lsrs	r3, r2
 8000744:	4465      	add	r5, ip
 8000746:	40a9      	lsls	r1, r5
 8000748:	4319      	orrs	r1, r3
 800074a:	0003      	movs	r3, r0
 800074c:	40ab      	lsls	r3, r5
 800074e:	1e58      	subs	r0, r3, #1
 8000750:	4183      	sbcs	r3, r0
 8000752:	4319      	orrs	r1, r3
 8000754:	0008      	movs	r0, r1
 8000756:	40d4      	lsrs	r4, r2
 8000758:	074b      	lsls	r3, r1, #29
 800075a:	d009      	beq.n	8000770 <__aeabi_dmul+0x550>
 800075c:	230f      	movs	r3, #15
 800075e:	400b      	ands	r3, r1
 8000760:	2b04      	cmp	r3, #4
 8000762:	d005      	beq.n	8000770 <__aeabi_dmul+0x550>
 8000764:	1d0b      	adds	r3, r1, #4
 8000766:	428b      	cmp	r3, r1
 8000768:	4180      	sbcs	r0, r0
 800076a:	4240      	negs	r0, r0
 800076c:	1824      	adds	r4, r4, r0
 800076e:	0018      	movs	r0, r3
 8000770:	0223      	lsls	r3, r4, #8
 8000772:	d400      	bmi.n	8000776 <__aeabi_dmul+0x556>
 8000774:	e6d6      	b.n	8000524 <__aeabi_dmul+0x304>
 8000776:	2301      	movs	r3, #1
 8000778:	2400      	movs	r4, #0
 800077a:	2200      	movs	r2, #0
 800077c:	e5a6      	b.n	80002cc <__aeabi_dmul+0xac>
 800077e:	290f      	cmp	r1, #15
 8000780:	d1aa      	bne.n	80006d8 <__aeabi_dmul+0x4b8>
 8000782:	2380      	movs	r3, #128	@ 0x80
 8000784:	4652      	mov	r2, sl
 8000786:	031b      	lsls	r3, r3, #12
 8000788:	421a      	tst	r2, r3
 800078a:	d0a9      	beq.n	80006e0 <__aeabi_dmul+0x4c0>
 800078c:	421c      	tst	r4, r3
 800078e:	d1a7      	bne.n	80006e0 <__aeabi_dmul+0x4c0>
 8000790:	431c      	orrs	r4, r3
 8000792:	9b00      	ldr	r3, [sp, #0]
 8000794:	0002      	movs	r2, r0
 8000796:	469b      	mov	fp, r3
 8000798:	4b03      	ldr	r3, [pc, #12]	@ (80007a8 <__aeabi_dmul+0x588>)
 800079a:	e597      	b.n	80002cc <__aeabi_dmul+0xac>
 800079c:	2400      	movs	r4, #0
 800079e:	e6c1      	b.n	8000524 <__aeabi_dmul+0x304>
 80007a0:	2400      	movs	r4, #0
 80007a2:	4b01      	ldr	r3, [pc, #4]	@ (80007a8 <__aeabi_dmul+0x588>)
 80007a4:	0022      	movs	r2, r4
 80007a6:	e591      	b.n	80002cc <__aeabi_dmul+0xac>
 80007a8:	000007ff 	.word	0x000007ff
 80007ac:	0000041e 	.word	0x0000041e

080007b0 <__aeabi_i2d>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d016      	beq.n	80007e4 <__aeabi_i2d+0x34>
 80007b6:	17c3      	asrs	r3, r0, #31
 80007b8:	18c5      	adds	r5, r0, r3
 80007ba:	405d      	eors	r5, r3
 80007bc:	0fc4      	lsrs	r4, r0, #31
 80007be:	0028      	movs	r0, r5
 80007c0:	f000 f8a8 	bl	8000914 <__clzsi2>
 80007c4:	4b10      	ldr	r3, [pc, #64]	@ (8000808 <__aeabi_i2d+0x58>)
 80007c6:	1a1b      	subs	r3, r3, r0
 80007c8:	055b      	lsls	r3, r3, #21
 80007ca:	0d5b      	lsrs	r3, r3, #21
 80007cc:	280a      	cmp	r0, #10
 80007ce:	dc14      	bgt.n	80007fa <__aeabi_i2d+0x4a>
 80007d0:	0002      	movs	r2, r0
 80007d2:	002e      	movs	r6, r5
 80007d4:	3215      	adds	r2, #21
 80007d6:	4096      	lsls	r6, r2
 80007d8:	220b      	movs	r2, #11
 80007da:	1a12      	subs	r2, r2, r0
 80007dc:	40d5      	lsrs	r5, r2
 80007de:	032d      	lsls	r5, r5, #12
 80007e0:	0b2d      	lsrs	r5, r5, #12
 80007e2:	e003      	b.n	80007ec <__aeabi_i2d+0x3c>
 80007e4:	2400      	movs	r4, #0
 80007e6:	2300      	movs	r3, #0
 80007e8:	2500      	movs	r5, #0
 80007ea:	2600      	movs	r6, #0
 80007ec:	051b      	lsls	r3, r3, #20
 80007ee:	432b      	orrs	r3, r5
 80007f0:	07e4      	lsls	r4, r4, #31
 80007f2:	4323      	orrs	r3, r4
 80007f4:	0030      	movs	r0, r6
 80007f6:	0019      	movs	r1, r3
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	380b      	subs	r0, #11
 80007fc:	4085      	lsls	r5, r0
 80007fe:	032d      	lsls	r5, r5, #12
 8000800:	2600      	movs	r6, #0
 8000802:	0b2d      	lsrs	r5, r5, #12
 8000804:	e7f2      	b.n	80007ec <__aeabi_i2d+0x3c>
 8000806:	46c0      	nop			@ (mov r8, r8)
 8000808:	0000041e 	.word	0x0000041e

0800080c <__aeabi_d2f>:
 800080c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800080e:	004b      	lsls	r3, r1, #1
 8000810:	030f      	lsls	r7, r1, #12
 8000812:	0d5b      	lsrs	r3, r3, #21
 8000814:	4c3b      	ldr	r4, [pc, #236]	@ (8000904 <__aeabi_d2f+0xf8>)
 8000816:	0f45      	lsrs	r5, r0, #29
 8000818:	b083      	sub	sp, #12
 800081a:	0a7f      	lsrs	r7, r7, #9
 800081c:	1c5e      	adds	r6, r3, #1
 800081e:	432f      	orrs	r7, r5
 8000820:	9000      	str	r0, [sp, #0]
 8000822:	9101      	str	r1, [sp, #4]
 8000824:	0fca      	lsrs	r2, r1, #31
 8000826:	00c5      	lsls	r5, r0, #3
 8000828:	4226      	tst	r6, r4
 800082a:	d00b      	beq.n	8000844 <__aeabi_d2f+0x38>
 800082c:	4936      	ldr	r1, [pc, #216]	@ (8000908 <__aeabi_d2f+0xfc>)
 800082e:	185c      	adds	r4, r3, r1
 8000830:	2cfe      	cmp	r4, #254	@ 0xfe
 8000832:	dd13      	ble.n	800085c <__aeabi_d2f+0x50>
 8000834:	20ff      	movs	r0, #255	@ 0xff
 8000836:	2300      	movs	r3, #0
 8000838:	05c0      	lsls	r0, r0, #23
 800083a:	4318      	orrs	r0, r3
 800083c:	07d2      	lsls	r2, r2, #31
 800083e:	4310      	orrs	r0, r2
 8000840:	b003      	add	sp, #12
 8000842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000844:	2b00      	cmp	r3, #0
 8000846:	d102      	bne.n	800084e <__aeabi_d2f+0x42>
 8000848:	2000      	movs	r0, #0
 800084a:	2300      	movs	r3, #0
 800084c:	e7f4      	b.n	8000838 <__aeabi_d2f+0x2c>
 800084e:	433d      	orrs	r5, r7
 8000850:	d0f0      	beq.n	8000834 <__aeabi_d2f+0x28>
 8000852:	2380      	movs	r3, #128	@ 0x80
 8000854:	03db      	lsls	r3, r3, #15
 8000856:	20ff      	movs	r0, #255	@ 0xff
 8000858:	433b      	orrs	r3, r7
 800085a:	e7ed      	b.n	8000838 <__aeabi_d2f+0x2c>
 800085c:	2c00      	cmp	r4, #0
 800085e:	dd14      	ble.n	800088a <__aeabi_d2f+0x7e>
 8000860:	9b00      	ldr	r3, [sp, #0]
 8000862:	00ff      	lsls	r7, r7, #3
 8000864:	019b      	lsls	r3, r3, #6
 8000866:	1e58      	subs	r0, r3, #1
 8000868:	4183      	sbcs	r3, r0
 800086a:	0f69      	lsrs	r1, r5, #29
 800086c:	433b      	orrs	r3, r7
 800086e:	430b      	orrs	r3, r1
 8000870:	0759      	lsls	r1, r3, #29
 8000872:	d041      	beq.n	80008f8 <__aeabi_d2f+0xec>
 8000874:	210f      	movs	r1, #15
 8000876:	4019      	ands	r1, r3
 8000878:	2904      	cmp	r1, #4
 800087a:	d028      	beq.n	80008ce <__aeabi_d2f+0xc2>
 800087c:	3304      	adds	r3, #4
 800087e:	0159      	lsls	r1, r3, #5
 8000880:	d525      	bpl.n	80008ce <__aeabi_d2f+0xc2>
 8000882:	3401      	adds	r4, #1
 8000884:	2300      	movs	r3, #0
 8000886:	b2e0      	uxtb	r0, r4
 8000888:	e7d6      	b.n	8000838 <__aeabi_d2f+0x2c>
 800088a:	0021      	movs	r1, r4
 800088c:	3117      	adds	r1, #23
 800088e:	dbdb      	blt.n	8000848 <__aeabi_d2f+0x3c>
 8000890:	2180      	movs	r1, #128	@ 0x80
 8000892:	201e      	movs	r0, #30
 8000894:	0409      	lsls	r1, r1, #16
 8000896:	4339      	orrs	r1, r7
 8000898:	1b00      	subs	r0, r0, r4
 800089a:	281f      	cmp	r0, #31
 800089c:	dd1b      	ble.n	80008d6 <__aeabi_d2f+0xca>
 800089e:	2602      	movs	r6, #2
 80008a0:	4276      	negs	r6, r6
 80008a2:	1b34      	subs	r4, r6, r4
 80008a4:	000e      	movs	r6, r1
 80008a6:	40e6      	lsrs	r6, r4
 80008a8:	0034      	movs	r4, r6
 80008aa:	2820      	cmp	r0, #32
 80008ac:	d004      	beq.n	80008b8 <__aeabi_d2f+0xac>
 80008ae:	4817      	ldr	r0, [pc, #92]	@ (800090c <__aeabi_d2f+0x100>)
 80008b0:	4684      	mov	ip, r0
 80008b2:	4463      	add	r3, ip
 80008b4:	4099      	lsls	r1, r3
 80008b6:	430d      	orrs	r5, r1
 80008b8:	002b      	movs	r3, r5
 80008ba:	1e59      	subs	r1, r3, #1
 80008bc:	418b      	sbcs	r3, r1
 80008be:	4323      	orrs	r3, r4
 80008c0:	0759      	lsls	r1, r3, #29
 80008c2:	d015      	beq.n	80008f0 <__aeabi_d2f+0xe4>
 80008c4:	210f      	movs	r1, #15
 80008c6:	2400      	movs	r4, #0
 80008c8:	4019      	ands	r1, r3
 80008ca:	2904      	cmp	r1, #4
 80008cc:	d117      	bne.n	80008fe <__aeabi_d2f+0xf2>
 80008ce:	019b      	lsls	r3, r3, #6
 80008d0:	0a5b      	lsrs	r3, r3, #9
 80008d2:	b2e0      	uxtb	r0, r4
 80008d4:	e7b0      	b.n	8000838 <__aeabi_d2f+0x2c>
 80008d6:	4c0e      	ldr	r4, [pc, #56]	@ (8000910 <__aeabi_d2f+0x104>)
 80008d8:	191c      	adds	r4, r3, r4
 80008da:	002b      	movs	r3, r5
 80008dc:	40a5      	lsls	r5, r4
 80008de:	40c3      	lsrs	r3, r0
 80008e0:	40a1      	lsls	r1, r4
 80008e2:	1e68      	subs	r0, r5, #1
 80008e4:	4185      	sbcs	r5, r0
 80008e6:	4329      	orrs	r1, r5
 80008e8:	430b      	orrs	r3, r1
 80008ea:	2400      	movs	r4, #0
 80008ec:	0759      	lsls	r1, r3, #29
 80008ee:	d1c1      	bne.n	8000874 <__aeabi_d2f+0x68>
 80008f0:	019b      	lsls	r3, r3, #6
 80008f2:	2000      	movs	r0, #0
 80008f4:	0a5b      	lsrs	r3, r3, #9
 80008f6:	e79f      	b.n	8000838 <__aeabi_d2f+0x2c>
 80008f8:	08db      	lsrs	r3, r3, #3
 80008fa:	b2e0      	uxtb	r0, r4
 80008fc:	e79c      	b.n	8000838 <__aeabi_d2f+0x2c>
 80008fe:	3304      	adds	r3, #4
 8000900:	e7e5      	b.n	80008ce <__aeabi_d2f+0xc2>
 8000902:	46c0      	nop			@ (mov r8, r8)
 8000904:	000007fe 	.word	0x000007fe
 8000908:	fffffc80 	.word	0xfffffc80
 800090c:	fffffca2 	.word	0xfffffca2
 8000910:	fffffc82 	.word	0xfffffc82

08000914 <__clzsi2>:
 8000914:	211c      	movs	r1, #28
 8000916:	2301      	movs	r3, #1
 8000918:	041b      	lsls	r3, r3, #16
 800091a:	4298      	cmp	r0, r3
 800091c:	d301      	bcc.n	8000922 <__clzsi2+0xe>
 800091e:	0c00      	lsrs	r0, r0, #16
 8000920:	3910      	subs	r1, #16
 8000922:	0a1b      	lsrs	r3, r3, #8
 8000924:	4298      	cmp	r0, r3
 8000926:	d301      	bcc.n	800092c <__clzsi2+0x18>
 8000928:	0a00      	lsrs	r0, r0, #8
 800092a:	3908      	subs	r1, #8
 800092c:	091b      	lsrs	r3, r3, #4
 800092e:	4298      	cmp	r0, r3
 8000930:	d301      	bcc.n	8000936 <__clzsi2+0x22>
 8000932:	0900      	lsrs	r0, r0, #4
 8000934:	3904      	subs	r1, #4
 8000936:	a202      	add	r2, pc, #8	@ (adr r2, 8000940 <__clzsi2+0x2c>)
 8000938:	5c10      	ldrb	r0, [r2, r0]
 800093a:	1840      	adds	r0, r0, r1
 800093c:	4770      	bx	lr
 800093e:	46c0      	nop			@ (mov r8, r8)
 8000940:	02020304 	.word	0x02020304
 8000944:	01010101 	.word	0x01010101
	...

08000950 <RGs_Attr_Init>:
	uint8_t all_RGs_custom[RGS_NUMBER];
} RGs_Attr;

RGs_Attr RGs;

static void RGs_Attr_Init() {
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
	RGs.RG_off = 0b11111111;
 8000956:	4b20      	ldr	r3, [pc, #128]	@ (80009d8 <RGs_Attr_Init+0x88>)
 8000958:	22ff      	movs	r2, #255	@ 0xff
 800095a:	701a      	strb	r2, [r3, #0]
	RGs.RG_on = 0b00000000;
 800095c:	4b1e      	ldr	r3, [pc, #120]	@ (80009d8 <RGs_Attr_Init+0x88>)
 800095e:	2200      	movs	r2, #0
 8000960:	705a      	strb	r2, [r3, #1]
	RGs.mixled_off = 0b10001110;
 8000962:	4b1d      	ldr	r3, [pc, #116]	@ (80009d8 <RGs_Attr_Init+0x88>)
 8000964:	228e      	movs	r2, #142	@ 0x8e
 8000966:	709a      	strb	r2, [r3, #2]
	RGs.mixled_on = 0b01110000;
 8000968:	4b1b      	ldr	r3, [pc, #108]	@ (80009d8 <RGs_Attr_Init+0x88>)
 800096a:	2270      	movs	r2, #112	@ 0x70
 800096c:	70da      	strb	r2, [r3, #3]
	for (uint8_t i = 0; i < RGS_NUMBER; ++i) {
 800096e:	1dfb      	adds	r3, r7, #7
 8000970:	2200      	movs	r2, #0
 8000972:	701a      	strb	r2, [r3, #0]
 8000974:	e01c      	b.n	80009b0 <RGs_Attr_Init+0x60>
		RGs.all_RGs_on[i] = RGs.RG_on;
 8000976:	1dfb      	adds	r3, r7, #7
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	4a17      	ldr	r2, [pc, #92]	@ (80009d8 <RGs_Attr_Init+0x88>)
 800097c:	7851      	ldrb	r1, [r2, #1]
 800097e:	4a16      	ldr	r2, [pc, #88]	@ (80009d8 <RGs_Attr_Init+0x88>)
 8000980:	18d3      	adds	r3, r2, r3
 8000982:	1c0a      	adds	r2, r1, #0
 8000984:	711a      	strb	r2, [r3, #4]
		RGs.all_RGs_custom[i] = RGs.all_RGs_off[i] = RGs.RG_off;
 8000986:	1dfb      	adds	r3, r7, #7
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	4a13      	ldr	r2, [pc, #76]	@ (80009d8 <RGs_Attr_Init+0x88>)
 800098c:	7811      	ldrb	r1, [r2, #0]
 800098e:	4a12      	ldr	r2, [pc, #72]	@ (80009d8 <RGs_Attr_Init+0x88>)
 8000990:	18d2      	adds	r2, r2, r3
 8000992:	7351      	strb	r1, [r2, #13]
 8000994:	1dfa      	adds	r2, r7, #7
 8000996:	7812      	ldrb	r2, [r2, #0]
 8000998:	490f      	ldr	r1, [pc, #60]	@ (80009d8 <RGs_Attr_Init+0x88>)
 800099a:	18cb      	adds	r3, r1, r3
 800099c:	7b59      	ldrb	r1, [r3, #13]
 800099e:	4b0e      	ldr	r3, [pc, #56]	@ (80009d8 <RGs_Attr_Init+0x88>)
 80009a0:	189b      	adds	r3, r3, r2
 80009a2:	1c0a      	adds	r2, r1, #0
 80009a4:	759a      	strb	r2, [r3, #22]
	for (uint8_t i = 0; i < RGS_NUMBER; ++i) {
 80009a6:	1dfb      	adds	r3, r7, #7
 80009a8:	1dfa      	adds	r2, r7, #7
 80009aa:	7812      	ldrb	r2, [r2, #0]
 80009ac:	3201      	adds	r2, #1
 80009ae:	701a      	strb	r2, [r3, #0]
 80009b0:	1dfb      	adds	r3, r7, #7
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b08      	cmp	r3, #8
 80009b6:	d9de      	bls.n	8000976 <RGs_Attr_Init+0x26>
	}

	RGs.all_RGs_on[4] = RGs.mixled_on;
 80009b8:	4b07      	ldr	r3, [pc, #28]	@ (80009d8 <RGs_Attr_Init+0x88>)
 80009ba:	78da      	ldrb	r2, [r3, #3]
 80009bc:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <RGs_Attr_Init+0x88>)
 80009be:	721a      	strb	r2, [r3, #8]
	RGs.all_RGs_custom[4] = RGs.all_RGs_off[4] = RGs.mixled_off;
 80009c0:	4b05      	ldr	r3, [pc, #20]	@ (80009d8 <RGs_Attr_Init+0x88>)
 80009c2:	789a      	ldrb	r2, [r3, #2]
 80009c4:	4b04      	ldr	r3, [pc, #16]	@ (80009d8 <RGs_Attr_Init+0x88>)
 80009c6:	745a      	strb	r2, [r3, #17]
 80009c8:	4b03      	ldr	r3, [pc, #12]	@ (80009d8 <RGs_Attr_Init+0x88>)
 80009ca:	7c5a      	ldrb	r2, [r3, #17]
 80009cc:	4b02      	ldr	r3, [pc, #8]	@ (80009d8 <RGs_Attr_Init+0x88>)
 80009ce:	769a      	strb	r2, [r3, #26]
}
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b002      	add	sp, #8
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	20000128 	.word	0x20000128

080009dc <update_indication>:
	} else {
		// 7 6 8
	}

}
void update_indication(bool indication, bool voltage) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	0002      	movs	r2, r0
 80009e4:	1dfb      	adds	r3, r7, #7
 80009e6:	701a      	strb	r2, [r3, #0]
 80009e8:	1dbb      	adds	r3, r7, #6
 80009ea:	1c0a      	adds	r2, r1, #0
 80009ec:	701a      	strb	r2, [r3, #0]
	if (indication) {
 80009ee:	1dfb      	adds	r3, r7, #7
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d006      	beq.n	8000a04 <update_indication+0x28>
//		uint16_t high_byte=regData[1];
//		high_byte<<=8;
//		uint16_t value=(high_byte& 0xff00)|regData[0];
//		float voltage_value=value*2.44;
//		number_to_indicator(voltage_value, voltage);
		HAL_SPI_Transmit(&hspi2, (uint8_t*) RGs.all_RGs_custom, RGS_NUMBER, 5000);  //SN74HC595N
 80009f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a34 <update_indication+0x58>)
 80009f8:	490f      	ldr	r1, [pc, #60]	@ (8000a38 <update_indication+0x5c>)
 80009fa:	4810      	ldr	r0, [pc, #64]	@ (8000a3c <update_indication+0x60>)
 80009fc:	2209      	movs	r2, #9
 80009fe:	f002 f9fb 	bl	8002df8 <HAL_SPI_Transmit>
 8000a02:	e005      	b.n	8000a10 <update_indication+0x34>
	} else {
		HAL_SPI_Transmit(&hspi2, (uint8_t*) RGs.all_RGs_off, RGS_NUMBER, 5000);  //SN74HC595N
 8000a04:	4b0b      	ldr	r3, [pc, #44]	@ (8000a34 <update_indication+0x58>)
 8000a06:	490e      	ldr	r1, [pc, #56]	@ (8000a40 <update_indication+0x64>)
 8000a08:	480c      	ldr	r0, [pc, #48]	@ (8000a3c <update_indication+0x60>)
 8000a0a:	2209      	movs	r2, #9
 8000a0c:	f002 f9f4 	bl	8002df8 <HAL_SPI_Transmit>
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000a10:	2380      	movs	r3, #128	@ 0x80
 8000a12:	01db      	lsls	r3, r3, #7
 8000a14:	480b      	ldr	r0, [pc, #44]	@ (8000a44 <update_indication+0x68>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	0019      	movs	r1, r3
 8000a1a:	f000 fe57 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000a1e:	2380      	movs	r3, #128	@ 0x80
 8000a20:	01db      	lsls	r3, r3, #7
 8000a22:	4808      	ldr	r0, [pc, #32]	@ (8000a44 <update_indication+0x68>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	0019      	movs	r1, r3
 8000a28:	f000 fe50 	bl	80016cc <HAL_GPIO_WritePin>
}
 8000a2c:	46c0      	nop			@ (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	b002      	add	sp, #8
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	00001388 	.word	0x00001388
 8000a38:	2000013e 	.word	0x2000013e
 8000a3c:	2000007c 	.word	0x2000007c
 8000a40:	20000135 	.word	0x20000135
 8000a44:	48000400 	.word	0x48000400

08000a48 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) //check if the interrupt comes from TIM1
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a05      	ldr	r2, [pc, #20]	@ (8000a6c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d103      	bne.n	8000a62 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		update_indication(false, true); //     
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	f7ff ffbd 	bl	80009dc <update_indication>
	}
}
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b002      	add	sp, #8
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	46c0      	nop			@ (mov r8, r8)
 8000a6c:	40012c00 	.word	0x40012c00

08000a70 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000a70:	b5b0      	push	{r4, r5, r7, lr}
 8000a72:	b08a      	sub	sp, #40	@ 0x28
 8000a74:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a76:	f000 fb6f 	bl	8001158 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000a7a:	f000 f87b 	bl	8000b74 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a7e:	f000 f9ab 	bl	8000dd8 <MX_GPIO_Init>
	MX_I2C1_Init();
 8000a82:	f000 f8d1 	bl	8000c28 <MX_I2C1_Init>
	MX_SPI2_Init();
 8000a86:	f000 f90f 	bl	8000ca8 <MX_SPI2_Init>
	MX_TIM1_Init();
 8000a8a:	f000 f94b 	bl	8000d24 <MX_TIM1_Init>
//	HAL_I2C_Master_Receive(&hi2c1, I2C_ADDRESS<<1, (uint8_t *)regData, 2, I2C_TIMEOUT);
//	uint16_t high_byte=regData[0];
//	high_byte<<=8;
//	uint16_t value=(high_byte& 0xFF0)|regData[1];
//	float voltage_value=value*2.44;
	uint8_t test_data[2]={0,0};
 8000a8e:	2508      	movs	r5, #8
 8000a90:	197b      	adds	r3, r7, r5
 8000a92:	2200      	movs	r2, #0
 8000a94:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef stat;
	uint8_t Check=0x00;
 8000a96:	1dfb      	adds	r3, r7, #7
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
	stat=HAL_I2C_Mem_Read(&hi2c1,0x70<<1, 0x08, 1, &Check, 1, HAL_MAX_DELAY);
 8000a9c:	2317      	movs	r3, #23
 8000a9e:	18fc      	adds	r4, r7, r3
 8000aa0:	482c      	ldr	r0, [pc, #176]	@ (8000b54 <main+0xe4>)
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	425b      	negs	r3, r3
 8000aa6:	9302      	str	r3, [sp, #8]
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	9301      	str	r3, [sp, #4]
 8000aac:	1dfb      	adds	r3, r7, #7
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	2208      	movs	r2, #8
 8000ab4:	21e0      	movs	r1, #224	@ 0xe0
 8000ab6:	f000 febd 	bl	8001834 <HAL_I2C_Mem_Read>
 8000aba:	0003      	movs	r3, r0
 8000abc:	7023      	strb	r3, [r4, #0]
	uint16_t high_byte = test_data[1];
 8000abe:	0028      	movs	r0, r5
 8000ac0:	183b      	adds	r3, r7, r0
 8000ac2:	785a      	ldrb	r2, [r3, #1]
 8000ac4:	2114      	movs	r1, #20
 8000ac6:	187b      	adds	r3, r7, r1
 8000ac8:	801a      	strh	r2, [r3, #0]
	high_byte <<= 8;
 8000aca:	187b      	adds	r3, r7, r1
 8000acc:	187a      	adds	r2, r7, r1
 8000ace:	8812      	ldrh	r2, [r2, #0]
 8000ad0:	0212      	lsls	r2, r2, #8
 8000ad2:	801a      	strh	r2, [r3, #0]
	uint16_t value = (high_byte & 0xFF00) | test_data[0];
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	5e9b      	ldrsh	r3, [r3, r2]
 8000ada:	22ff      	movs	r2, #255	@ 0xff
 8000adc:	4393      	bics	r3, r2
 8000ade:	b21a      	sxth	r2, r3
 8000ae0:	183b      	adds	r3, r7, r0
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	b21b      	sxth	r3, r3
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	b21a      	sxth	r2, r3
 8000aea:	2112      	movs	r1, #18
 8000aec:	187b      	adds	r3, r7, r1
 8000aee:	801a      	strh	r2, [r3, #0]
	float voltage_value = value * 2.44;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	0018      	movs	r0, r3
 8000af6:	f7ff fe5b 	bl	80007b0 <__aeabi_i2d>
 8000afa:	4a17      	ldr	r2, [pc, #92]	@ (8000b58 <main+0xe8>)
 8000afc:	4b17      	ldr	r3, [pc, #92]	@ (8000b5c <main+0xec>)
 8000afe:	f7ff fb8f 	bl	8000220 <__aeabi_dmul>
 8000b02:	0002      	movs	r2, r0
 8000b04:	000b      	movs	r3, r1
 8000b06:	0010      	movs	r0, r2
 8000b08:	0019      	movs	r1, r3
 8000b0a:	f7ff fe7f 	bl	800080c <__aeabi_d2f>
 8000b0e:	1c03      	adds	r3, r0, #0
 8000b10:	60fb      	str	r3, [r7, #12]
	RGs_Attr_Init();
 8000b12:	f7ff ff1d 	bl	8000950 <RGs_Attr_Init>
	//cs_reset();
	//HAL_SPI_Transmit(&hspi1, &spi2_data, 1, 5000);//
	HAL_SPI_Transmit(&hspi2, (uint8_t*) RGs.all_RGs_off, RGS_NUMBER, 5000);  //SN74HC595N
 8000b16:	4b12      	ldr	r3, [pc, #72]	@ (8000b60 <main+0xf0>)
 8000b18:	4912      	ldr	r1, [pc, #72]	@ (8000b64 <main+0xf4>)
 8000b1a:	4813      	ldr	r0, [pc, #76]	@ (8000b68 <main+0xf8>)
 8000b1c:	2209      	movs	r2, #9
 8000b1e:	f002 f96b 	bl	8002df8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000b22:	2380      	movs	r3, #128	@ 0x80
 8000b24:	01db      	lsls	r3, r3, #7
 8000b26:	4811      	ldr	r0, [pc, #68]	@ (8000b6c <main+0xfc>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	0019      	movs	r1, r3
 8000b2c:	f000 fdce 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000b30:	2380      	movs	r3, #128	@ 0x80
 8000b32:	01db      	lsls	r3, r3, #7
 8000b34:	480d      	ldr	r0, [pc, #52]	@ (8000b6c <main+0xfc>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	0019      	movs	r1, r3
 8000b3a:	f000 fdc7 	bl	80016cc <HAL_GPIO_WritePin>
	__HAL_TIM_CLEAR_FLAG(&htim1, TIM_SR_UIF);  // 4   STC3100
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <main+0x100>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	2202      	movs	r2, #2
 8000b44:	4252      	negs	r2, r2
 8000b46:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&htim1);
 8000b48:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <main+0x100>)
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f002 fc7a 	bl	8003444 <HAL_TIM_Base_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000b50:	46c0      	nop			@ (mov r8, r8)
 8000b52:	e7fd      	b.n	8000b50 <main+0xe0>
 8000b54:	20000028 	.word	0x20000028
 8000b58:	b851eb85 	.word	0xb851eb85
 8000b5c:	4003851e 	.word	0x4003851e
 8000b60:	00001388 	.word	0x00001388
 8000b64:	20000135 	.word	0x20000135
 8000b68:	2000007c 	.word	0x2000007c
 8000b6c:	48000400 	.word	0x48000400
 8000b70:	200000e0 	.word	0x200000e0

08000b74 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000b74:	b590      	push	{r4, r7, lr}
 8000b76:	b099      	sub	sp, #100	@ 0x64
 8000b78:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000b7a:	242c      	movs	r4, #44	@ 0x2c
 8000b7c:	193b      	adds	r3, r7, r4
 8000b7e:	0018      	movs	r0, r3
 8000b80:	2334      	movs	r3, #52	@ 0x34
 8000b82:	001a      	movs	r2, r3
 8000b84:	2100      	movs	r1, #0
 8000b86:	f003 f841 	bl	8003c0c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000b8a:	231c      	movs	r3, #28
 8000b8c:	18fb      	adds	r3, r7, r3
 8000b8e:	0018      	movs	r0, r3
 8000b90:	2310      	movs	r3, #16
 8000b92:	001a      	movs	r2, r3
 8000b94:	2100      	movs	r1, #0
 8000b96:	f003 f839 	bl	8003c0c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000b9a:	003b      	movs	r3, r7
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	231c      	movs	r3, #28
 8000ba0:	001a      	movs	r2, r3
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	f003 f832 	bl	8003c0c <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSI48;
 8000ba8:	0021      	movs	r1, r4
 8000baa:	187b      	adds	r3, r7, r1
 8000bac:	2222      	movs	r2, #34	@ 0x22
 8000bae:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000bb6:	187b      	adds	r3, r7, r1
 8000bb8:	2201      	movs	r2, #1
 8000bba:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2210      	movs	r2, #16
 8000bc0:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f001 fa8c 	bl	80020e8 <HAL_RCC_OscConfig>
 8000bd0:	1e03      	subs	r3, r0, #0
 8000bd2:	d001      	beq.n	8000bd8 <SystemClock_Config+0x64>
		Error_Handler();
 8000bd4:	f000 f97c 	bl	8000ed0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8000bd8:	211c      	movs	r1, #28
 8000bda:	187b      	adds	r3, r7, r1
 8000bdc:	2207      	movs	r2, #7
 8000bde:	601a      	str	r2, [r3, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	2203      	movs	r2, #3
 8000be4:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000be6:	187b      	adds	r3, r7, r1
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	2200      	movs	r2, #0
 8000bf0:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000bf2:	187b      	adds	r3, r7, r1
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f001 fdfc 	bl	80027f4 <HAL_RCC_ClockConfig>
 8000bfc:	1e03      	subs	r3, r0, #0
 8000bfe:	d001      	beq.n	8000c04 <SystemClock_Config+0x90>
		Error_Handler();
 8000c00:	f000 f966 	bl	8000ed0 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c04:	003b      	movs	r3, r7
 8000c06:	2220      	movs	r2, #32
 8000c08:	601a      	str	r2, [r3, #0]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000c0a:	003b      	movs	r3, r7
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	611a      	str	r2, [r3, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000c10:	003b      	movs	r3, r7
 8000c12:	0018      	movs	r0, r3
 8000c14:	f001 ff3a 	bl	8002a8c <HAL_RCCEx_PeriphCLKConfig>
 8000c18:	1e03      	subs	r3, r0, #0
 8000c1a:	d001      	beq.n	8000c20 <SystemClock_Config+0xac>
		Error_Handler();
 8000c1c:	f000 f958 	bl	8000ed0 <Error_Handler>
	}
}
 8000c20:	46c0      	nop			@ (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b019      	add	sp, #100	@ 0x64
 8000c26:	bd90      	pop	{r4, r7, pc}

08000c28 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ca0 <MX_I2C1_Init+0x78>)
 8000c30:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x2000090E;
 8000c32:	4b1a      	ldr	r3, [pc, #104]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c34:	4a1b      	ldr	r2, [pc, #108]	@ (8000ca4 <MX_I2C1_Init+0x7c>)
 8000c36:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000c38:	4b18      	ldr	r3, [pc, #96]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c3e:	4b17      	ldr	r3, [pc, #92]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c40:	2201      	movs	r2, #1
 8000c42:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c44:	4b15      	ldr	r3, [pc, #84]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8000c4a:	4b14      	ldr	r3, [pc, #80]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c50:	4b12      	ldr	r3, [pc, #72]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c56:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000c62:	4b0e      	ldr	r3, [pc, #56]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c64:	0018      	movs	r0, r3
 8000c66:	f000 fd4f 	bl	8001708 <HAL_I2C_Init>
 8000c6a:	1e03      	subs	r3, r0, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8000c6e:	f000 f92f 	bl	8000ed0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 8000c72:	4b0a      	ldr	r3, [pc, #40]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c74:	2100      	movs	r1, #0
 8000c76:	0018      	movs	r0, r3
 8000c78:	f001 f99e 	bl	8001fb8 <HAL_I2CEx_ConfigAnalogFilter>
 8000c7c:	1e03      	subs	r3, r0, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_I2C1_Init+0x5c>
		Error_Handler();
 8000c80:	f000 f926 	bl	8000ed0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8000c84:	4b05      	ldr	r3, [pc, #20]	@ (8000c9c <MX_I2C1_Init+0x74>)
 8000c86:	2100      	movs	r1, #0
 8000c88:	0018      	movs	r0, r3
 8000c8a:	f001 f9e1 	bl	8002050 <HAL_I2CEx_ConfigDigitalFilter>
 8000c8e:	1e03      	subs	r3, r0, #0
 8000c90:	d001      	beq.n	8000c96 <MX_I2C1_Init+0x6e>
		Error_Handler();
 8000c92:	f000 f91d 	bl	8000ed0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000c96:	46c0      	nop			@ (mov r8, r8)
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000028 	.word	0x20000028
 8000ca0:	40005400 	.word	0x40005400
 8000ca4:	2000090e 	.word	0x2000090e

08000ca8 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8000cac:	4b1b      	ldr	r3, [pc, #108]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cae:	4a1c      	ldr	r2, [pc, #112]	@ (8000d20 <MX_SPI2_Init+0x78>)
 8000cb0:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cb4:	2282      	movs	r2, #130	@ 0x82
 8000cb6:	0052      	lsls	r2, r2, #1
 8000cb8:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000cba:	4b18      	ldr	r3, [pc, #96]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cc0:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cc2:	22e0      	movs	r2, #224	@ 0xe0
 8000cc4:	00d2      	lsls	r2, r2, #3
 8000cc6:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cc8:	4b14      	ldr	r3, [pc, #80]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cce:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cd6:	2280      	movs	r2, #128	@ 0x80
 8000cd8:	0092      	lsls	r2, r2, #2
 8000cda:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cde:	2208      	movs	r2, #8
 8000ce0:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cee:	4b0b      	ldr	r3, [pc, #44]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
 8000cf4:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cf6:	2207      	movs	r2, #7
 8000cf8:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cfa:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000d02:	2208      	movs	r2, #8
 8000d04:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8000d06:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <MX_SPI2_Init+0x74>)
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f001 ffbd 	bl	8002c88 <HAL_SPI_Init>
 8000d0e:	1e03      	subs	r3, r0, #0
 8000d10:	d001      	beq.n	8000d16 <MX_SPI2_Init+0x6e>
		Error_Handler();
 8000d12:	f000 f8dd 	bl	8000ed0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8000d16:	46c0      	nop			@ (mov r8, r8)
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	2000007c 	.word	0x2000007c
 8000d20:	40003800 	.word	0x40003800

08000d24 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000d2a:	2308      	movs	r3, #8
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	0018      	movs	r0, r3
 8000d30:	2310      	movs	r3, #16
 8000d32:	001a      	movs	r2, r3
 8000d34:	2100      	movs	r1, #0
 8000d36:	f002 ff69 	bl	8003c0c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000d3a:	003b      	movs	r3, r7
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	2308      	movs	r3, #8
 8000d40:	001a      	movs	r2, r3
 8000d42:	2100      	movs	r1, #0
 8000d44:	f002 ff62 	bl	8003c0c <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000d48:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000d4a:	4a20      	ldr	r2, [pc, #128]	@ (8000dcc <MX_TIM1_Init+0xa8>)
 8000d4c:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 3839;
 8000d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000d50:	4a1f      	ldr	r2, [pc, #124]	@ (8000dd0 <MX_TIM1_Init+0xac>)
 8000d52:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d54:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 49999;
 8000d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8000dd4 <MX_TIM1_Init+0xb0>)
 8000d5e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d60:	4b19      	ldr	r3, [pc, #100]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000d66:	4b18      	ldr	r3, [pc, #96]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d6c:	4b16      	ldr	r3, [pc, #88]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000d72:	4b15      	ldr	r3, [pc, #84]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000d74:	0018      	movs	r0, r3
 8000d76:	f002 fb15 	bl	80033a4 <HAL_TIM_Base_Init>
 8000d7a:	1e03      	subs	r3, r0, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_TIM1_Init+0x5e>
		Error_Handler();
 8000d7e:	f000 f8a7 	bl	8000ed0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d82:	2108      	movs	r1, #8
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	2280      	movs	r2, #128	@ 0x80
 8000d88:	0152      	lsls	r2, r2, #5
 8000d8a:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000d8c:	187a      	adds	r2, r7, r1
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000d90:	0011      	movs	r1, r2
 8000d92:	0018      	movs	r0, r3
 8000d94:	f002 fcbe 	bl	8003714 <HAL_TIM_ConfigClockSource>
 8000d98:	1e03      	subs	r3, r0, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_TIM1_Init+0x7c>
		Error_Handler();
 8000d9c:	f000 f898 	bl	8000ed0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da0:	003b      	movs	r3, r7
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000da6:	003b      	movs	r3, r7
 8000da8:	2200      	movs	r2, #0
 8000daa:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8000dac:	003a      	movs	r2, r7
 8000dae:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <MX_TIM1_Init+0xa4>)
 8000db0:	0011      	movs	r1, r2
 8000db2:	0018      	movs	r0, r3
 8000db4:	f002 febc 	bl	8003b30 <HAL_TIMEx_MasterConfigSynchronization>
 8000db8:	1e03      	subs	r3, r0, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_TIM1_Init+0x9c>
		Error_Handler();
 8000dbc:	f000 f888 	bl	8000ed0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8000dc0:	46c0      	nop			@ (mov r8, r8)
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	b006      	add	sp, #24
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	200000e0 	.word	0x200000e0
 8000dcc:	40012c00 	.word	0x40012c00
 8000dd0:	00000eff 	.word	0x00000eff
 8000dd4:	0000c34f 	.word	0x0000c34f

08000dd8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000dd8:	b590      	push	{r4, r7, lr}
 8000dda:	b089      	sub	sp, #36	@ 0x24
 8000ddc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000dde:	240c      	movs	r4, #12
 8000de0:	193b      	adds	r3, r7, r4
 8000de2:	0018      	movs	r0, r3
 8000de4:	2314      	movs	r3, #20
 8000de6:	001a      	movs	r2, r3
 8000de8:	2100      	movs	r1, #0
 8000dea:	f002 ff0f 	bl	8003c0c <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000dee:	4b36      	ldr	r3, [pc, #216]	@ (8000ec8 <MX_GPIO_Init+0xf0>)
 8000df0:	695a      	ldr	r2, [r3, #20]
 8000df2:	4b35      	ldr	r3, [pc, #212]	@ (8000ec8 <MX_GPIO_Init+0xf0>)
 8000df4:	2180      	movs	r1, #128	@ 0x80
 8000df6:	03c9      	lsls	r1, r1, #15
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	615a      	str	r2, [r3, #20]
 8000dfc:	4b32      	ldr	r3, [pc, #200]	@ (8000ec8 <MX_GPIO_Init+0xf0>)
 8000dfe:	695a      	ldr	r2, [r3, #20]
 8000e00:	2380      	movs	r3, #128	@ 0x80
 8000e02:	03db      	lsls	r3, r3, #15
 8000e04:	4013      	ands	r3, r2
 8000e06:	60bb      	str	r3, [r7, #8]
 8000e08:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000ec8 <MX_GPIO_Init+0xf0>)
 8000e0c:	695a      	ldr	r2, [r3, #20]
 8000e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ec8 <MX_GPIO_Init+0xf0>)
 8000e10:	2180      	movs	r1, #128	@ 0x80
 8000e12:	02c9      	lsls	r1, r1, #11
 8000e14:	430a      	orrs	r2, r1
 8000e16:	615a      	str	r2, [r3, #20]
 8000e18:	4b2b      	ldr	r3, [pc, #172]	@ (8000ec8 <MX_GPIO_Init+0xf0>)
 8000e1a:	695a      	ldr	r2, [r3, #20]
 8000e1c:	2380      	movs	r3, #128	@ 0x80
 8000e1e:	02db      	lsls	r3, r3, #11
 8000e20:	4013      	ands	r3, r2
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e26:	4b28      	ldr	r3, [pc, #160]	@ (8000ec8 <MX_GPIO_Init+0xf0>)
 8000e28:	695a      	ldr	r2, [r3, #20]
 8000e2a:	4b27      	ldr	r3, [pc, #156]	@ (8000ec8 <MX_GPIO_Init+0xf0>)
 8000e2c:	2180      	movs	r1, #128	@ 0x80
 8000e2e:	0289      	lsls	r1, r1, #10
 8000e30:	430a      	orrs	r2, r1
 8000e32:	615a      	str	r2, [r3, #20]
 8000e34:	4b24      	ldr	r3, [pc, #144]	@ (8000ec8 <MX_GPIO_Init+0xf0>)
 8000e36:	695a      	ldr	r2, [r3, #20]
 8000e38:	2380      	movs	r3, #128	@ 0x80
 8000e3a:	029b      	lsls	r3, r3, #10
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	603b      	str	r3, [r7, #0]
 8000e40:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10 | GPIO_PIN_11 | RG_STROBE_Pin, GPIO_PIN_RESET);
 8000e42:	2398      	movs	r3, #152	@ 0x98
 8000e44:	01db      	lsls	r3, r3, #7
 8000e46:	4821      	ldr	r0, [pc, #132]	@ (8000ecc <MX_GPIO_Init+0xf4>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	0019      	movs	r1, r3
 8000e4c:	f000 fc3e 	bl	80016cc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000e50:	2380      	movs	r3, #128	@ 0x80
 8000e52:	015b      	lsls	r3, r3, #5
 8000e54:	481d      	ldr	r0, [pc, #116]	@ (8000ecc <MX_GPIO_Init+0xf4>)
 8000e56:	2201      	movs	r2, #1
 8000e58:	0019      	movs	r1, r3
 8000e5a:	f000 fc37 	bl	80016cc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10, GPIO_PIN_RESET);
 8000e5e:	23e0      	movs	r3, #224	@ 0xe0
 8000e60:	00d9      	lsls	r1, r3, #3
 8000e62:	2390      	movs	r3, #144	@ 0x90
 8000e64:	05db      	lsls	r3, r3, #23
 8000e66:	2200      	movs	r2, #0
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f000 fc2f 	bl	80016cc <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB10 PB11 PB12 RG_STROBE_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | RG_STROBE_Pin;
 8000e6e:	193b      	adds	r3, r7, r4
 8000e70:	22b8      	movs	r2, #184	@ 0xb8
 8000e72:	01d2      	lsls	r2, r2, #7
 8000e74:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e76:	193b      	adds	r3, r7, r4
 8000e78:	2201      	movs	r2, #1
 8000e7a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	193b      	adds	r3, r7, r4
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	193b      	adds	r3, r7, r4
 8000e84:	2200      	movs	r2, #0
 8000e86:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e88:	193b      	adds	r3, r7, r4
 8000e8a:	4a10      	ldr	r2, [pc, #64]	@ (8000ecc <MX_GPIO_Init+0xf4>)
 8000e8c:	0019      	movs	r1, r3
 8000e8e:	0010      	movs	r0, r2
 8000e90:	f000 faa4 	bl	80013dc <HAL_GPIO_Init>

	/*Configure GPIO pins : PA8 PA9 PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 8000e94:	0021      	movs	r1, r4
 8000e96:	187b      	adds	r3, r7, r1
 8000e98:	22e0      	movs	r2, #224	@ 0xe0
 8000e9a:	00d2      	lsls	r2, r2, #3
 8000e9c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9e:	187b      	adds	r3, r7, r1
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	187b      	adds	r3, r7, r1
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	187b      	adds	r3, r7, r1
 8000eac:	2200      	movs	r2, #0
 8000eae:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb0:	187a      	adds	r2, r7, r1
 8000eb2:	2390      	movs	r3, #144	@ 0x90
 8000eb4:	05db      	lsls	r3, r3, #23
 8000eb6:	0011      	movs	r1, r2
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f000 fa8f 	bl	80013dc <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000ebe:	46c0      	nop			@ (mov r8, r8)
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b009      	add	sp, #36	@ 0x24
 8000ec4:	bd90      	pop	{r4, r7, pc}
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	48000400 	.word	0x48000400

08000ed0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ed4:	b672      	cpsid	i
}
 8000ed6:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ed8:	46c0      	nop			@ (mov r8, r8)
 8000eda:	e7fd      	b.n	8000ed8 <Error_Handler+0x8>

08000edc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f20 <HAL_MspInit+0x44>)
 8000ee4:	699a      	ldr	r2, [r3, #24]
 8000ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f20 <HAL_MspInit+0x44>)
 8000ee8:	2101      	movs	r1, #1
 8000eea:	430a      	orrs	r2, r1
 8000eec:	619a      	str	r2, [r3, #24]
 8000eee:	4b0c      	ldr	r3, [pc, #48]	@ (8000f20 <HAL_MspInit+0x44>)
 8000ef0:	699b      	ldr	r3, [r3, #24]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	607b      	str	r3, [r7, #4]
 8000ef8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000efa:	4b09      	ldr	r3, [pc, #36]	@ (8000f20 <HAL_MspInit+0x44>)
 8000efc:	69da      	ldr	r2, [r3, #28]
 8000efe:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <HAL_MspInit+0x44>)
 8000f00:	2180      	movs	r1, #128	@ 0x80
 8000f02:	0549      	lsls	r1, r1, #21
 8000f04:	430a      	orrs	r2, r1
 8000f06:	61da      	str	r2, [r3, #28]
 8000f08:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <HAL_MspInit+0x44>)
 8000f0a:	69da      	ldr	r2, [r3, #28]
 8000f0c:	2380      	movs	r3, #128	@ 0x80
 8000f0e:	055b      	lsls	r3, r3, #21
 8000f10:	4013      	ands	r3, r2
 8000f12:	603b      	str	r3, [r7, #0]
 8000f14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b002      	add	sp, #8
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	46c0      	nop			@ (mov r8, r8)
 8000f20:	40021000 	.word	0x40021000

08000f24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f24:	b590      	push	{r4, r7, lr}
 8000f26:	b08b      	sub	sp, #44	@ 0x2c
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2c:	2414      	movs	r4, #20
 8000f2e:	193b      	adds	r3, r7, r4
 8000f30:	0018      	movs	r0, r3
 8000f32:	2314      	movs	r3, #20
 8000f34:	001a      	movs	r2, r3
 8000f36:	2100      	movs	r1, #0
 8000f38:	f002 fe68 	bl	8003c0c <memset>
  if(hi2c->Instance==I2C1)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a1c      	ldr	r2, [pc, #112]	@ (8000fb4 <HAL_I2C_MspInit+0x90>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d132      	bne.n	8000fac <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f46:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb8 <HAL_I2C_MspInit+0x94>)
 8000f48:	695a      	ldr	r2, [r3, #20]
 8000f4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb8 <HAL_I2C_MspInit+0x94>)
 8000f4c:	2180      	movs	r1, #128	@ 0x80
 8000f4e:	02c9      	lsls	r1, r1, #11
 8000f50:	430a      	orrs	r2, r1
 8000f52:	615a      	str	r2, [r3, #20]
 8000f54:	4b18      	ldr	r3, [pc, #96]	@ (8000fb8 <HAL_I2C_MspInit+0x94>)
 8000f56:	695a      	ldr	r2, [r3, #20]
 8000f58:	2380      	movs	r3, #128	@ 0x80
 8000f5a:	02db      	lsls	r3, r3, #11
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f62:	193b      	adds	r3, r7, r4
 8000f64:	22c0      	movs	r2, #192	@ 0xc0
 8000f66:	0092      	lsls	r2, r2, #2
 8000f68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f6a:	0021      	movs	r1, r4
 8000f6c:	187b      	adds	r3, r7, r1
 8000f6e:	2212      	movs	r2, #18
 8000f70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	187b      	adds	r3, r7, r1
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f78:	187b      	adds	r3, r7, r1
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000f7e:	187b      	adds	r3, r7, r1
 8000f80:	2201      	movs	r2, #1
 8000f82:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	4a0d      	ldr	r2, [pc, #52]	@ (8000fbc <HAL_I2C_MspInit+0x98>)
 8000f88:	0019      	movs	r1, r3
 8000f8a:	0010      	movs	r0, r2
 8000f8c:	f000 fa26 	bl	80013dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f90:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <HAL_I2C_MspInit+0x94>)
 8000f92:	69da      	ldr	r2, [r3, #28]
 8000f94:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <HAL_I2C_MspInit+0x94>)
 8000f96:	2180      	movs	r1, #128	@ 0x80
 8000f98:	0389      	lsls	r1, r1, #14
 8000f9a:	430a      	orrs	r2, r1
 8000f9c:	61da      	str	r2, [r3, #28]
 8000f9e:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <HAL_I2C_MspInit+0x94>)
 8000fa0:	69da      	ldr	r2, [r3, #28]
 8000fa2:	2380      	movs	r3, #128	@ 0x80
 8000fa4:	039b      	lsls	r3, r3, #14
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000fac:	46c0      	nop			@ (mov r8, r8)
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	b00b      	add	sp, #44	@ 0x2c
 8000fb2:	bd90      	pop	{r4, r7, pc}
 8000fb4:	40005400 	.word	0x40005400
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	48000400 	.word	0x48000400

08000fc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fc0:	b590      	push	{r4, r7, lr}
 8000fc2:	b08b      	sub	sp, #44	@ 0x2c
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	2414      	movs	r4, #20
 8000fca:	193b      	adds	r3, r7, r4
 8000fcc:	0018      	movs	r0, r3
 8000fce:	2314      	movs	r3, #20
 8000fd0:	001a      	movs	r2, r3
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	f002 fe1a 	bl	8003c0c <memset>
  if(hspi->Instance==SPI2)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a1c      	ldr	r2, [pc, #112]	@ (8001050 <HAL_SPI_MspInit+0x90>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d132      	bne.n	8001048 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8001054 <HAL_SPI_MspInit+0x94>)
 8000fe4:	69da      	ldr	r2, [r3, #28]
 8000fe6:	4b1b      	ldr	r3, [pc, #108]	@ (8001054 <HAL_SPI_MspInit+0x94>)
 8000fe8:	2180      	movs	r1, #128	@ 0x80
 8000fea:	01c9      	lsls	r1, r1, #7
 8000fec:	430a      	orrs	r2, r1
 8000fee:	61da      	str	r2, [r3, #28]
 8000ff0:	4b18      	ldr	r3, [pc, #96]	@ (8001054 <HAL_SPI_MspInit+0x94>)
 8000ff2:	69da      	ldr	r2, [r3, #28]
 8000ff4:	2380      	movs	r3, #128	@ 0x80
 8000ff6:	01db      	lsls	r3, r3, #7
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffe:	4b15      	ldr	r3, [pc, #84]	@ (8001054 <HAL_SPI_MspInit+0x94>)
 8001000:	695a      	ldr	r2, [r3, #20]
 8001002:	4b14      	ldr	r3, [pc, #80]	@ (8001054 <HAL_SPI_MspInit+0x94>)
 8001004:	2180      	movs	r1, #128	@ 0x80
 8001006:	02c9      	lsls	r1, r1, #11
 8001008:	430a      	orrs	r2, r1
 800100a:	615a      	str	r2, [r3, #20]
 800100c:	4b11      	ldr	r3, [pc, #68]	@ (8001054 <HAL_SPI_MspInit+0x94>)
 800100e:	695a      	ldr	r2, [r3, #20]
 8001010:	2380      	movs	r3, #128	@ 0x80
 8001012:	02db      	lsls	r3, r3, #11
 8001014:	4013      	ands	r3, r2
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800101a:	193b      	adds	r3, r7, r4
 800101c:	22a0      	movs	r2, #160	@ 0xa0
 800101e:	0212      	lsls	r2, r2, #8
 8001020:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	0021      	movs	r1, r4
 8001024:	187b      	adds	r3, r7, r1
 8001026:	2202      	movs	r2, #2
 8001028:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	187b      	adds	r3, r7, r1
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001030:	187b      	adds	r3, r7, r1
 8001032:	2203      	movs	r2, #3
 8001034:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001036:	187b      	adds	r3, r7, r1
 8001038:	2200      	movs	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103c:	187b      	adds	r3, r7, r1
 800103e:	4a06      	ldr	r2, [pc, #24]	@ (8001058 <HAL_SPI_MspInit+0x98>)
 8001040:	0019      	movs	r1, r3
 8001042:	0010      	movs	r0, r2
 8001044:	f000 f9ca 	bl	80013dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001048:	46c0      	nop			@ (mov r8, r8)
 800104a:	46bd      	mov	sp, r7
 800104c:	b00b      	add	sp, #44	@ 0x2c
 800104e:	bd90      	pop	{r4, r7, pc}
 8001050:	40003800 	.word	0x40003800
 8001054:	40021000 	.word	0x40021000
 8001058:	48000400 	.word	0x48000400

0800105c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a0e      	ldr	r2, [pc, #56]	@ (80010a4 <HAL_TIM_Base_MspInit+0x48>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d115      	bne.n	800109a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800106e:	4b0e      	ldr	r3, [pc, #56]	@ (80010a8 <HAL_TIM_Base_MspInit+0x4c>)
 8001070:	699a      	ldr	r2, [r3, #24]
 8001072:	4b0d      	ldr	r3, [pc, #52]	@ (80010a8 <HAL_TIM_Base_MspInit+0x4c>)
 8001074:	2180      	movs	r1, #128	@ 0x80
 8001076:	0109      	lsls	r1, r1, #4
 8001078:	430a      	orrs	r2, r1
 800107a:	619a      	str	r2, [r3, #24]
 800107c:	4b0a      	ldr	r3, [pc, #40]	@ (80010a8 <HAL_TIM_Base_MspInit+0x4c>)
 800107e:	699a      	ldr	r2, [r3, #24]
 8001080:	2380      	movs	r3, #128	@ 0x80
 8001082:	011b      	lsls	r3, r3, #4
 8001084:	4013      	ands	r3, r2
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2100      	movs	r1, #0
 800108e:	200d      	movs	r0, #13
 8001090:	f000 f972 	bl	8001378 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001094:	200d      	movs	r0, #13
 8001096:	f000 f984 	bl	80013a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800109a:	46c0      	nop			@ (mov r8, r8)
 800109c:	46bd      	mov	sp, r7
 800109e:	b004      	add	sp, #16
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	46c0      	nop			@ (mov r8, r8)
 80010a4:	40012c00 	.word	0x40012c00
 80010a8:	40021000 	.word	0x40021000

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010b0:	46c0      	nop			@ (mov r8, r8)
 80010b2:	e7fd      	b.n	80010b0 <NMI_Handler+0x4>

080010b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b8:	46c0      	nop			@ (mov r8, r8)
 80010ba:	e7fd      	b.n	80010b8 <HardFault_Handler+0x4>

080010bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010c0:	46c0      	nop			@ (mov r8, r8)
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ca:	46c0      	nop			@ (mov r8, r8)
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d4:	f000 f888 	bl	80011e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010d8:	46c0      	nop			@ (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
	...

080010e0 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010e4:	4b03      	ldr	r3, [pc, #12]	@ (80010f4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80010e6:	0018      	movs	r0, r3
 80010e8:	f002 f9fe 	bl	80034e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80010ec:	46c0      	nop			@ (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	200000e0 	.word	0x200000e0

080010f8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80010fc:	46c0      	nop			@ (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001104:	480d      	ldr	r0, [pc, #52]	@ (800113c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001106:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001108:	f7ff fff6 	bl	80010f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800110c:	480c      	ldr	r0, [pc, #48]	@ (8001140 <LoopForever+0x6>)
  ldr r1, =_edata
 800110e:	490d      	ldr	r1, [pc, #52]	@ (8001144 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001110:	4a0d      	ldr	r2, [pc, #52]	@ (8001148 <LoopForever+0xe>)
  movs r3, #0
 8001112:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001114:	e002      	b.n	800111c <LoopCopyDataInit>

08001116 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001116:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001118:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800111a:	3304      	adds	r3, #4

0800111c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800111c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800111e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001120:	d3f9      	bcc.n	8001116 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001122:	4a0a      	ldr	r2, [pc, #40]	@ (800114c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001124:	4c0a      	ldr	r4, [pc, #40]	@ (8001150 <LoopForever+0x16>)
  movs r3, #0
 8001126:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001128:	e001      	b.n	800112e <LoopFillZerobss>

0800112a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800112a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800112c:	3204      	adds	r2, #4

0800112e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800112e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001130:	d3fb      	bcc.n	800112a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001132:	f002 fd73 	bl	8003c1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001136:	f7ff fc9b 	bl	8000a70 <main>

0800113a <LoopForever>:

LoopForever:
    b LoopForever
 800113a:	e7fe      	b.n	800113a <LoopForever>
  ldr   r0, =_estack
 800113c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001140:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001144:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001148:	08003cb4 	.word	0x08003cb4
  ldr r2, =_sbss
 800114c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001150:	2000014c 	.word	0x2000014c

08001154 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001154:	e7fe      	b.n	8001154 <ADC1_COMP_IRQHandler>
	...

08001158 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800115c:	4b07      	ldr	r3, [pc, #28]	@ (800117c <HAL_Init+0x24>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	4b06      	ldr	r3, [pc, #24]	@ (800117c <HAL_Init+0x24>)
 8001162:	2110      	movs	r1, #16
 8001164:	430a      	orrs	r2, r1
 8001166:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001168:	2003      	movs	r0, #3
 800116a:	f000 f809 	bl	8001180 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800116e:	f7ff feb5 	bl	8000edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001172:	2300      	movs	r3, #0
}
 8001174:	0018      	movs	r0, r3
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	46c0      	nop			@ (mov r8, r8)
 800117c:	40022000 	.word	0x40022000

08001180 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001180:	b590      	push	{r4, r7, lr}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001188:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <HAL_InitTick+0x5c>)
 800118a:	681c      	ldr	r4, [r3, #0]
 800118c:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <HAL_InitTick+0x60>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	0019      	movs	r1, r3
 8001192:	23fa      	movs	r3, #250	@ 0xfa
 8001194:	0098      	lsls	r0, r3, #2
 8001196:	f7fe ffb7 	bl	8000108 <__udivsi3>
 800119a:	0003      	movs	r3, r0
 800119c:	0019      	movs	r1, r3
 800119e:	0020      	movs	r0, r4
 80011a0:	f7fe ffb2 	bl	8000108 <__udivsi3>
 80011a4:	0003      	movs	r3, r0
 80011a6:	0018      	movs	r0, r3
 80011a8:	f000 f90b 	bl	80013c2 <HAL_SYSTICK_Config>
 80011ac:	1e03      	subs	r3, r0, #0
 80011ae:	d001      	beq.n	80011b4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e00f      	b.n	80011d4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2b03      	cmp	r3, #3
 80011b8:	d80b      	bhi.n	80011d2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011ba:	6879      	ldr	r1, [r7, #4]
 80011bc:	2301      	movs	r3, #1
 80011be:	425b      	negs	r3, r3
 80011c0:	2200      	movs	r2, #0
 80011c2:	0018      	movs	r0, r3
 80011c4:	f000 f8d8 	bl	8001378 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011c8:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <HAL_InitTick+0x64>)
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80011ce:	2300      	movs	r3, #0
 80011d0:	e000      	b.n	80011d4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
}
 80011d4:	0018      	movs	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	b003      	add	sp, #12
 80011da:	bd90      	pop	{r4, r7, pc}
 80011dc:	20000000 	.word	0x20000000
 80011e0:	20000008 	.word	0x20000008
 80011e4:	20000004 	.word	0x20000004

080011e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011ec:	4b05      	ldr	r3, [pc, #20]	@ (8001204 <HAL_IncTick+0x1c>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	001a      	movs	r2, r3
 80011f2:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <HAL_IncTick+0x20>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	18d2      	adds	r2, r2, r3
 80011f8:	4b03      	ldr	r3, [pc, #12]	@ (8001208 <HAL_IncTick+0x20>)
 80011fa:	601a      	str	r2, [r3, #0]
}
 80011fc:	46c0      	nop			@ (mov r8, r8)
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	46c0      	nop			@ (mov r8, r8)
 8001204:	20000008 	.word	0x20000008
 8001208:	20000148 	.word	0x20000148

0800120c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  return uwTick;
 8001210:	4b02      	ldr	r3, [pc, #8]	@ (800121c <HAL_GetTick+0x10>)
 8001212:	681b      	ldr	r3, [r3, #0]
}
 8001214:	0018      	movs	r0, r3
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	46c0      	nop			@ (mov r8, r8)
 800121c:	20000148 	.word	0x20000148

08001220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	0002      	movs	r2, r0
 8001228:	1dfb      	adds	r3, r7, #7
 800122a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800122c:	1dfb      	adds	r3, r7, #7
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b7f      	cmp	r3, #127	@ 0x7f
 8001232:	d809      	bhi.n	8001248 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001234:	1dfb      	adds	r3, r7, #7
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	001a      	movs	r2, r3
 800123a:	231f      	movs	r3, #31
 800123c:	401a      	ands	r2, r3
 800123e:	4b04      	ldr	r3, [pc, #16]	@ (8001250 <__NVIC_EnableIRQ+0x30>)
 8001240:	2101      	movs	r1, #1
 8001242:	4091      	lsls	r1, r2
 8001244:	000a      	movs	r2, r1
 8001246:	601a      	str	r2, [r3, #0]
  }
}
 8001248:	46c0      	nop			@ (mov r8, r8)
 800124a:	46bd      	mov	sp, r7
 800124c:	b002      	add	sp, #8
 800124e:	bd80      	pop	{r7, pc}
 8001250:	e000e100 	.word	0xe000e100

08001254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001254:	b590      	push	{r4, r7, lr}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	0002      	movs	r2, r0
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	1dfb      	adds	r3, r7, #7
 8001260:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001262:	1dfb      	adds	r3, r7, #7
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b7f      	cmp	r3, #127	@ 0x7f
 8001268:	d828      	bhi.n	80012bc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800126a:	4a2f      	ldr	r2, [pc, #188]	@ (8001328 <__NVIC_SetPriority+0xd4>)
 800126c:	1dfb      	adds	r3, r7, #7
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b25b      	sxtb	r3, r3
 8001272:	089b      	lsrs	r3, r3, #2
 8001274:	33c0      	adds	r3, #192	@ 0xc0
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	589b      	ldr	r3, [r3, r2]
 800127a:	1dfa      	adds	r2, r7, #7
 800127c:	7812      	ldrb	r2, [r2, #0]
 800127e:	0011      	movs	r1, r2
 8001280:	2203      	movs	r2, #3
 8001282:	400a      	ands	r2, r1
 8001284:	00d2      	lsls	r2, r2, #3
 8001286:	21ff      	movs	r1, #255	@ 0xff
 8001288:	4091      	lsls	r1, r2
 800128a:	000a      	movs	r2, r1
 800128c:	43d2      	mvns	r2, r2
 800128e:	401a      	ands	r2, r3
 8001290:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	019b      	lsls	r3, r3, #6
 8001296:	22ff      	movs	r2, #255	@ 0xff
 8001298:	401a      	ands	r2, r3
 800129a:	1dfb      	adds	r3, r7, #7
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	0018      	movs	r0, r3
 80012a0:	2303      	movs	r3, #3
 80012a2:	4003      	ands	r3, r0
 80012a4:	00db      	lsls	r3, r3, #3
 80012a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012a8:	481f      	ldr	r0, [pc, #124]	@ (8001328 <__NVIC_SetPriority+0xd4>)
 80012aa:	1dfb      	adds	r3, r7, #7
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	b25b      	sxtb	r3, r3
 80012b0:	089b      	lsrs	r3, r3, #2
 80012b2:	430a      	orrs	r2, r1
 80012b4:	33c0      	adds	r3, #192	@ 0xc0
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012ba:	e031      	b.n	8001320 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012bc:	4a1b      	ldr	r2, [pc, #108]	@ (800132c <__NVIC_SetPriority+0xd8>)
 80012be:	1dfb      	adds	r3, r7, #7
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	0019      	movs	r1, r3
 80012c4:	230f      	movs	r3, #15
 80012c6:	400b      	ands	r3, r1
 80012c8:	3b08      	subs	r3, #8
 80012ca:	089b      	lsrs	r3, r3, #2
 80012cc:	3306      	adds	r3, #6
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	18d3      	adds	r3, r2, r3
 80012d2:	3304      	adds	r3, #4
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	1dfa      	adds	r2, r7, #7
 80012d8:	7812      	ldrb	r2, [r2, #0]
 80012da:	0011      	movs	r1, r2
 80012dc:	2203      	movs	r2, #3
 80012de:	400a      	ands	r2, r1
 80012e0:	00d2      	lsls	r2, r2, #3
 80012e2:	21ff      	movs	r1, #255	@ 0xff
 80012e4:	4091      	lsls	r1, r2
 80012e6:	000a      	movs	r2, r1
 80012e8:	43d2      	mvns	r2, r2
 80012ea:	401a      	ands	r2, r3
 80012ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	019b      	lsls	r3, r3, #6
 80012f2:	22ff      	movs	r2, #255	@ 0xff
 80012f4:	401a      	ands	r2, r3
 80012f6:	1dfb      	adds	r3, r7, #7
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	0018      	movs	r0, r3
 80012fc:	2303      	movs	r3, #3
 80012fe:	4003      	ands	r3, r0
 8001300:	00db      	lsls	r3, r3, #3
 8001302:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001304:	4809      	ldr	r0, [pc, #36]	@ (800132c <__NVIC_SetPriority+0xd8>)
 8001306:	1dfb      	adds	r3, r7, #7
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	001c      	movs	r4, r3
 800130c:	230f      	movs	r3, #15
 800130e:	4023      	ands	r3, r4
 8001310:	3b08      	subs	r3, #8
 8001312:	089b      	lsrs	r3, r3, #2
 8001314:	430a      	orrs	r2, r1
 8001316:	3306      	adds	r3, #6
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	18c3      	adds	r3, r0, r3
 800131c:	3304      	adds	r3, #4
 800131e:	601a      	str	r2, [r3, #0]
}
 8001320:	46c0      	nop			@ (mov r8, r8)
 8001322:	46bd      	mov	sp, r7
 8001324:	b003      	add	sp, #12
 8001326:	bd90      	pop	{r4, r7, pc}
 8001328:	e000e100 	.word	0xe000e100
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	1e5a      	subs	r2, r3, #1
 800133c:	2380      	movs	r3, #128	@ 0x80
 800133e:	045b      	lsls	r3, r3, #17
 8001340:	429a      	cmp	r2, r3
 8001342:	d301      	bcc.n	8001348 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001344:	2301      	movs	r3, #1
 8001346:	e010      	b.n	800136a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001348:	4b0a      	ldr	r3, [pc, #40]	@ (8001374 <SysTick_Config+0x44>)
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	3a01      	subs	r2, #1
 800134e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001350:	2301      	movs	r3, #1
 8001352:	425b      	negs	r3, r3
 8001354:	2103      	movs	r1, #3
 8001356:	0018      	movs	r0, r3
 8001358:	f7ff ff7c 	bl	8001254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800135c:	4b05      	ldr	r3, [pc, #20]	@ (8001374 <SysTick_Config+0x44>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001362:	4b04      	ldr	r3, [pc, #16]	@ (8001374 <SysTick_Config+0x44>)
 8001364:	2207      	movs	r2, #7
 8001366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001368:	2300      	movs	r3, #0
}
 800136a:	0018      	movs	r0, r3
 800136c:	46bd      	mov	sp, r7
 800136e:	b002      	add	sp, #8
 8001370:	bd80      	pop	{r7, pc}
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	e000e010 	.word	0xe000e010

08001378 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	607a      	str	r2, [r7, #4]
 8001382:	210f      	movs	r1, #15
 8001384:	187b      	adds	r3, r7, r1
 8001386:	1c02      	adds	r2, r0, #0
 8001388:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800138a:	68ba      	ldr	r2, [r7, #8]
 800138c:	187b      	adds	r3, r7, r1
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	b25b      	sxtb	r3, r3
 8001392:	0011      	movs	r1, r2
 8001394:	0018      	movs	r0, r3
 8001396:	f7ff ff5d 	bl	8001254 <__NVIC_SetPriority>
}
 800139a:	46c0      	nop			@ (mov r8, r8)
 800139c:	46bd      	mov	sp, r7
 800139e:	b004      	add	sp, #16
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	0002      	movs	r2, r0
 80013aa:	1dfb      	adds	r3, r7, #7
 80013ac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ae:	1dfb      	adds	r3, r7, #7
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	b25b      	sxtb	r3, r3
 80013b4:	0018      	movs	r0, r3
 80013b6:	f7ff ff33 	bl	8001220 <__NVIC_EnableIRQ>
}
 80013ba:	46c0      	nop			@ (mov r8, r8)
 80013bc:	46bd      	mov	sp, r7
 80013be:	b002      	add	sp, #8
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	0018      	movs	r0, r3
 80013ce:	f7ff ffaf 	bl	8001330 <SysTick_Config>
 80013d2:	0003      	movs	r3, r0
}
 80013d4:	0018      	movs	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	b002      	add	sp, #8
 80013da:	bd80      	pop	{r7, pc}

080013dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013e6:	2300      	movs	r3, #0
 80013e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ea:	e155      	b.n	8001698 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2101      	movs	r1, #1
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	4091      	lsls	r1, r2
 80013f6:	000a      	movs	r2, r1
 80013f8:	4013      	ands	r3, r2
 80013fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d100      	bne.n	8001404 <HAL_GPIO_Init+0x28>
 8001402:	e146      	b.n	8001692 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	2203      	movs	r2, #3
 800140a:	4013      	ands	r3, r2
 800140c:	2b01      	cmp	r3, #1
 800140e:	d005      	beq.n	800141c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	2203      	movs	r2, #3
 8001416:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001418:	2b02      	cmp	r3, #2
 800141a:	d130      	bne.n	800147e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	2203      	movs	r2, #3
 8001428:	409a      	lsls	r2, r3
 800142a:	0013      	movs	r3, r2
 800142c:	43da      	mvns	r2, r3
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	4013      	ands	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	68da      	ldr	r2, [r3, #12]
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	409a      	lsls	r2, r3
 800143e:	0013      	movs	r3, r2
 8001440:	693a      	ldr	r2, [r7, #16]
 8001442:	4313      	orrs	r3, r2
 8001444:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	693a      	ldr	r2, [r7, #16]
 800144a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001452:	2201      	movs	r2, #1
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	409a      	lsls	r2, r3
 8001458:	0013      	movs	r3, r2
 800145a:	43da      	mvns	r2, r3
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	4013      	ands	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	091b      	lsrs	r3, r3, #4
 8001468:	2201      	movs	r2, #1
 800146a:	401a      	ands	r2, r3
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	409a      	lsls	r2, r3
 8001470:	0013      	movs	r3, r2
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	4313      	orrs	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	2203      	movs	r2, #3
 8001484:	4013      	ands	r3, r2
 8001486:	2b03      	cmp	r3, #3
 8001488:	d017      	beq.n	80014ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	2203      	movs	r2, #3
 8001496:	409a      	lsls	r2, r3
 8001498:	0013      	movs	r3, r2
 800149a:	43da      	mvns	r2, r3
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	4013      	ands	r3, r2
 80014a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	689a      	ldr	r2, [r3, #8]
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	409a      	lsls	r2, r3
 80014ac:	0013      	movs	r3, r2
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	2203      	movs	r2, #3
 80014c0:	4013      	ands	r3, r2
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d123      	bne.n	800150e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	08da      	lsrs	r2, r3, #3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	3208      	adds	r2, #8
 80014ce:	0092      	lsls	r2, r2, #2
 80014d0:	58d3      	ldr	r3, [r2, r3]
 80014d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	2207      	movs	r2, #7
 80014d8:	4013      	ands	r3, r2
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	220f      	movs	r2, #15
 80014de:	409a      	lsls	r2, r3
 80014e0:	0013      	movs	r3, r2
 80014e2:	43da      	mvns	r2, r3
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	4013      	ands	r3, r2
 80014e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	691a      	ldr	r2, [r3, #16]
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	2107      	movs	r1, #7
 80014f2:	400b      	ands	r3, r1
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	409a      	lsls	r2, r3
 80014f8:	0013      	movs	r3, r2
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	08da      	lsrs	r2, r3, #3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3208      	adds	r2, #8
 8001508:	0092      	lsls	r2, r2, #2
 800150a:	6939      	ldr	r1, [r7, #16]
 800150c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	2203      	movs	r2, #3
 800151a:	409a      	lsls	r2, r3
 800151c:	0013      	movs	r3, r2
 800151e:	43da      	mvns	r2, r3
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	4013      	ands	r3, r2
 8001524:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	2203      	movs	r2, #3
 800152c:	401a      	ands	r2, r3
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	409a      	lsls	r2, r3
 8001534:	0013      	movs	r3, r2
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	4313      	orrs	r3, r2
 800153a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685a      	ldr	r2, [r3, #4]
 8001546:	23c0      	movs	r3, #192	@ 0xc0
 8001548:	029b      	lsls	r3, r3, #10
 800154a:	4013      	ands	r3, r2
 800154c:	d100      	bne.n	8001550 <HAL_GPIO_Init+0x174>
 800154e:	e0a0      	b.n	8001692 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001550:	4b57      	ldr	r3, [pc, #348]	@ (80016b0 <HAL_GPIO_Init+0x2d4>)
 8001552:	699a      	ldr	r2, [r3, #24]
 8001554:	4b56      	ldr	r3, [pc, #344]	@ (80016b0 <HAL_GPIO_Init+0x2d4>)
 8001556:	2101      	movs	r1, #1
 8001558:	430a      	orrs	r2, r1
 800155a:	619a      	str	r2, [r3, #24]
 800155c:	4b54      	ldr	r3, [pc, #336]	@ (80016b0 <HAL_GPIO_Init+0x2d4>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	2201      	movs	r2, #1
 8001562:	4013      	ands	r3, r2
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001568:	4a52      	ldr	r2, [pc, #328]	@ (80016b4 <HAL_GPIO_Init+0x2d8>)
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	089b      	lsrs	r3, r3, #2
 800156e:	3302      	adds	r3, #2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	589b      	ldr	r3, [r3, r2]
 8001574:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	2203      	movs	r2, #3
 800157a:	4013      	ands	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	220f      	movs	r2, #15
 8001580:	409a      	lsls	r2, r3
 8001582:	0013      	movs	r3, r2
 8001584:	43da      	mvns	r2, r3
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	4013      	ands	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	2390      	movs	r3, #144	@ 0x90
 8001590:	05db      	lsls	r3, r3, #23
 8001592:	429a      	cmp	r2, r3
 8001594:	d019      	beq.n	80015ca <HAL_GPIO_Init+0x1ee>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a47      	ldr	r2, [pc, #284]	@ (80016b8 <HAL_GPIO_Init+0x2dc>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d013      	beq.n	80015c6 <HAL_GPIO_Init+0x1ea>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a46      	ldr	r2, [pc, #280]	@ (80016bc <HAL_GPIO_Init+0x2e0>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d00d      	beq.n	80015c2 <HAL_GPIO_Init+0x1e6>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a45      	ldr	r2, [pc, #276]	@ (80016c0 <HAL_GPIO_Init+0x2e4>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d007      	beq.n	80015be <HAL_GPIO_Init+0x1e2>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a44      	ldr	r2, [pc, #272]	@ (80016c4 <HAL_GPIO_Init+0x2e8>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d101      	bne.n	80015ba <HAL_GPIO_Init+0x1de>
 80015b6:	2304      	movs	r3, #4
 80015b8:	e008      	b.n	80015cc <HAL_GPIO_Init+0x1f0>
 80015ba:	2305      	movs	r3, #5
 80015bc:	e006      	b.n	80015cc <HAL_GPIO_Init+0x1f0>
 80015be:	2303      	movs	r3, #3
 80015c0:	e004      	b.n	80015cc <HAL_GPIO_Init+0x1f0>
 80015c2:	2302      	movs	r3, #2
 80015c4:	e002      	b.n	80015cc <HAL_GPIO_Init+0x1f0>
 80015c6:	2301      	movs	r3, #1
 80015c8:	e000      	b.n	80015cc <HAL_GPIO_Init+0x1f0>
 80015ca:	2300      	movs	r3, #0
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	2103      	movs	r1, #3
 80015d0:	400a      	ands	r2, r1
 80015d2:	0092      	lsls	r2, r2, #2
 80015d4:	4093      	lsls	r3, r2
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	4313      	orrs	r3, r2
 80015da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015dc:	4935      	ldr	r1, [pc, #212]	@ (80016b4 <HAL_GPIO_Init+0x2d8>)
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	089b      	lsrs	r3, r3, #2
 80015e2:	3302      	adds	r3, #2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015ea:	4b37      	ldr	r3, [pc, #220]	@ (80016c8 <HAL_GPIO_Init+0x2ec>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	43da      	mvns	r2, r3
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	4013      	ands	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	2380      	movs	r3, #128	@ 0x80
 8001600:	035b      	lsls	r3, r3, #13
 8001602:	4013      	ands	r3, r2
 8001604:	d003      	beq.n	800160e <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	4313      	orrs	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800160e:	4b2e      	ldr	r3, [pc, #184]	@ (80016c8 <HAL_GPIO_Init+0x2ec>)
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001614:	4b2c      	ldr	r3, [pc, #176]	@ (80016c8 <HAL_GPIO_Init+0x2ec>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	43da      	mvns	r2, r3
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	4013      	ands	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	2380      	movs	r3, #128	@ 0x80
 800162a:	039b      	lsls	r3, r3, #14
 800162c:	4013      	ands	r3, r2
 800162e:	d003      	beq.n	8001638 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	4313      	orrs	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001638:	4b23      	ldr	r3, [pc, #140]	@ (80016c8 <HAL_GPIO_Init+0x2ec>)
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800163e:	4b22      	ldr	r3, [pc, #136]	@ (80016c8 <HAL_GPIO_Init+0x2ec>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	43da      	mvns	r2, r3
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	4013      	ands	r3, r2
 800164c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685a      	ldr	r2, [r3, #4]
 8001652:	2380      	movs	r3, #128	@ 0x80
 8001654:	029b      	lsls	r3, r3, #10
 8001656:	4013      	ands	r3, r2
 8001658:	d003      	beq.n	8001662 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4313      	orrs	r3, r2
 8001660:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001662:	4b19      	ldr	r3, [pc, #100]	@ (80016c8 <HAL_GPIO_Init+0x2ec>)
 8001664:	693a      	ldr	r2, [r7, #16]
 8001666:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001668:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <HAL_GPIO_Init+0x2ec>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	43da      	mvns	r2, r3
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	4013      	ands	r3, r2
 8001676:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	025b      	lsls	r3, r3, #9
 8001680:	4013      	ands	r3, r2
 8001682:	d003      	beq.n	800168c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4313      	orrs	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800168c:	4b0e      	ldr	r3, [pc, #56]	@ (80016c8 <HAL_GPIO_Init+0x2ec>)
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	3301      	adds	r3, #1
 8001696:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	40da      	lsrs	r2, r3
 80016a0:	1e13      	subs	r3, r2, #0
 80016a2:	d000      	beq.n	80016a6 <HAL_GPIO_Init+0x2ca>
 80016a4:	e6a2      	b.n	80013ec <HAL_GPIO_Init+0x10>
  } 
}
 80016a6:	46c0      	nop			@ (mov r8, r8)
 80016a8:	46c0      	nop			@ (mov r8, r8)
 80016aa:	46bd      	mov	sp, r7
 80016ac:	b006      	add	sp, #24
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40010000 	.word	0x40010000
 80016b8:	48000400 	.word	0x48000400
 80016bc:	48000800 	.word	0x48000800
 80016c0:	48000c00 	.word	0x48000c00
 80016c4:	48001000 	.word	0x48001000
 80016c8:	40010400 	.word	0x40010400

080016cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	0008      	movs	r0, r1
 80016d6:	0011      	movs	r1, r2
 80016d8:	1cbb      	adds	r3, r7, #2
 80016da:	1c02      	adds	r2, r0, #0
 80016dc:	801a      	strh	r2, [r3, #0]
 80016de:	1c7b      	adds	r3, r7, #1
 80016e0:	1c0a      	adds	r2, r1, #0
 80016e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016e4:	1c7b      	adds	r3, r7, #1
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d004      	beq.n	80016f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016ec:	1cbb      	adds	r3, r7, #2
 80016ee:	881a      	ldrh	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016f4:	e003      	b.n	80016fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016f6:	1cbb      	adds	r3, r7, #2
 80016f8:	881a      	ldrh	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016fe:	46c0      	nop			@ (mov r8, r8)
 8001700:	46bd      	mov	sp, r7
 8001702:	b002      	add	sp, #8
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e082      	b.n	8001820 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2241      	movs	r2, #65	@ 0x41
 800171e:	5c9b      	ldrb	r3, [r3, r2]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	2b00      	cmp	r3, #0
 8001724:	d107      	bne.n	8001736 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2240      	movs	r2, #64	@ 0x40
 800172a:	2100      	movs	r1, #0
 800172c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	0018      	movs	r0, r3
 8001732:	f7ff fbf7 	bl	8000f24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2241      	movs	r2, #65	@ 0x41
 800173a:	2124      	movs	r1, #36	@ 0x24
 800173c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2101      	movs	r1, #1
 800174a:	438a      	bics	r2, r1
 800174c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4934      	ldr	r1, [pc, #208]	@ (8001828 <HAL_I2C_Init+0x120>)
 8001758:	400a      	ands	r2, r1
 800175a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	689a      	ldr	r2, [r3, #8]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4931      	ldr	r1, [pc, #196]	@ (800182c <HAL_I2C_Init+0x124>)
 8001768:	400a      	ands	r2, r1
 800176a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d108      	bne.n	8001786 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	689a      	ldr	r2, [r3, #8]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2180      	movs	r1, #128	@ 0x80
 800177e:	0209      	lsls	r1, r1, #8
 8001780:	430a      	orrs	r2, r1
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	e007      	b.n	8001796 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	689a      	ldr	r2, [r3, #8]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2184      	movs	r1, #132	@ 0x84
 8001790:	0209      	lsls	r1, r1, #8
 8001792:	430a      	orrs	r2, r1
 8001794:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	2b02      	cmp	r3, #2
 800179c:	d104      	bne.n	80017a8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2280      	movs	r2, #128	@ 0x80
 80017a4:	0112      	lsls	r2, r2, #4
 80017a6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	685a      	ldr	r2, [r3, #4]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	491f      	ldr	r1, [pc, #124]	@ (8001830 <HAL_I2C_Init+0x128>)
 80017b4:	430a      	orrs	r2, r1
 80017b6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	68da      	ldr	r2, [r3, #12]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	491a      	ldr	r1, [pc, #104]	@ (800182c <HAL_I2C_Init+0x124>)
 80017c4:	400a      	ands	r2, r1
 80017c6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	691a      	ldr	r2, [r3, #16]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	431a      	orrs	r2, r3
 80017d2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	430a      	orrs	r2, r1
 80017e0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	69d9      	ldr	r1, [r3, #28]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a1a      	ldr	r2, [r3, #32]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2101      	movs	r1, #1
 80017fe:	430a      	orrs	r2, r1
 8001800:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2200      	movs	r2, #0
 8001806:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2241      	movs	r2, #65	@ 0x41
 800180c:	2120      	movs	r1, #32
 800180e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2242      	movs	r2, #66	@ 0x42
 800181a:	2100      	movs	r1, #0
 800181c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	0018      	movs	r0, r3
 8001822:	46bd      	mov	sp, r7
 8001824:	b002      	add	sp, #8
 8001826:	bd80      	pop	{r7, pc}
 8001828:	f0ffffff 	.word	0xf0ffffff
 800182c:	ffff7fff 	.word	0xffff7fff
 8001830:	02008000 	.word	0x02008000

08001834 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b089      	sub	sp, #36	@ 0x24
 8001838:	af02      	add	r7, sp, #8
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	000c      	movs	r4, r1
 800183e:	0010      	movs	r0, r2
 8001840:	0019      	movs	r1, r3
 8001842:	230a      	movs	r3, #10
 8001844:	18fb      	adds	r3, r7, r3
 8001846:	1c22      	adds	r2, r4, #0
 8001848:	801a      	strh	r2, [r3, #0]
 800184a:	2308      	movs	r3, #8
 800184c:	18fb      	adds	r3, r7, r3
 800184e:	1c02      	adds	r2, r0, #0
 8001850:	801a      	strh	r2, [r3, #0]
 8001852:	1dbb      	adds	r3, r7, #6
 8001854:	1c0a      	adds	r2, r1, #0
 8001856:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2241      	movs	r2, #65	@ 0x41
 800185c:	5c9b      	ldrb	r3, [r3, r2]
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2b20      	cmp	r3, #32
 8001862:	d000      	beq.n	8001866 <HAL_I2C_Mem_Read+0x32>
 8001864:	e110      	b.n	8001a88 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001868:	2b00      	cmp	r3, #0
 800186a:	d004      	beq.n	8001876 <HAL_I2C_Mem_Read+0x42>
 800186c:	232c      	movs	r3, #44	@ 0x2c
 800186e:	18fb      	adds	r3, r7, r3
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d105      	bne.n	8001882 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2280      	movs	r2, #128	@ 0x80
 800187a:	0092      	lsls	r2, r2, #2
 800187c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e103      	b.n	8001a8a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2240      	movs	r2, #64	@ 0x40
 8001886:	5c9b      	ldrb	r3, [r3, r2]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d101      	bne.n	8001890 <HAL_I2C_Mem_Read+0x5c>
 800188c:	2302      	movs	r3, #2
 800188e:	e0fc      	b.n	8001a8a <HAL_I2C_Mem_Read+0x256>
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2240      	movs	r2, #64	@ 0x40
 8001894:	2101      	movs	r1, #1
 8001896:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001898:	f7ff fcb8 	bl	800120c <HAL_GetTick>
 800189c:	0003      	movs	r3, r0
 800189e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	0219      	lsls	r1, r3, #8
 80018a4:	68f8      	ldr	r0, [r7, #12]
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	2319      	movs	r3, #25
 80018ac:	2201      	movs	r2, #1
 80018ae:	f000 f979 	bl	8001ba4 <I2C_WaitOnFlagUntilTimeout>
 80018b2:	1e03      	subs	r3, r0, #0
 80018b4:	d001      	beq.n	80018ba <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e0e7      	b.n	8001a8a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2241      	movs	r2, #65	@ 0x41
 80018be:	2122      	movs	r1, #34	@ 0x22
 80018c0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2242      	movs	r2, #66	@ 0x42
 80018c6:	2140      	movs	r1, #64	@ 0x40
 80018c8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2200      	movs	r2, #0
 80018ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	222c      	movs	r2, #44	@ 0x2c
 80018da:	18ba      	adds	r2, r7, r2
 80018dc:	8812      	ldrh	r2, [r2, #0]
 80018de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2200      	movs	r2, #0
 80018e4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018e6:	1dbb      	adds	r3, r7, #6
 80018e8:	881c      	ldrh	r4, [r3, #0]
 80018ea:	2308      	movs	r3, #8
 80018ec:	18fb      	adds	r3, r7, r3
 80018ee:	881a      	ldrh	r2, [r3, #0]
 80018f0:	230a      	movs	r3, #10
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	8819      	ldrh	r1, [r3, #0]
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	9301      	str	r3, [sp, #4]
 80018fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	0023      	movs	r3, r4
 8001902:	f000 f8cb 	bl	8001a9c <I2C_RequestMemoryRead>
 8001906:	1e03      	subs	r3, r0, #0
 8001908:	d005      	beq.n	8001916 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	2240      	movs	r2, #64	@ 0x40
 800190e:	2100      	movs	r1, #0
 8001910:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e0b9      	b.n	8001a8a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800191a:	b29b      	uxth	r3, r3
 800191c:	2bff      	cmp	r3, #255	@ 0xff
 800191e:	d911      	bls.n	8001944 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	22ff      	movs	r2, #255	@ 0xff
 8001924:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800192a:	b2da      	uxtb	r2, r3
 800192c:	2380      	movs	r3, #128	@ 0x80
 800192e:	045c      	lsls	r4, r3, #17
 8001930:	230a      	movs	r3, #10
 8001932:	18fb      	adds	r3, r7, r3
 8001934:	8819      	ldrh	r1, [r3, #0]
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	4b56      	ldr	r3, [pc, #344]	@ (8001a94 <HAL_I2C_Mem_Read+0x260>)
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	0023      	movs	r3, r4
 800193e:	f000 fb01 	bl	8001f44 <I2C_TransferConfig>
 8001942:	e012      	b.n	800196a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001948:	b29a      	uxth	r2, r3
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001952:	b2da      	uxtb	r2, r3
 8001954:	2380      	movs	r3, #128	@ 0x80
 8001956:	049c      	lsls	r4, r3, #18
 8001958:	230a      	movs	r3, #10
 800195a:	18fb      	adds	r3, r7, r3
 800195c:	8819      	ldrh	r1, [r3, #0]
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	4b4c      	ldr	r3, [pc, #304]	@ (8001a94 <HAL_I2C_Mem_Read+0x260>)
 8001962:	9300      	str	r3, [sp, #0]
 8001964:	0023      	movs	r3, r4
 8001966:	f000 faed 	bl	8001f44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800196a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800196c:	68f8      	ldr	r0, [r7, #12]
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	0013      	movs	r3, r2
 8001974:	2200      	movs	r2, #0
 8001976:	2104      	movs	r1, #4
 8001978:	f000 f914 	bl	8001ba4 <I2C_WaitOnFlagUntilTimeout>
 800197c:	1e03      	subs	r3, r0, #0
 800197e:	d001      	beq.n	8001984 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e082      	b.n	8001a8a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800198e:	b2d2      	uxtb	r2, r2
 8001990:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001996:	1c5a      	adds	r2, r3, #1
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019a0:	3b01      	subs	r3, #1
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	3b01      	subs	r3, #1
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d03a      	beq.n	8001a36 <HAL_I2C_Mem_Read+0x202>
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d136      	bne.n	8001a36 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	0013      	movs	r3, r2
 80019d2:	2200      	movs	r2, #0
 80019d4:	2180      	movs	r1, #128	@ 0x80
 80019d6:	f000 f8e5 	bl	8001ba4 <I2C_WaitOnFlagUntilTimeout>
 80019da:	1e03      	subs	r3, r0, #0
 80019dc:	d001      	beq.n	80019e2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e053      	b.n	8001a8a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	2bff      	cmp	r3, #255	@ 0xff
 80019ea:	d911      	bls.n	8001a10 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	22ff      	movs	r2, #255	@ 0xff
 80019f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019f6:	b2da      	uxtb	r2, r3
 80019f8:	2380      	movs	r3, #128	@ 0x80
 80019fa:	045c      	lsls	r4, r3, #17
 80019fc:	230a      	movs	r3, #10
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	8819      	ldrh	r1, [r3, #0]
 8001a02:	68f8      	ldr	r0, [r7, #12]
 8001a04:	2300      	movs	r3, #0
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	0023      	movs	r3, r4
 8001a0a:	f000 fa9b 	bl	8001f44 <I2C_TransferConfig>
 8001a0e:	e012      	b.n	8001a36 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	2380      	movs	r3, #128	@ 0x80
 8001a22:	049c      	lsls	r4, r3, #18
 8001a24:	230a      	movs	r3, #10
 8001a26:	18fb      	adds	r3, r7, r3
 8001a28:	8819      	ldrh	r1, [r3, #0]
 8001a2a:	68f8      	ldr	r0, [r7, #12]
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	0023      	movs	r3, r4
 8001a32:	f000 fa87 	bl	8001f44 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d194      	bne.n	800196a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	0018      	movs	r0, r3
 8001a48:	f000 f940 	bl	8001ccc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a4c:	1e03      	subs	r3, r0, #0
 8001a4e:	d001      	beq.n	8001a54 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e01a      	b.n	8001a8a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2220      	movs	r2, #32
 8001a5a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	490c      	ldr	r1, [pc, #48]	@ (8001a98 <HAL_I2C_Mem_Read+0x264>)
 8001a68:	400a      	ands	r2, r1
 8001a6a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2241      	movs	r2, #65	@ 0x41
 8001a70:	2120      	movs	r1, #32
 8001a72:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2242      	movs	r2, #66	@ 0x42
 8001a78:	2100      	movs	r1, #0
 8001a7a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2240      	movs	r2, #64	@ 0x40
 8001a80:	2100      	movs	r1, #0
 8001a82:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a84:	2300      	movs	r3, #0
 8001a86:	e000      	b.n	8001a8a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001a88:	2302      	movs	r3, #2
  }
}
 8001a8a:	0018      	movs	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	b007      	add	sp, #28
 8001a90:	bd90      	pop	{r4, r7, pc}
 8001a92:	46c0      	nop			@ (mov r8, r8)
 8001a94:	80002400 	.word	0x80002400
 8001a98:	fe00e800 	.word	0xfe00e800

08001a9c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001a9c:	b5b0      	push	{r4, r5, r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af02      	add	r7, sp, #8
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	000c      	movs	r4, r1
 8001aa6:	0010      	movs	r0, r2
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	250a      	movs	r5, #10
 8001aac:	197b      	adds	r3, r7, r5
 8001aae:	1c22      	adds	r2, r4, #0
 8001ab0:	801a      	strh	r2, [r3, #0]
 8001ab2:	2308      	movs	r3, #8
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	1c02      	adds	r2, r0, #0
 8001ab8:	801a      	strh	r2, [r3, #0]
 8001aba:	1dbb      	adds	r3, r7, #6
 8001abc:	1c0a      	adds	r2, r1, #0
 8001abe:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001ac0:	1dbb      	adds	r3, r7, #6
 8001ac2:	881b      	ldrh	r3, [r3, #0]
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	197b      	adds	r3, r7, r5
 8001ac8:	8819      	ldrh	r1, [r3, #0]
 8001aca:	68f8      	ldr	r0, [r7, #12]
 8001acc:	4b23      	ldr	r3, [pc, #140]	@ (8001b5c <I2C_RequestMemoryRead+0xc0>)
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f000 fa37 	bl	8001f44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ad8:	6a39      	ldr	r1, [r7, #32]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	0018      	movs	r0, r3
 8001ade:	f000 f8af 	bl	8001c40 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ae2:	1e03      	subs	r3, r0, #0
 8001ae4:	d001      	beq.n	8001aea <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e033      	b.n	8001b52 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001aea:	1dbb      	adds	r3, r7, #6
 8001aec:	881b      	ldrh	r3, [r3, #0]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d107      	bne.n	8001b02 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001af2:	2308      	movs	r3, #8
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	881b      	ldrh	r3, [r3, #0]
 8001af8:	b2da      	uxtb	r2, r3
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b00:	e019      	b.n	8001b36 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001b02:	2308      	movs	r3, #8
 8001b04:	18fb      	adds	r3, r7, r3
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	0a1b      	lsrs	r3, r3, #8
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	b2da      	uxtb	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b16:	6a39      	ldr	r1, [r7, #32]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	f000 f890 	bl	8001c40 <I2C_WaitOnTXISFlagUntilTimeout>
 8001b20:	1e03      	subs	r3, r0, #0
 8001b22:	d001      	beq.n	8001b28 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e014      	b.n	8001b52 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001b28:	2308      	movs	r3, #8
 8001b2a:	18fb      	adds	r3, r7, r3
 8001b2c:	881b      	ldrh	r3, [r3, #0]
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001b36:	6a3a      	ldr	r2, [r7, #32]
 8001b38:	68f8      	ldr	r0, [r7, #12]
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	0013      	movs	r3, r2
 8001b40:	2200      	movs	r2, #0
 8001b42:	2140      	movs	r1, #64	@ 0x40
 8001b44:	f000 f82e 	bl	8001ba4 <I2C_WaitOnFlagUntilTimeout>
 8001b48:	1e03      	subs	r3, r0, #0
 8001b4a:	d001      	beq.n	8001b50 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e000      	b.n	8001b52 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	0018      	movs	r0, r3
 8001b54:	46bd      	mov	sp, r7
 8001b56:	b004      	add	sp, #16
 8001b58:	bdb0      	pop	{r4, r5, r7, pc}
 8001b5a:	46c0      	nop			@ (mov r8, r8)
 8001b5c:	80002000 	.word	0x80002000

08001b60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	2202      	movs	r2, #2
 8001b70:	4013      	ands	r3, r2
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d103      	bne.n	8001b7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	2201      	movs	r2, #1
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d007      	beq.n	8001b9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	699a      	ldr	r2, [r3, #24]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2101      	movs	r1, #1
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	619a      	str	r2, [r3, #24]
  }
}
 8001b9c:	46c0      	nop			@ (mov r8, r8)
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b002      	add	sp, #8
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	603b      	str	r3, [r7, #0]
 8001bb0:	1dfb      	adds	r3, r7, #7
 8001bb2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bb4:	e030      	b.n	8001c18 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	d02d      	beq.n	8001c18 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bbc:	f7ff fb26 	bl	800120c <HAL_GetTick>
 8001bc0:	0002      	movs	r2, r0
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	683a      	ldr	r2, [r7, #0]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d302      	bcc.n	8001bd2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d122      	bne.n	8001c18 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	68ba      	ldr	r2, [r7, #8]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	68ba      	ldr	r2, [r7, #8]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	425a      	negs	r2, r3
 8001be2:	4153      	adcs	r3, r2
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	001a      	movs	r2, r3
 8001be8:	1dfb      	adds	r3, r7, #7
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d113      	bne.n	8001c18 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf4:	2220      	movs	r2, #32
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2241      	movs	r2, #65	@ 0x41
 8001c00:	2120      	movs	r1, #32
 8001c02:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2242      	movs	r2, #66	@ 0x42
 8001c08:	2100      	movs	r1, #0
 8001c0a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2240      	movs	r2, #64	@ 0x40
 8001c10:	2100      	movs	r1, #0
 8001c12:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e00f      	b.n	8001c38 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	68ba      	ldr	r2, [r7, #8]
 8001c20:	4013      	ands	r3, r2
 8001c22:	68ba      	ldr	r2, [r7, #8]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	425a      	negs	r2, r3
 8001c28:	4153      	adcs	r3, r2
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	001a      	movs	r2, r3
 8001c2e:	1dfb      	adds	r3, r7, #7
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d0bf      	beq.n	8001bb6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	0018      	movs	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	b004      	add	sp, #16
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c4c:	e032      	b.n	8001cb4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	68b9      	ldr	r1, [r7, #8]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	0018      	movs	r0, r3
 8001c56:	f000 f87d 	bl	8001d54 <I2C_IsErrorOccurred>
 8001c5a:	1e03      	subs	r3, r0, #0
 8001c5c:	d001      	beq.n	8001c62 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e030      	b.n	8001cc4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	3301      	adds	r3, #1
 8001c66:	d025      	beq.n	8001cb4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c68:	f7ff fad0 	bl	800120c <HAL_GetTick>
 8001c6c:	0002      	movs	r2, r0
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d302      	bcc.n	8001c7e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d11a      	bne.n	8001cb4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	2202      	movs	r2, #2
 8001c86:	4013      	ands	r3, r2
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d013      	beq.n	8001cb4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c90:	2220      	movs	r2, #32
 8001c92:	431a      	orrs	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2241      	movs	r2, #65	@ 0x41
 8001c9c:	2120      	movs	r1, #32
 8001c9e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2242      	movs	r2, #66	@ 0x42
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2240      	movs	r2, #64	@ 0x40
 8001cac:	2100      	movs	r1, #0
 8001cae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e007      	b.n	8001cc4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	2202      	movs	r2, #2
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d1c5      	bne.n	8001c4e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	0018      	movs	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	b004      	add	sp, #16
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cd8:	e02f      	b.n	8001d3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	68b9      	ldr	r1, [r7, #8]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	f000 f837 	bl	8001d54 <I2C_IsErrorOccurred>
 8001ce6:	1e03      	subs	r3, r0, #0
 8001ce8:	d001      	beq.n	8001cee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e02d      	b.n	8001d4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cee:	f7ff fa8d 	bl	800120c <HAL_GetTick>
 8001cf2:	0002      	movs	r2, r0
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	68ba      	ldr	r2, [r7, #8]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d302      	bcc.n	8001d04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d11a      	bne.n	8001d3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	2220      	movs	r2, #32
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	2b20      	cmp	r3, #32
 8001d10:	d013      	beq.n	8001d3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d16:	2220      	movs	r2, #32
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2241      	movs	r2, #65	@ 0x41
 8001d22:	2120      	movs	r1, #32
 8001d24:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2242      	movs	r2, #66	@ 0x42
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2240      	movs	r2, #64	@ 0x40
 8001d32:	2100      	movs	r1, #0
 8001d34:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e007      	b.n	8001d4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	2220      	movs	r2, #32
 8001d42:	4013      	ands	r3, r2
 8001d44:	2b20      	cmp	r3, #32
 8001d46:	d1c8      	bne.n	8001cda <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b004      	add	sp, #16
 8001d50:	bd80      	pop	{r7, pc}
	...

08001d54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08a      	sub	sp, #40	@ 0x28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d60:	2327      	movs	r3, #39	@ 0x27
 8001d62:	18fb      	adds	r3, r7, r3
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	2210      	movs	r2, #16
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	d100      	bne.n	8001d82 <I2C_IsErrorOccurred+0x2e>
 8001d80:	e079      	b.n	8001e76 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2210      	movs	r2, #16
 8001d88:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001d8a:	e057      	b.n	8001e3c <I2C_IsErrorOccurred+0xe8>
 8001d8c:	2227      	movs	r2, #39	@ 0x27
 8001d8e:	18bb      	adds	r3, r7, r2
 8001d90:	18ba      	adds	r2, r7, r2
 8001d92:	7812      	ldrb	r2, [r2, #0]
 8001d94:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	d04f      	beq.n	8001e3c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d9c:	f7ff fa36 	bl	800120c <HAL_GetTick>
 8001da0:	0002      	movs	r2, r0
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	68ba      	ldr	r2, [r7, #8]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d302      	bcc.n	8001db2 <I2C_IsErrorOccurred+0x5e>
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d144      	bne.n	8001e3c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	2380      	movs	r3, #128	@ 0x80
 8001dba:	01db      	lsls	r3, r3, #7
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001dc0:	2013      	movs	r0, #19
 8001dc2:	183b      	adds	r3, r7, r0
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	2142      	movs	r1, #66	@ 0x42
 8001dc8:	5c52      	ldrb	r2, [r2, r1]
 8001dca:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	699a      	ldr	r2, [r3, #24]
 8001dd2:	2380      	movs	r3, #128	@ 0x80
 8001dd4:	021b      	lsls	r3, r3, #8
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	2380      	movs	r3, #128	@ 0x80
 8001dda:	021b      	lsls	r3, r3, #8
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d126      	bne.n	8001e2e <I2C_IsErrorOccurred+0xda>
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	2380      	movs	r3, #128	@ 0x80
 8001de4:	01db      	lsls	r3, r3, #7
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d021      	beq.n	8001e2e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001dea:	183b      	adds	r3, r7, r0
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	2b20      	cmp	r3, #32
 8001df0:	d01d      	beq.n	8001e2e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2180      	movs	r1, #128	@ 0x80
 8001dfe:	01c9      	lsls	r1, r1, #7
 8001e00:	430a      	orrs	r2, r1
 8001e02:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001e04:	f7ff fa02 	bl	800120c <HAL_GetTick>
 8001e08:	0003      	movs	r3, r0
 8001e0a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e0c:	e00f      	b.n	8001e2e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001e0e:	f7ff f9fd 	bl	800120c <HAL_GetTick>
 8001e12:	0002      	movs	r2, r0
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b19      	cmp	r3, #25
 8001e1a:	d908      	bls.n	8001e2e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001e1c:	6a3b      	ldr	r3, [r7, #32]
 8001e1e:	2220      	movs	r2, #32
 8001e20:	4313      	orrs	r3, r2
 8001e22:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001e24:	2327      	movs	r3, #39	@ 0x27
 8001e26:	18fb      	adds	r3, r7, r3
 8001e28:	2201      	movs	r2, #1
 8001e2a:	701a      	strb	r2, [r3, #0]

              break;
 8001e2c:	e006      	b.n	8001e3c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	2220      	movs	r2, #32
 8001e36:	4013      	ands	r3, r2
 8001e38:	2b20      	cmp	r3, #32
 8001e3a:	d1e8      	bne.n	8001e0e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	2220      	movs	r2, #32
 8001e44:	4013      	ands	r3, r2
 8001e46:	2b20      	cmp	r3, #32
 8001e48:	d004      	beq.n	8001e54 <I2C_IsErrorOccurred+0x100>
 8001e4a:	2327      	movs	r3, #39	@ 0x27
 8001e4c:	18fb      	adds	r3, r7, r3
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d09b      	beq.n	8001d8c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001e54:	2327      	movs	r3, #39	@ 0x27
 8001e56:	18fb      	adds	r3, r7, r3
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d103      	bne.n	8001e66 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2220      	movs	r2, #32
 8001e64:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001e66:	6a3b      	ldr	r3, [r7, #32]
 8001e68:	2204      	movs	r2, #4
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001e6e:	2327      	movs	r3, #39	@ 0x27
 8001e70:	18fb      	adds	r3, r7, r3
 8001e72:	2201      	movs	r2, #1
 8001e74:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	2380      	movs	r3, #128	@ 0x80
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	4013      	ands	r3, r2
 8001e86:	d00c      	beq.n	8001ea2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001e88:	6a3b      	ldr	r3, [r7, #32]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2280      	movs	r2, #128	@ 0x80
 8001e96:	0052      	lsls	r2, r2, #1
 8001e98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e9a:	2327      	movs	r3, #39	@ 0x27
 8001e9c:	18fb      	adds	r3, r7, r3
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ea2:	69ba      	ldr	r2, [r7, #24]
 8001ea4:	2380      	movs	r3, #128	@ 0x80
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d00c      	beq.n	8001ec6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001eac:	6a3b      	ldr	r3, [r7, #32]
 8001eae:	2208      	movs	r2, #8
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2280      	movs	r2, #128	@ 0x80
 8001eba:	00d2      	lsls	r2, r2, #3
 8001ebc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ebe:	2327      	movs	r3, #39	@ 0x27
 8001ec0:	18fb      	adds	r3, r7, r3
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	2380      	movs	r3, #128	@ 0x80
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d00c      	beq.n	8001eea <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001ed0:	6a3b      	ldr	r3, [r7, #32]
 8001ed2:	2202      	movs	r2, #2
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2280      	movs	r2, #128	@ 0x80
 8001ede:	0092      	lsls	r2, r2, #2
 8001ee0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ee2:	2327      	movs	r3, #39	@ 0x27
 8001ee4:	18fb      	adds	r3, r7, r3
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001eea:	2327      	movs	r3, #39	@ 0x27
 8001eec:	18fb      	adds	r3, r7, r3
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d01d      	beq.n	8001f30 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	f7ff fe32 	bl	8001b60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	685a      	ldr	r2, [r3, #4]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	490e      	ldr	r1, [pc, #56]	@ (8001f40 <I2C_IsErrorOccurred+0x1ec>)
 8001f08:	400a      	ands	r2, r1
 8001f0a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f10:	6a3b      	ldr	r3, [r7, #32]
 8001f12:	431a      	orrs	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2241      	movs	r2, #65	@ 0x41
 8001f1c:	2120      	movs	r1, #32
 8001f1e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2242      	movs	r2, #66	@ 0x42
 8001f24:	2100      	movs	r1, #0
 8001f26:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2240      	movs	r2, #64	@ 0x40
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001f30:	2327      	movs	r3, #39	@ 0x27
 8001f32:	18fb      	adds	r3, r7, r3
 8001f34:	781b      	ldrb	r3, [r3, #0]
}
 8001f36:	0018      	movs	r0, r3
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	b00a      	add	sp, #40	@ 0x28
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	46c0      	nop			@ (mov r8, r8)
 8001f40:	fe00e800 	.word	0xfe00e800

08001f44 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001f44:	b590      	push	{r4, r7, lr}
 8001f46:	b087      	sub	sp, #28
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	0008      	movs	r0, r1
 8001f4e:	0011      	movs	r1, r2
 8001f50:	607b      	str	r3, [r7, #4]
 8001f52:	240a      	movs	r4, #10
 8001f54:	193b      	adds	r3, r7, r4
 8001f56:	1c02      	adds	r2, r0, #0
 8001f58:	801a      	strh	r2, [r3, #0]
 8001f5a:	2009      	movs	r0, #9
 8001f5c:	183b      	adds	r3, r7, r0
 8001f5e:	1c0a      	adds	r2, r1, #0
 8001f60:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f62:	193b      	adds	r3, r7, r4
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	059b      	lsls	r3, r3, #22
 8001f68:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f6a:	183b      	adds	r3, r7, r0
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	0419      	lsls	r1, r3, #16
 8001f70:	23ff      	movs	r3, #255	@ 0xff
 8001f72:	041b      	lsls	r3, r3, #16
 8001f74:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f76:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	085b      	lsrs	r3, r3, #1
 8001f84:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f8e:	0d51      	lsrs	r1, r2, #21
 8001f90:	2280      	movs	r2, #128	@ 0x80
 8001f92:	00d2      	lsls	r2, r2, #3
 8001f94:	400a      	ands	r2, r1
 8001f96:	4907      	ldr	r1, [pc, #28]	@ (8001fb4 <I2C_TransferConfig+0x70>)
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	43d2      	mvns	r2, r2
 8001f9c:	401a      	ands	r2, r3
 8001f9e:	0011      	movs	r1, r2
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	697a      	ldr	r2, [r7, #20]
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001faa:	46c0      	nop			@ (mov r8, r8)
 8001fac:	46bd      	mov	sp, r7
 8001fae:	b007      	add	sp, #28
 8001fb0:	bd90      	pop	{r4, r7, pc}
 8001fb2:	46c0      	nop			@ (mov r8, r8)
 8001fb4:	03ff63ff 	.word	0x03ff63ff

08001fb8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2241      	movs	r2, #65	@ 0x41
 8001fc6:	5c9b      	ldrb	r3, [r3, r2]
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b20      	cmp	r3, #32
 8001fcc:	d138      	bne.n	8002040 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2240      	movs	r2, #64	@ 0x40
 8001fd2:	5c9b      	ldrb	r3, [r3, r2]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d101      	bne.n	8001fdc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001fd8:	2302      	movs	r3, #2
 8001fda:	e032      	b.n	8002042 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2240      	movs	r2, #64	@ 0x40
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2241      	movs	r2, #65	@ 0x41
 8001fe8:	2124      	movs	r1, #36	@ 0x24
 8001fea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	438a      	bics	r2, r1
 8001ffa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4911      	ldr	r1, [pc, #68]	@ (800204c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002008:	400a      	ands	r2, r1
 800200a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6819      	ldr	r1, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	430a      	orrs	r2, r1
 800201a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2101      	movs	r1, #1
 8002028:	430a      	orrs	r2, r1
 800202a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2241      	movs	r2, #65	@ 0x41
 8002030:	2120      	movs	r1, #32
 8002032:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2240      	movs	r2, #64	@ 0x40
 8002038:	2100      	movs	r1, #0
 800203a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800203c:	2300      	movs	r3, #0
 800203e:	e000      	b.n	8002042 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002040:	2302      	movs	r3, #2
  }
}
 8002042:	0018      	movs	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	b002      	add	sp, #8
 8002048:	bd80      	pop	{r7, pc}
 800204a:	46c0      	nop			@ (mov r8, r8)
 800204c:	ffffefff 	.word	0xffffefff

08002050 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2241      	movs	r2, #65	@ 0x41
 800205e:	5c9b      	ldrb	r3, [r3, r2]
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b20      	cmp	r3, #32
 8002064:	d139      	bne.n	80020da <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2240      	movs	r2, #64	@ 0x40
 800206a:	5c9b      	ldrb	r3, [r3, r2]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d101      	bne.n	8002074 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002070:	2302      	movs	r3, #2
 8002072:	e033      	b.n	80020dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2240      	movs	r2, #64	@ 0x40
 8002078:	2101      	movs	r1, #1
 800207a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2241      	movs	r2, #65	@ 0x41
 8002080:	2124      	movs	r1, #36	@ 0x24
 8002082:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2101      	movs	r1, #1
 8002090:	438a      	bics	r2, r1
 8002092:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4a11      	ldr	r2, [pc, #68]	@ (80020e4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80020a0:	4013      	ands	r3, r2
 80020a2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	021b      	lsls	r3, r3, #8
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	68fa      	ldr	r2, [r7, #12]
 80020b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2101      	movs	r1, #1
 80020c2:	430a      	orrs	r2, r1
 80020c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2241      	movs	r2, #65	@ 0x41
 80020ca:	2120      	movs	r1, #32
 80020cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2240      	movs	r2, #64	@ 0x40
 80020d2:	2100      	movs	r1, #0
 80020d4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80020d6:	2300      	movs	r3, #0
 80020d8:	e000      	b.n	80020dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020da:	2302      	movs	r3, #2
  }
}
 80020dc:	0018      	movs	r0, r3
 80020de:	46bd      	mov	sp, r7
 80020e0:	b004      	add	sp, #16
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	fffff0ff 	.word	0xfffff0ff

080020e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b088      	sub	sp, #32
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d102      	bne.n	80020fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	f000 fb76 	bl	80027e8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2201      	movs	r2, #1
 8002102:	4013      	ands	r3, r2
 8002104:	d100      	bne.n	8002108 <HAL_RCC_OscConfig+0x20>
 8002106:	e08e      	b.n	8002226 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002108:	4bc5      	ldr	r3, [pc, #788]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	220c      	movs	r2, #12
 800210e:	4013      	ands	r3, r2
 8002110:	2b04      	cmp	r3, #4
 8002112:	d00e      	beq.n	8002132 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002114:	4bc2      	ldr	r3, [pc, #776]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	220c      	movs	r2, #12
 800211a:	4013      	ands	r3, r2
 800211c:	2b08      	cmp	r3, #8
 800211e:	d117      	bne.n	8002150 <HAL_RCC_OscConfig+0x68>
 8002120:	4bbf      	ldr	r3, [pc, #764]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	23c0      	movs	r3, #192	@ 0xc0
 8002126:	025b      	lsls	r3, r3, #9
 8002128:	401a      	ands	r2, r3
 800212a:	2380      	movs	r3, #128	@ 0x80
 800212c:	025b      	lsls	r3, r3, #9
 800212e:	429a      	cmp	r2, r3
 8002130:	d10e      	bne.n	8002150 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002132:	4bbb      	ldr	r3, [pc, #748]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	2380      	movs	r3, #128	@ 0x80
 8002138:	029b      	lsls	r3, r3, #10
 800213a:	4013      	ands	r3, r2
 800213c:	d100      	bne.n	8002140 <HAL_RCC_OscConfig+0x58>
 800213e:	e071      	b.n	8002224 <HAL_RCC_OscConfig+0x13c>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d000      	beq.n	800214a <HAL_RCC_OscConfig+0x62>
 8002148:	e06c      	b.n	8002224 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	f000 fb4c 	bl	80027e8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d107      	bne.n	8002168 <HAL_RCC_OscConfig+0x80>
 8002158:	4bb1      	ldr	r3, [pc, #708]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4bb0      	ldr	r3, [pc, #704]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 800215e:	2180      	movs	r1, #128	@ 0x80
 8002160:	0249      	lsls	r1, r1, #9
 8002162:	430a      	orrs	r2, r1
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	e02f      	b.n	80021c8 <HAL_RCC_OscConfig+0xe0>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d10c      	bne.n	800218a <HAL_RCC_OscConfig+0xa2>
 8002170:	4bab      	ldr	r3, [pc, #684]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4baa      	ldr	r3, [pc, #680]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002176:	49ab      	ldr	r1, [pc, #684]	@ (8002424 <HAL_RCC_OscConfig+0x33c>)
 8002178:	400a      	ands	r2, r1
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	4ba8      	ldr	r3, [pc, #672]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4ba7      	ldr	r3, [pc, #668]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002182:	49a9      	ldr	r1, [pc, #676]	@ (8002428 <HAL_RCC_OscConfig+0x340>)
 8002184:	400a      	ands	r2, r1
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	e01e      	b.n	80021c8 <HAL_RCC_OscConfig+0xe0>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b05      	cmp	r3, #5
 8002190:	d10e      	bne.n	80021b0 <HAL_RCC_OscConfig+0xc8>
 8002192:	4ba3      	ldr	r3, [pc, #652]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	4ba2      	ldr	r3, [pc, #648]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002198:	2180      	movs	r1, #128	@ 0x80
 800219a:	02c9      	lsls	r1, r1, #11
 800219c:	430a      	orrs	r2, r1
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	4b9f      	ldr	r3, [pc, #636]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	4b9e      	ldr	r3, [pc, #632]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80021a6:	2180      	movs	r1, #128	@ 0x80
 80021a8:	0249      	lsls	r1, r1, #9
 80021aa:	430a      	orrs	r2, r1
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	e00b      	b.n	80021c8 <HAL_RCC_OscConfig+0xe0>
 80021b0:	4b9b      	ldr	r3, [pc, #620]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4b9a      	ldr	r3, [pc, #616]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80021b6:	499b      	ldr	r1, [pc, #620]	@ (8002424 <HAL_RCC_OscConfig+0x33c>)
 80021b8:	400a      	ands	r2, r1
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	4b98      	ldr	r3, [pc, #608]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	4b97      	ldr	r3, [pc, #604]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80021c2:	4999      	ldr	r1, [pc, #612]	@ (8002428 <HAL_RCC_OscConfig+0x340>)
 80021c4:	400a      	ands	r2, r1
 80021c6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d014      	beq.n	80021fa <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d0:	f7ff f81c 	bl	800120c <HAL_GetTick>
 80021d4:	0003      	movs	r3, r0
 80021d6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d8:	e008      	b.n	80021ec <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021da:	f7ff f817 	bl	800120c <HAL_GetTick>
 80021de:	0002      	movs	r2, r0
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b64      	cmp	r3, #100	@ 0x64
 80021e6:	d901      	bls.n	80021ec <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e2fd      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ec:	4b8c      	ldr	r3, [pc, #560]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	2380      	movs	r3, #128	@ 0x80
 80021f2:	029b      	lsls	r3, r3, #10
 80021f4:	4013      	ands	r3, r2
 80021f6:	d0f0      	beq.n	80021da <HAL_RCC_OscConfig+0xf2>
 80021f8:	e015      	b.n	8002226 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021fa:	f7ff f807 	bl	800120c <HAL_GetTick>
 80021fe:	0003      	movs	r3, r0
 8002200:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002202:	e008      	b.n	8002216 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002204:	f7ff f802 	bl	800120c <HAL_GetTick>
 8002208:	0002      	movs	r2, r0
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	2b64      	cmp	r3, #100	@ 0x64
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e2e8      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002216:	4b82      	ldr	r3, [pc, #520]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	2380      	movs	r3, #128	@ 0x80
 800221c:	029b      	lsls	r3, r3, #10
 800221e:	4013      	ands	r3, r2
 8002220:	d1f0      	bne.n	8002204 <HAL_RCC_OscConfig+0x11c>
 8002222:	e000      	b.n	8002226 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002224:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2202      	movs	r2, #2
 800222c:	4013      	ands	r3, r2
 800222e:	d100      	bne.n	8002232 <HAL_RCC_OscConfig+0x14a>
 8002230:	e06c      	b.n	800230c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002232:	4b7b      	ldr	r3, [pc, #492]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	220c      	movs	r2, #12
 8002238:	4013      	ands	r3, r2
 800223a:	d00e      	beq.n	800225a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800223c:	4b78      	ldr	r3, [pc, #480]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	220c      	movs	r2, #12
 8002242:	4013      	ands	r3, r2
 8002244:	2b08      	cmp	r3, #8
 8002246:	d11f      	bne.n	8002288 <HAL_RCC_OscConfig+0x1a0>
 8002248:	4b75      	ldr	r3, [pc, #468]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	23c0      	movs	r3, #192	@ 0xc0
 800224e:	025b      	lsls	r3, r3, #9
 8002250:	401a      	ands	r2, r3
 8002252:	2380      	movs	r3, #128	@ 0x80
 8002254:	021b      	lsls	r3, r3, #8
 8002256:	429a      	cmp	r2, r3
 8002258:	d116      	bne.n	8002288 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800225a:	4b71      	ldr	r3, [pc, #452]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2202      	movs	r2, #2
 8002260:	4013      	ands	r3, r2
 8002262:	d005      	beq.n	8002270 <HAL_RCC_OscConfig+0x188>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d001      	beq.n	8002270 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e2bb      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002270:	4b6b      	ldr	r3, [pc, #428]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	22f8      	movs	r2, #248	@ 0xf8
 8002276:	4393      	bics	r3, r2
 8002278:	0019      	movs	r1, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	00da      	lsls	r2, r3, #3
 8002280:	4b67      	ldr	r3, [pc, #412]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002282:	430a      	orrs	r2, r1
 8002284:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002286:	e041      	b.n	800230c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d024      	beq.n	80022da <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002290:	4b63      	ldr	r3, [pc, #396]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4b62      	ldr	r3, [pc, #392]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002296:	2101      	movs	r1, #1
 8002298:	430a      	orrs	r2, r1
 800229a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229c:	f7fe ffb6 	bl	800120c <HAL_GetTick>
 80022a0:	0003      	movs	r3, r0
 80022a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a4:	e008      	b.n	80022b8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022a6:	f7fe ffb1 	bl	800120c <HAL_GetTick>
 80022aa:	0002      	movs	r2, r0
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d901      	bls.n	80022b8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e297      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b8:	4b59      	ldr	r3, [pc, #356]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2202      	movs	r2, #2
 80022be:	4013      	ands	r3, r2
 80022c0:	d0f1      	beq.n	80022a6 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c2:	4b57      	ldr	r3, [pc, #348]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	22f8      	movs	r2, #248	@ 0xf8
 80022c8:	4393      	bics	r3, r2
 80022ca:	0019      	movs	r1, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	00da      	lsls	r2, r3, #3
 80022d2:	4b53      	ldr	r3, [pc, #332]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80022d4:	430a      	orrs	r2, r1
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	e018      	b.n	800230c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022da:	4b51      	ldr	r3, [pc, #324]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	4b50      	ldr	r3, [pc, #320]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80022e0:	2101      	movs	r1, #1
 80022e2:	438a      	bics	r2, r1
 80022e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e6:	f7fe ff91 	bl	800120c <HAL_GetTick>
 80022ea:	0003      	movs	r3, r0
 80022ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022f0:	f7fe ff8c 	bl	800120c <HAL_GetTick>
 80022f4:	0002      	movs	r2, r0
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e272      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002302:	4b47      	ldr	r3, [pc, #284]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2202      	movs	r2, #2
 8002308:	4013      	ands	r3, r2
 800230a:	d1f1      	bne.n	80022f0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2208      	movs	r2, #8
 8002312:	4013      	ands	r3, r2
 8002314:	d036      	beq.n	8002384 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d019      	beq.n	8002352 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800231e:	4b40      	ldr	r3, [pc, #256]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002320:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002322:	4b3f      	ldr	r3, [pc, #252]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002324:	2101      	movs	r1, #1
 8002326:	430a      	orrs	r2, r1
 8002328:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800232a:	f7fe ff6f 	bl	800120c <HAL_GetTick>
 800232e:	0003      	movs	r3, r0
 8002330:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002334:	f7fe ff6a 	bl	800120c <HAL_GetTick>
 8002338:	0002      	movs	r2, r0
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e250      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002346:	4b36      	ldr	r3, [pc, #216]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234a:	2202      	movs	r2, #2
 800234c:	4013      	ands	r3, r2
 800234e:	d0f1      	beq.n	8002334 <HAL_RCC_OscConfig+0x24c>
 8002350:	e018      	b.n	8002384 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002352:	4b33      	ldr	r3, [pc, #204]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002354:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002356:	4b32      	ldr	r3, [pc, #200]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002358:	2101      	movs	r1, #1
 800235a:	438a      	bics	r2, r1
 800235c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800235e:	f7fe ff55 	bl	800120c <HAL_GetTick>
 8002362:	0003      	movs	r3, r0
 8002364:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002368:	f7fe ff50 	bl	800120c <HAL_GetTick>
 800236c:	0002      	movs	r2, r0
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b02      	cmp	r3, #2
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e236      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800237a:	4b29      	ldr	r3, [pc, #164]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 800237c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237e:	2202      	movs	r2, #2
 8002380:	4013      	ands	r3, r2
 8002382:	d1f1      	bne.n	8002368 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2204      	movs	r2, #4
 800238a:	4013      	ands	r3, r2
 800238c:	d100      	bne.n	8002390 <HAL_RCC_OscConfig+0x2a8>
 800238e:	e0b5      	b.n	80024fc <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002390:	201f      	movs	r0, #31
 8002392:	183b      	adds	r3, r7, r0
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002398:	4b21      	ldr	r3, [pc, #132]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 800239a:	69da      	ldr	r2, [r3, #28]
 800239c:	2380      	movs	r3, #128	@ 0x80
 800239e:	055b      	lsls	r3, r3, #21
 80023a0:	4013      	ands	r3, r2
 80023a2:	d110      	bne.n	80023c6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80023a6:	69da      	ldr	r2, [r3, #28]
 80023a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80023aa:	2180      	movs	r1, #128	@ 0x80
 80023ac:	0549      	lsls	r1, r1, #21
 80023ae:	430a      	orrs	r2, r1
 80023b0:	61da      	str	r2, [r3, #28]
 80023b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 80023b4:	69da      	ldr	r2, [r3, #28]
 80023b6:	2380      	movs	r3, #128	@ 0x80
 80023b8:	055b      	lsls	r3, r3, #21
 80023ba:	4013      	ands	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80023c0:	183b      	adds	r3, r7, r0
 80023c2:	2201      	movs	r2, #1
 80023c4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c6:	4b19      	ldr	r3, [pc, #100]	@ (800242c <HAL_RCC_OscConfig+0x344>)
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	2380      	movs	r3, #128	@ 0x80
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	4013      	ands	r3, r2
 80023d0:	d11a      	bne.n	8002408 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023d2:	4b16      	ldr	r3, [pc, #88]	@ (800242c <HAL_RCC_OscConfig+0x344>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	4b15      	ldr	r3, [pc, #84]	@ (800242c <HAL_RCC_OscConfig+0x344>)
 80023d8:	2180      	movs	r1, #128	@ 0x80
 80023da:	0049      	lsls	r1, r1, #1
 80023dc:	430a      	orrs	r2, r1
 80023de:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023e0:	f7fe ff14 	bl	800120c <HAL_GetTick>
 80023e4:	0003      	movs	r3, r0
 80023e6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ea:	f7fe ff0f 	bl	800120c <HAL_GetTick>
 80023ee:	0002      	movs	r2, r0
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b64      	cmp	r3, #100	@ 0x64
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e1f5      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023fc:	4b0b      	ldr	r3, [pc, #44]	@ (800242c <HAL_RCC_OscConfig+0x344>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	2380      	movs	r3, #128	@ 0x80
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	4013      	ands	r3, r2
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d10f      	bne.n	8002430 <HAL_RCC_OscConfig+0x348>
 8002410:	4b03      	ldr	r3, [pc, #12]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002412:	6a1a      	ldr	r2, [r3, #32]
 8002414:	4b02      	ldr	r3, [pc, #8]	@ (8002420 <HAL_RCC_OscConfig+0x338>)
 8002416:	2101      	movs	r1, #1
 8002418:	430a      	orrs	r2, r1
 800241a:	621a      	str	r2, [r3, #32]
 800241c:	e036      	b.n	800248c <HAL_RCC_OscConfig+0x3a4>
 800241e:	46c0      	nop			@ (mov r8, r8)
 8002420:	40021000 	.word	0x40021000
 8002424:	fffeffff 	.word	0xfffeffff
 8002428:	fffbffff 	.word	0xfffbffff
 800242c:	40007000 	.word	0x40007000
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10c      	bne.n	8002452 <HAL_RCC_OscConfig+0x36a>
 8002438:	4bca      	ldr	r3, [pc, #808]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800243a:	6a1a      	ldr	r2, [r3, #32]
 800243c:	4bc9      	ldr	r3, [pc, #804]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800243e:	2101      	movs	r1, #1
 8002440:	438a      	bics	r2, r1
 8002442:	621a      	str	r2, [r3, #32]
 8002444:	4bc7      	ldr	r3, [pc, #796]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002446:	6a1a      	ldr	r2, [r3, #32]
 8002448:	4bc6      	ldr	r3, [pc, #792]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800244a:	2104      	movs	r1, #4
 800244c:	438a      	bics	r2, r1
 800244e:	621a      	str	r2, [r3, #32]
 8002450:	e01c      	b.n	800248c <HAL_RCC_OscConfig+0x3a4>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	2b05      	cmp	r3, #5
 8002458:	d10c      	bne.n	8002474 <HAL_RCC_OscConfig+0x38c>
 800245a:	4bc2      	ldr	r3, [pc, #776]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800245c:	6a1a      	ldr	r2, [r3, #32]
 800245e:	4bc1      	ldr	r3, [pc, #772]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002460:	2104      	movs	r1, #4
 8002462:	430a      	orrs	r2, r1
 8002464:	621a      	str	r2, [r3, #32]
 8002466:	4bbf      	ldr	r3, [pc, #764]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002468:	6a1a      	ldr	r2, [r3, #32]
 800246a:	4bbe      	ldr	r3, [pc, #760]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800246c:	2101      	movs	r1, #1
 800246e:	430a      	orrs	r2, r1
 8002470:	621a      	str	r2, [r3, #32]
 8002472:	e00b      	b.n	800248c <HAL_RCC_OscConfig+0x3a4>
 8002474:	4bbb      	ldr	r3, [pc, #748]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002476:	6a1a      	ldr	r2, [r3, #32]
 8002478:	4bba      	ldr	r3, [pc, #744]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800247a:	2101      	movs	r1, #1
 800247c:	438a      	bics	r2, r1
 800247e:	621a      	str	r2, [r3, #32]
 8002480:	4bb8      	ldr	r3, [pc, #736]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002482:	6a1a      	ldr	r2, [r3, #32]
 8002484:	4bb7      	ldr	r3, [pc, #732]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002486:	2104      	movs	r1, #4
 8002488:	438a      	bics	r2, r1
 800248a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d014      	beq.n	80024be <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002494:	f7fe feba 	bl	800120c <HAL_GetTick>
 8002498:	0003      	movs	r3, r0
 800249a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800249c:	e009      	b.n	80024b2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800249e:	f7fe feb5 	bl	800120c <HAL_GetTick>
 80024a2:	0002      	movs	r2, r0
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	4aaf      	ldr	r2, [pc, #700]	@ (8002768 <HAL_RCC_OscConfig+0x680>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e19a      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024b2:	4bac      	ldr	r3, [pc, #688]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	2202      	movs	r2, #2
 80024b8:	4013      	ands	r3, r2
 80024ba:	d0f0      	beq.n	800249e <HAL_RCC_OscConfig+0x3b6>
 80024bc:	e013      	b.n	80024e6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024be:	f7fe fea5 	bl	800120c <HAL_GetTick>
 80024c2:	0003      	movs	r3, r0
 80024c4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c6:	e009      	b.n	80024dc <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024c8:	f7fe fea0 	bl	800120c <HAL_GetTick>
 80024cc:	0002      	movs	r2, r0
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	4aa5      	ldr	r2, [pc, #660]	@ (8002768 <HAL_RCC_OscConfig+0x680>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e185      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024dc:	4ba1      	ldr	r3, [pc, #644]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80024de:	6a1b      	ldr	r3, [r3, #32]
 80024e0:	2202      	movs	r2, #2
 80024e2:	4013      	ands	r3, r2
 80024e4:	d1f0      	bne.n	80024c8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024e6:	231f      	movs	r3, #31
 80024e8:	18fb      	adds	r3, r7, r3
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d105      	bne.n	80024fc <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024f0:	4b9c      	ldr	r3, [pc, #624]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80024f2:	69da      	ldr	r2, [r3, #28]
 80024f4:	4b9b      	ldr	r3, [pc, #620]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80024f6:	499d      	ldr	r1, [pc, #628]	@ (800276c <HAL_RCC_OscConfig+0x684>)
 80024f8:	400a      	ands	r2, r1
 80024fa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2210      	movs	r2, #16
 8002502:	4013      	ands	r3, r2
 8002504:	d063      	beq.n	80025ce <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d12a      	bne.n	8002564 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800250e:	4b95      	ldr	r3, [pc, #596]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002510:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002512:	4b94      	ldr	r3, [pc, #592]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002514:	2104      	movs	r1, #4
 8002516:	430a      	orrs	r2, r1
 8002518:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800251a:	4b92      	ldr	r3, [pc, #584]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800251c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800251e:	4b91      	ldr	r3, [pc, #580]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002520:	2101      	movs	r1, #1
 8002522:	430a      	orrs	r2, r1
 8002524:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002526:	f7fe fe71 	bl	800120c <HAL_GetTick>
 800252a:	0003      	movs	r3, r0
 800252c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002530:	f7fe fe6c 	bl	800120c <HAL_GetTick>
 8002534:	0002      	movs	r2, r0
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e152      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002542:	4b88      	ldr	r3, [pc, #544]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002546:	2202      	movs	r2, #2
 8002548:	4013      	ands	r3, r2
 800254a:	d0f1      	beq.n	8002530 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800254c:	4b85      	ldr	r3, [pc, #532]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800254e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002550:	22f8      	movs	r2, #248	@ 0xf8
 8002552:	4393      	bics	r3, r2
 8002554:	0019      	movs	r1, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	00da      	lsls	r2, r3, #3
 800255c:	4b81      	ldr	r3, [pc, #516]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800255e:	430a      	orrs	r2, r1
 8002560:	635a      	str	r2, [r3, #52]	@ 0x34
 8002562:	e034      	b.n	80025ce <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	695b      	ldr	r3, [r3, #20]
 8002568:	3305      	adds	r3, #5
 800256a:	d111      	bne.n	8002590 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800256c:	4b7d      	ldr	r3, [pc, #500]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800256e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002570:	4b7c      	ldr	r3, [pc, #496]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002572:	2104      	movs	r1, #4
 8002574:	438a      	bics	r2, r1
 8002576:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002578:	4b7a      	ldr	r3, [pc, #488]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800257a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800257c:	22f8      	movs	r2, #248	@ 0xf8
 800257e:	4393      	bics	r3, r2
 8002580:	0019      	movs	r1, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	00da      	lsls	r2, r3, #3
 8002588:	4b76      	ldr	r3, [pc, #472]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800258a:	430a      	orrs	r2, r1
 800258c:	635a      	str	r2, [r3, #52]	@ 0x34
 800258e:	e01e      	b.n	80025ce <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002590:	4b74      	ldr	r3, [pc, #464]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002592:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002594:	4b73      	ldr	r3, [pc, #460]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002596:	2104      	movs	r1, #4
 8002598:	430a      	orrs	r2, r1
 800259a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800259c:	4b71      	ldr	r3, [pc, #452]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800259e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025a0:	4b70      	ldr	r3, [pc, #448]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80025a2:	2101      	movs	r1, #1
 80025a4:	438a      	bics	r2, r1
 80025a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a8:	f7fe fe30 	bl	800120c <HAL_GetTick>
 80025ac:	0003      	movs	r3, r0
 80025ae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025b0:	e008      	b.n	80025c4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025b2:	f7fe fe2b 	bl	800120c <HAL_GetTick>
 80025b6:	0002      	movs	r2, r0
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e111      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025c4:	4b67      	ldr	r3, [pc, #412]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80025c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025c8:	2202      	movs	r2, #2
 80025ca:	4013      	ands	r3, r2
 80025cc:	d1f1      	bne.n	80025b2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2220      	movs	r2, #32
 80025d4:	4013      	ands	r3, r2
 80025d6:	d05c      	beq.n	8002692 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80025d8:	4b62      	ldr	r3, [pc, #392]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	220c      	movs	r2, #12
 80025de:	4013      	ands	r3, r2
 80025e0:	2b0c      	cmp	r3, #12
 80025e2:	d00e      	beq.n	8002602 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80025e4:	4b5f      	ldr	r3, [pc, #380]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	220c      	movs	r2, #12
 80025ea:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80025ec:	2b08      	cmp	r3, #8
 80025ee:	d114      	bne.n	800261a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80025f0:	4b5c      	ldr	r3, [pc, #368]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	23c0      	movs	r3, #192	@ 0xc0
 80025f6:	025b      	lsls	r3, r3, #9
 80025f8:	401a      	ands	r2, r3
 80025fa:	23c0      	movs	r3, #192	@ 0xc0
 80025fc:	025b      	lsls	r3, r3, #9
 80025fe:	429a      	cmp	r2, r3
 8002600:	d10b      	bne.n	800261a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002602:	4b58      	ldr	r3, [pc, #352]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002604:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002606:	2380      	movs	r3, #128	@ 0x80
 8002608:	029b      	lsls	r3, r3, #10
 800260a:	4013      	ands	r3, r2
 800260c:	d040      	beq.n	8002690 <HAL_RCC_OscConfig+0x5a8>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d03c      	beq.n	8002690 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e0e6      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d01b      	beq.n	800265a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002622:	4b50      	ldr	r3, [pc, #320]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002624:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002626:	4b4f      	ldr	r3, [pc, #316]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002628:	2180      	movs	r1, #128	@ 0x80
 800262a:	0249      	lsls	r1, r1, #9
 800262c:	430a      	orrs	r2, r1
 800262e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002630:	f7fe fdec 	bl	800120c <HAL_GetTick>
 8002634:	0003      	movs	r3, r0
 8002636:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002638:	e008      	b.n	800264c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800263a:	f7fe fde7 	bl	800120c <HAL_GetTick>
 800263e:	0002      	movs	r2, r0
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e0cd      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800264c:	4b45      	ldr	r3, [pc, #276]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800264e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002650:	2380      	movs	r3, #128	@ 0x80
 8002652:	029b      	lsls	r3, r3, #10
 8002654:	4013      	ands	r3, r2
 8002656:	d0f0      	beq.n	800263a <HAL_RCC_OscConfig+0x552>
 8002658:	e01b      	b.n	8002692 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800265a:	4b42      	ldr	r3, [pc, #264]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800265c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800265e:	4b41      	ldr	r3, [pc, #260]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002660:	4943      	ldr	r1, [pc, #268]	@ (8002770 <HAL_RCC_OscConfig+0x688>)
 8002662:	400a      	ands	r2, r1
 8002664:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002666:	f7fe fdd1 	bl	800120c <HAL_GetTick>
 800266a:	0003      	movs	r3, r0
 800266c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002670:	f7fe fdcc 	bl	800120c <HAL_GetTick>
 8002674:	0002      	movs	r2, r0
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e0b2      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002682:	4b38      	ldr	r3, [pc, #224]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002684:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002686:	2380      	movs	r3, #128	@ 0x80
 8002688:	029b      	lsls	r3, r3, #10
 800268a:	4013      	ands	r3, r2
 800268c:	d1f0      	bne.n	8002670 <HAL_RCC_OscConfig+0x588>
 800268e:	e000      	b.n	8002692 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002690:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002696:	2b00      	cmp	r3, #0
 8002698:	d100      	bne.n	800269c <HAL_RCC_OscConfig+0x5b4>
 800269a:	e0a4      	b.n	80027e6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800269c:	4b31      	ldr	r3, [pc, #196]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	220c      	movs	r2, #12
 80026a2:	4013      	ands	r3, r2
 80026a4:	2b08      	cmp	r3, #8
 80026a6:	d100      	bne.n	80026aa <HAL_RCC_OscConfig+0x5c2>
 80026a8:	e078      	b.n	800279c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d14c      	bne.n	800274c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80026b8:	492e      	ldr	r1, [pc, #184]	@ (8002774 <HAL_RCC_OscConfig+0x68c>)
 80026ba:	400a      	ands	r2, r1
 80026bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026be:	f7fe fda5 	bl	800120c <HAL_GetTick>
 80026c2:	0003      	movs	r3, r0
 80026c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026c8:	f7fe fda0 	bl	800120c <HAL_GetTick>
 80026cc:	0002      	movs	r2, r0
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e086      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026da:	4b22      	ldr	r3, [pc, #136]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	2380      	movs	r3, #128	@ 0x80
 80026e0:	049b      	lsls	r3, r3, #18
 80026e2:	4013      	ands	r3, r2
 80026e4:	d1f0      	bne.n	80026c8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80026e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ea:	220f      	movs	r2, #15
 80026ec:	4393      	bics	r3, r2
 80026ee:	0019      	movs	r1, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80026f6:	430a      	orrs	r2, r1
 80026f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80026fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002778 <HAL_RCC_OscConfig+0x690>)
 8002700:	4013      	ands	r3, r2
 8002702:	0019      	movs	r1, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270c:	431a      	orrs	r2, r3
 800270e:	4b15      	ldr	r3, [pc, #84]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002710:	430a      	orrs	r2, r1
 8002712:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002714:	4b13      	ldr	r3, [pc, #76]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4b12      	ldr	r3, [pc, #72]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800271a:	2180      	movs	r1, #128	@ 0x80
 800271c:	0449      	lsls	r1, r1, #17
 800271e:	430a      	orrs	r2, r1
 8002720:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002722:	f7fe fd73 	bl	800120c <HAL_GetTick>
 8002726:	0003      	movs	r3, r0
 8002728:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800272c:	f7fe fd6e 	bl	800120c <HAL_GetTick>
 8002730:	0002      	movs	r2, r0
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e054      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800273e:	4b09      	ldr	r3, [pc, #36]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	2380      	movs	r3, #128	@ 0x80
 8002744:	049b      	lsls	r3, r3, #18
 8002746:	4013      	ands	r3, r2
 8002748:	d0f0      	beq.n	800272c <HAL_RCC_OscConfig+0x644>
 800274a:	e04c      	b.n	80027e6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800274c:	4b05      	ldr	r3, [pc, #20]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b04      	ldr	r3, [pc, #16]	@ (8002764 <HAL_RCC_OscConfig+0x67c>)
 8002752:	4908      	ldr	r1, [pc, #32]	@ (8002774 <HAL_RCC_OscConfig+0x68c>)
 8002754:	400a      	ands	r2, r1
 8002756:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002758:	f7fe fd58 	bl	800120c <HAL_GetTick>
 800275c:	0003      	movs	r3, r0
 800275e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002760:	e015      	b.n	800278e <HAL_RCC_OscConfig+0x6a6>
 8002762:	46c0      	nop			@ (mov r8, r8)
 8002764:	40021000 	.word	0x40021000
 8002768:	00001388 	.word	0x00001388
 800276c:	efffffff 	.word	0xefffffff
 8002770:	fffeffff 	.word	0xfffeffff
 8002774:	feffffff 	.word	0xfeffffff
 8002778:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800277c:	f7fe fd46 	bl	800120c <HAL_GetTick>
 8002780:	0002      	movs	r2, r0
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e02c      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800278e:	4b18      	ldr	r3, [pc, #96]	@ (80027f0 <HAL_RCC_OscConfig+0x708>)
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	2380      	movs	r3, #128	@ 0x80
 8002794:	049b      	lsls	r3, r3, #18
 8002796:	4013      	ands	r3, r2
 8002798:	d1f0      	bne.n	800277c <HAL_RCC_OscConfig+0x694>
 800279a:	e024      	b.n	80027e6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e01f      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80027a8:	4b11      	ldr	r3, [pc, #68]	@ (80027f0 <HAL_RCC_OscConfig+0x708>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80027ae:	4b10      	ldr	r3, [pc, #64]	@ (80027f0 <HAL_RCC_OscConfig+0x708>)
 80027b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	23c0      	movs	r3, #192	@ 0xc0
 80027b8:	025b      	lsls	r3, r3, #9
 80027ba:	401a      	ands	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d10e      	bne.n	80027e2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	220f      	movs	r2, #15
 80027c8:	401a      	ands	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d107      	bne.n	80027e2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	23f0      	movs	r3, #240	@ 0xf0
 80027d6:	039b      	lsls	r3, r3, #14
 80027d8:	401a      	ands	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80027de:	429a      	cmp	r2, r3
 80027e0:	d001      	beq.n	80027e6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	0018      	movs	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	b008      	add	sp, #32
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40021000 	.word	0x40021000

080027f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e0bf      	b.n	8002988 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002808:	4b61      	ldr	r3, [pc, #388]	@ (8002990 <HAL_RCC_ClockConfig+0x19c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2201      	movs	r2, #1
 800280e:	4013      	ands	r3, r2
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	429a      	cmp	r2, r3
 8002814:	d911      	bls.n	800283a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002816:	4b5e      	ldr	r3, [pc, #376]	@ (8002990 <HAL_RCC_ClockConfig+0x19c>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2201      	movs	r2, #1
 800281c:	4393      	bics	r3, r2
 800281e:	0019      	movs	r1, r3
 8002820:	4b5b      	ldr	r3, [pc, #364]	@ (8002990 <HAL_RCC_ClockConfig+0x19c>)
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002828:	4b59      	ldr	r3, [pc, #356]	@ (8002990 <HAL_RCC_ClockConfig+0x19c>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2201      	movs	r2, #1
 800282e:	4013      	ands	r3, r2
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	429a      	cmp	r2, r3
 8002834:	d001      	beq.n	800283a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e0a6      	b.n	8002988 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2202      	movs	r2, #2
 8002840:	4013      	ands	r3, r2
 8002842:	d015      	beq.n	8002870 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2204      	movs	r2, #4
 800284a:	4013      	ands	r3, r2
 800284c:	d006      	beq.n	800285c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800284e:	4b51      	ldr	r3, [pc, #324]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	4b50      	ldr	r3, [pc, #320]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 8002854:	21e0      	movs	r1, #224	@ 0xe0
 8002856:	00c9      	lsls	r1, r1, #3
 8002858:	430a      	orrs	r2, r1
 800285a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800285c:	4b4d      	ldr	r3, [pc, #308]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	22f0      	movs	r2, #240	@ 0xf0
 8002862:	4393      	bics	r3, r2
 8002864:	0019      	movs	r1, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	4b4a      	ldr	r3, [pc, #296]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 800286c:	430a      	orrs	r2, r1
 800286e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2201      	movs	r2, #1
 8002876:	4013      	ands	r3, r2
 8002878:	d04c      	beq.n	8002914 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d107      	bne.n	8002892 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002882:	4b44      	ldr	r3, [pc, #272]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	2380      	movs	r3, #128	@ 0x80
 8002888:	029b      	lsls	r3, r3, #10
 800288a:	4013      	ands	r3, r2
 800288c:	d120      	bne.n	80028d0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e07a      	b.n	8002988 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d107      	bne.n	80028aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800289a:	4b3e      	ldr	r3, [pc, #248]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	2380      	movs	r3, #128	@ 0x80
 80028a0:	049b      	lsls	r3, r3, #18
 80028a2:	4013      	ands	r3, r2
 80028a4:	d114      	bne.n	80028d0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e06e      	b.n	8002988 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	2b03      	cmp	r3, #3
 80028b0:	d107      	bne.n	80028c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80028b2:	4b38      	ldr	r3, [pc, #224]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 80028b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028b6:	2380      	movs	r3, #128	@ 0x80
 80028b8:	029b      	lsls	r3, r3, #10
 80028ba:	4013      	ands	r3, r2
 80028bc:	d108      	bne.n	80028d0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e062      	b.n	8002988 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028c2:	4b34      	ldr	r3, [pc, #208]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2202      	movs	r2, #2
 80028c8:	4013      	ands	r3, r2
 80028ca:	d101      	bne.n	80028d0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e05b      	b.n	8002988 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028d0:	4b30      	ldr	r3, [pc, #192]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2203      	movs	r2, #3
 80028d6:	4393      	bics	r3, r2
 80028d8:	0019      	movs	r1, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685a      	ldr	r2, [r3, #4]
 80028de:	4b2d      	ldr	r3, [pc, #180]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 80028e0:	430a      	orrs	r2, r1
 80028e2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028e4:	f7fe fc92 	bl	800120c <HAL_GetTick>
 80028e8:	0003      	movs	r3, r0
 80028ea:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ec:	e009      	b.n	8002902 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028ee:	f7fe fc8d 	bl	800120c <HAL_GetTick>
 80028f2:	0002      	movs	r2, r0
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	4a27      	ldr	r2, [pc, #156]	@ (8002998 <HAL_RCC_ClockConfig+0x1a4>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e042      	b.n	8002988 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002902:	4b24      	ldr	r3, [pc, #144]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	220c      	movs	r2, #12
 8002908:	401a      	ands	r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	429a      	cmp	r2, r3
 8002912:	d1ec      	bne.n	80028ee <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002914:	4b1e      	ldr	r3, [pc, #120]	@ (8002990 <HAL_RCC_ClockConfig+0x19c>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2201      	movs	r2, #1
 800291a:	4013      	ands	r3, r2
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	429a      	cmp	r2, r3
 8002920:	d211      	bcs.n	8002946 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002922:	4b1b      	ldr	r3, [pc, #108]	@ (8002990 <HAL_RCC_ClockConfig+0x19c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2201      	movs	r2, #1
 8002928:	4393      	bics	r3, r2
 800292a:	0019      	movs	r1, r3
 800292c:	4b18      	ldr	r3, [pc, #96]	@ (8002990 <HAL_RCC_ClockConfig+0x19c>)
 800292e:	683a      	ldr	r2, [r7, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002934:	4b16      	ldr	r3, [pc, #88]	@ (8002990 <HAL_RCC_ClockConfig+0x19c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2201      	movs	r2, #1
 800293a:	4013      	ands	r3, r2
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	429a      	cmp	r2, r3
 8002940:	d001      	beq.n	8002946 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e020      	b.n	8002988 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2204      	movs	r2, #4
 800294c:	4013      	ands	r3, r2
 800294e:	d009      	beq.n	8002964 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002950:	4b10      	ldr	r3, [pc, #64]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	4a11      	ldr	r2, [pc, #68]	@ (800299c <HAL_RCC_ClockConfig+0x1a8>)
 8002956:	4013      	ands	r3, r2
 8002958:	0019      	movs	r1, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68da      	ldr	r2, [r3, #12]
 800295e:	4b0d      	ldr	r3, [pc, #52]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 8002960:	430a      	orrs	r2, r1
 8002962:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002964:	f000 f820 	bl	80029a8 <HAL_RCC_GetSysClockFreq>
 8002968:	0001      	movs	r1, r0
 800296a:	4b0a      	ldr	r3, [pc, #40]	@ (8002994 <HAL_RCC_ClockConfig+0x1a0>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	091b      	lsrs	r3, r3, #4
 8002970:	220f      	movs	r2, #15
 8002972:	4013      	ands	r3, r2
 8002974:	4a0a      	ldr	r2, [pc, #40]	@ (80029a0 <HAL_RCC_ClockConfig+0x1ac>)
 8002976:	5cd3      	ldrb	r3, [r2, r3]
 8002978:	000a      	movs	r2, r1
 800297a:	40da      	lsrs	r2, r3
 800297c:	4b09      	ldr	r3, [pc, #36]	@ (80029a4 <HAL_RCC_ClockConfig+0x1b0>)
 800297e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002980:	2003      	movs	r0, #3
 8002982:	f7fe fbfd 	bl	8001180 <HAL_InitTick>
  
  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	0018      	movs	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	b004      	add	sp, #16
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40022000 	.word	0x40022000
 8002994:	40021000 	.word	0x40021000
 8002998:	00001388 	.word	0x00001388
 800299c:	fffff8ff 	.word	0xfffff8ff
 80029a0:	08003c7c 	.word	0x08003c7c
 80029a4:	20000000 	.word	0x20000000

080029a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	2300      	movs	r3, #0
 80029b4:	60bb      	str	r3, [r7, #8]
 80029b6:	2300      	movs	r3, #0
 80029b8:	617b      	str	r3, [r7, #20]
 80029ba:	2300      	movs	r3, #0
 80029bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80029be:	2300      	movs	r3, #0
 80029c0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80029c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0xd0>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	220c      	movs	r2, #12
 80029cc:	4013      	ands	r3, r2
 80029ce:	2b0c      	cmp	r3, #12
 80029d0:	d046      	beq.n	8002a60 <HAL_RCC_GetSysClockFreq+0xb8>
 80029d2:	d848      	bhi.n	8002a66 <HAL_RCC_GetSysClockFreq+0xbe>
 80029d4:	2b04      	cmp	r3, #4
 80029d6:	d002      	beq.n	80029de <HAL_RCC_GetSysClockFreq+0x36>
 80029d8:	2b08      	cmp	r3, #8
 80029da:	d003      	beq.n	80029e4 <HAL_RCC_GetSysClockFreq+0x3c>
 80029dc:	e043      	b.n	8002a66 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029de:	4b27      	ldr	r3, [pc, #156]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0xd4>)
 80029e0:	613b      	str	r3, [r7, #16]
      break;
 80029e2:	e043      	b.n	8002a6c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	0c9b      	lsrs	r3, r3, #18
 80029e8:	220f      	movs	r2, #15
 80029ea:	4013      	ands	r3, r2
 80029ec:	4a24      	ldr	r2, [pc, #144]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0xd8>)
 80029ee:	5cd3      	ldrb	r3, [r2, r3]
 80029f0:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80029f2:	4b21      	ldr	r3, [pc, #132]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0xd0>)
 80029f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f6:	220f      	movs	r2, #15
 80029f8:	4013      	ands	r3, r2
 80029fa:	4a22      	ldr	r2, [pc, #136]	@ (8002a84 <HAL_RCC_GetSysClockFreq+0xdc>)
 80029fc:	5cd3      	ldrb	r3, [r2, r3]
 80029fe:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	23c0      	movs	r3, #192	@ 0xc0
 8002a04:	025b      	lsls	r3, r3, #9
 8002a06:	401a      	ands	r2, r3
 8002a08:	2380      	movs	r3, #128	@ 0x80
 8002a0a:	025b      	lsls	r3, r3, #9
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d109      	bne.n	8002a24 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a10:	68b9      	ldr	r1, [r7, #8]
 8002a12:	481a      	ldr	r0, [pc, #104]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002a14:	f7fd fb78 	bl	8000108 <__udivsi3>
 8002a18:	0003      	movs	r3, r0
 8002a1a:	001a      	movs	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4353      	muls	r3, r2
 8002a20:	617b      	str	r3, [r7, #20]
 8002a22:	e01a      	b.n	8002a5a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	23c0      	movs	r3, #192	@ 0xc0
 8002a28:	025b      	lsls	r3, r3, #9
 8002a2a:	401a      	ands	r2, r3
 8002a2c:	23c0      	movs	r3, #192	@ 0xc0
 8002a2e:	025b      	lsls	r3, r3, #9
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d109      	bne.n	8002a48 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a34:	68b9      	ldr	r1, [r7, #8]
 8002a36:	4814      	ldr	r0, [pc, #80]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002a38:	f7fd fb66 	bl	8000108 <__udivsi3>
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	001a      	movs	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4353      	muls	r3, r2
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a48:	68b9      	ldr	r1, [r7, #8]
 8002a4a:	480c      	ldr	r0, [pc, #48]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002a4c:	f7fd fb5c 	bl	8000108 <__udivsi3>
 8002a50:	0003      	movs	r3, r0
 8002a52:	001a      	movs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4353      	muls	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	613b      	str	r3, [r7, #16]
      break;
 8002a5e:	e005      	b.n	8002a6c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002a60:	4b09      	ldr	r3, [pc, #36]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002a62:	613b      	str	r3, [r7, #16]
      break;
 8002a64:	e002      	b.n	8002a6c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a66:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002a68:	613b      	str	r3, [r7, #16]
      break;
 8002a6a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002a6c:	693b      	ldr	r3, [r7, #16]
}
 8002a6e:	0018      	movs	r0, r3
 8002a70:	46bd      	mov	sp, r7
 8002a72:	b006      	add	sp, #24
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	46c0      	nop			@ (mov r8, r8)
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	007a1200 	.word	0x007a1200
 8002a80:	08003c8c 	.word	0x08003c8c
 8002a84:	08003c9c 	.word	0x08003c9c
 8002a88:	02dc6c00 	.word	0x02dc6c00

08002a8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a94:	2300      	movs	r3, #0
 8002a96:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	2380      	movs	r3, #128	@ 0x80
 8002aa2:	025b      	lsls	r3, r3, #9
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	d100      	bne.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002aa8:	e08e      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002aaa:	2017      	movs	r0, #23
 8002aac:	183b      	adds	r3, r7, r0
 8002aae:	2200      	movs	r2, #0
 8002ab0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ab2:	4b6e      	ldr	r3, [pc, #440]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ab4:	69da      	ldr	r2, [r3, #28]
 8002ab6:	2380      	movs	r3, #128	@ 0x80
 8002ab8:	055b      	lsls	r3, r3, #21
 8002aba:	4013      	ands	r3, r2
 8002abc:	d110      	bne.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002abe:	4b6b      	ldr	r3, [pc, #428]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ac0:	69da      	ldr	r2, [r3, #28]
 8002ac2:	4b6a      	ldr	r3, [pc, #424]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ac4:	2180      	movs	r1, #128	@ 0x80
 8002ac6:	0549      	lsls	r1, r1, #21
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	61da      	str	r2, [r3, #28]
 8002acc:	4b67      	ldr	r3, [pc, #412]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ace:	69da      	ldr	r2, [r3, #28]
 8002ad0:	2380      	movs	r3, #128	@ 0x80
 8002ad2:	055b      	lsls	r3, r3, #21
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	60bb      	str	r3, [r7, #8]
 8002ad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ada:	183b      	adds	r3, r7, r0
 8002adc:	2201      	movs	r2, #1
 8002ade:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae0:	4b63      	ldr	r3, [pc, #396]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	2380      	movs	r3, #128	@ 0x80
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	4013      	ands	r3, r2
 8002aea:	d11a      	bne.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aec:	4b60      	ldr	r3, [pc, #384]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4b5f      	ldr	r3, [pc, #380]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002af2:	2180      	movs	r1, #128	@ 0x80
 8002af4:	0049      	lsls	r1, r1, #1
 8002af6:	430a      	orrs	r2, r1
 8002af8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002afa:	f7fe fb87 	bl	800120c <HAL_GetTick>
 8002afe:	0003      	movs	r3, r0
 8002b00:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b02:	e008      	b.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b04:	f7fe fb82 	bl	800120c <HAL_GetTick>
 8002b08:	0002      	movs	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b64      	cmp	r3, #100	@ 0x64
 8002b10:	d901      	bls.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e0a6      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b16:	4b56      	ldr	r3, [pc, #344]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	2380      	movs	r3, #128	@ 0x80
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	4013      	ands	r3, r2
 8002b20:	d0f0      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b22:	4b52      	ldr	r3, [pc, #328]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002b24:	6a1a      	ldr	r2, [r3, #32]
 8002b26:	23c0      	movs	r3, #192	@ 0xc0
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d034      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	23c0      	movs	r3, #192	@ 0xc0
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d02c      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b44:	4b49      	ldr	r3, [pc, #292]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	4a4a      	ldr	r2, [pc, #296]	@ (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b4e:	4b47      	ldr	r3, [pc, #284]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002b50:	6a1a      	ldr	r2, [r3, #32]
 8002b52:	4b46      	ldr	r3, [pc, #280]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002b54:	2180      	movs	r1, #128	@ 0x80
 8002b56:	0249      	lsls	r1, r1, #9
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b5c:	4b43      	ldr	r3, [pc, #268]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002b5e:	6a1a      	ldr	r2, [r3, #32]
 8002b60:	4b42      	ldr	r3, [pc, #264]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002b62:	4945      	ldr	r1, [pc, #276]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002b64:	400a      	ands	r2, r1
 8002b66:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b68:	4b40      	ldr	r3, [pc, #256]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2201      	movs	r2, #1
 8002b72:	4013      	ands	r3, r2
 8002b74:	d013      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b76:	f7fe fb49 	bl	800120c <HAL_GetTick>
 8002b7a:	0003      	movs	r3, r0
 8002b7c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b7e:	e009      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b80:	f7fe fb44 	bl	800120c <HAL_GetTick>
 8002b84:	0002      	movs	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	4a3c      	ldr	r2, [pc, #240]	@ (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e067      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b94:	4b35      	ldr	r3, [pc, #212]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002b96:	6a1b      	ldr	r3, [r3, #32]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d0f0      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b9e:	4b33      	ldr	r3, [pc, #204]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ba0:	6a1b      	ldr	r3, [r3, #32]
 8002ba2:	4a34      	ldr	r2, [pc, #208]	@ (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	0019      	movs	r1, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	4b2f      	ldr	r3, [pc, #188]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bb2:	2317      	movs	r3, #23
 8002bb4:	18fb      	adds	r3, r7, r3
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d105      	bne.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002bbe:	69da      	ldr	r2, [r3, #28]
 8002bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002bc2:	492f      	ldr	r1, [pc, #188]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002bc4:	400a      	ands	r2, r1
 8002bc6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	4013      	ands	r3, r2
 8002bd0:	d009      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bd2:	4b26      	ldr	r3, [pc, #152]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	4393      	bics	r3, r2
 8002bda:	0019      	movs	r1, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	4b22      	ldr	r3, [pc, #136]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002be2:	430a      	orrs	r2, r1
 8002be4:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2202      	movs	r2, #2
 8002bec:	4013      	ands	r3, r2
 8002bee:	d009      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bf0:	4b1e      	ldr	r3, [pc, #120]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf4:	4a23      	ldr	r2, [pc, #140]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	0019      	movs	r1, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68da      	ldr	r2, [r3, #12]
 8002bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c00:	430a      	orrs	r2, r1
 8002c02:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2220      	movs	r2, #32
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	d009      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c0e:	4b17      	ldr	r3, [pc, #92]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c12:	2210      	movs	r2, #16
 8002c14:	4393      	bics	r3, r2
 8002c16:	0019      	movs	r1, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	691a      	ldr	r2, [r3, #16]
 8002c1c:	4b13      	ldr	r3, [pc, #76]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	2380      	movs	r3, #128	@ 0x80
 8002c28:	029b      	lsls	r3, r3, #10
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	d009      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c32:	2280      	movs	r2, #128	@ 0x80
 8002c34:	4393      	bics	r3, r2
 8002c36:	0019      	movs	r1, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	699a      	ldr	r2, [r3, #24]
 8002c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	2380      	movs	r3, #128	@ 0x80
 8002c48:	00db      	lsls	r3, r3, #3
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	d009      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c4e:	4b07      	ldr	r3, [pc, #28]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c52:	2240      	movs	r2, #64	@ 0x40
 8002c54:	4393      	bics	r3, r2
 8002c56:	0019      	movs	r1, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	695a      	ldr	r2, [r3, #20]
 8002c5c:	4b03      	ldr	r3, [pc, #12]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	0018      	movs	r0, r3
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b006      	add	sp, #24
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	40007000 	.word	0x40007000
 8002c74:	fffffcff 	.word	0xfffffcff
 8002c78:	fffeffff 	.word	0xfffeffff
 8002c7c:	00001388 	.word	0x00001388
 8002c80:	efffffff 	.word	0xefffffff
 8002c84:	fffcffff 	.word	0xfffcffff

08002c88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e0a8      	b.n	8002dec <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d109      	bne.n	8002cb6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	2382      	movs	r3, #130	@ 0x82
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d009      	beq.n	8002cc2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	61da      	str	r2, [r3, #28]
 8002cb4:	e005      	b.n	8002cc2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	225d      	movs	r2, #93	@ 0x5d
 8002ccc:	5c9b      	ldrb	r3, [r3, r2]
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d107      	bne.n	8002ce4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	225c      	movs	r2, #92	@ 0x5c
 8002cd8:	2100      	movs	r1, #0
 8002cda:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	0018      	movs	r0, r3
 8002ce0:	f7fe f96e 	bl	8000fc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	225d      	movs	r2, #93	@ 0x5d
 8002ce8:	2102      	movs	r1, #2
 8002cea:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2140      	movs	r1, #64	@ 0x40
 8002cf8:	438a      	bics	r2, r1
 8002cfa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	68da      	ldr	r2, [r3, #12]
 8002d00:	23e0      	movs	r3, #224	@ 0xe0
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d902      	bls.n	8002d0e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60fb      	str	r3, [r7, #12]
 8002d0c:	e002      	b.n	8002d14 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002d0e:	2380      	movs	r3, #128	@ 0x80
 8002d10:	015b      	lsls	r3, r3, #5
 8002d12:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68da      	ldr	r2, [r3, #12]
 8002d18:	23f0      	movs	r3, #240	@ 0xf0
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d008      	beq.n	8002d32 <HAL_SPI_Init+0xaa>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68da      	ldr	r2, [r3, #12]
 8002d24:	23e0      	movs	r3, #224	@ 0xe0
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d002      	beq.n	8002d32 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685a      	ldr	r2, [r3, #4]
 8002d36:	2382      	movs	r3, #130	@ 0x82
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	401a      	ands	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6899      	ldr	r1, [r3, #8]
 8002d40:	2384      	movs	r3, #132	@ 0x84
 8002d42:	021b      	lsls	r3, r3, #8
 8002d44:	400b      	ands	r3, r1
 8002d46:	431a      	orrs	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	2102      	movs	r1, #2
 8002d4e:	400b      	ands	r3, r1
 8002d50:	431a      	orrs	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	2101      	movs	r1, #1
 8002d58:	400b      	ands	r3, r1
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6999      	ldr	r1, [r3, #24]
 8002d60:	2380      	movs	r3, #128	@ 0x80
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	400b      	ands	r3, r1
 8002d66:	431a      	orrs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	2138      	movs	r1, #56	@ 0x38
 8002d6e:	400b      	ands	r3, r1
 8002d70:	431a      	orrs	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a1b      	ldr	r3, [r3, #32]
 8002d76:	2180      	movs	r1, #128	@ 0x80
 8002d78:	400b      	ands	r3, r1
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	0011      	movs	r1, r2
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d82:	2380      	movs	r3, #128	@ 0x80
 8002d84:	019b      	lsls	r3, r3, #6
 8002d86:	401a      	ands	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	0c1b      	lsrs	r3, r3, #16
 8002d96:	2204      	movs	r2, #4
 8002d98:	401a      	ands	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9e:	2110      	movs	r1, #16
 8002da0:	400b      	ands	r3, r1
 8002da2:	431a      	orrs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002da8:	2108      	movs	r1, #8
 8002daa:	400b      	ands	r3, r1
 8002dac:	431a      	orrs	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	68d9      	ldr	r1, [r3, #12]
 8002db2:	23f0      	movs	r3, #240	@ 0xf0
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	400b      	ands	r3, r1
 8002db8:	431a      	orrs	r2, r3
 8002dba:	0011      	movs	r1, r2
 8002dbc:	68fa      	ldr	r2, [r7, #12]
 8002dbe:	2380      	movs	r3, #128	@ 0x80
 8002dc0:	015b      	lsls	r3, r3, #5
 8002dc2:	401a      	ands	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	69da      	ldr	r2, [r3, #28]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4907      	ldr	r1, [pc, #28]	@ (8002df4 <HAL_SPI_Init+0x16c>)
 8002dd8:	400a      	ands	r2, r1
 8002dda:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	225d      	movs	r2, #93	@ 0x5d
 8002de6:	2101      	movs	r1, #1
 8002de8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	0018      	movs	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	b004      	add	sp, #16
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	fffff7ff 	.word	0xfffff7ff

08002df8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b088      	sub	sp, #32
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	603b      	str	r3, [r7, #0]
 8002e04:	1dbb      	adds	r3, r7, #6
 8002e06:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e08:	231f      	movs	r3, #31
 8002e0a:	18fb      	adds	r3, r7, r3
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	225c      	movs	r2, #92	@ 0x5c
 8002e14:	5c9b      	ldrb	r3, [r3, r2]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d101      	bne.n	8002e1e <HAL_SPI_Transmit+0x26>
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	e147      	b.n	80030ae <HAL_SPI_Transmit+0x2b6>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	225c      	movs	r2, #92	@ 0x5c
 8002e22:	2101      	movs	r1, #1
 8002e24:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e26:	f7fe f9f1 	bl	800120c <HAL_GetTick>
 8002e2a:	0003      	movs	r3, r0
 8002e2c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002e2e:	2316      	movs	r3, #22
 8002e30:	18fb      	adds	r3, r7, r3
 8002e32:	1dba      	adds	r2, r7, #6
 8002e34:	8812      	ldrh	r2, [r2, #0]
 8002e36:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	225d      	movs	r2, #93	@ 0x5d
 8002e3c:	5c9b      	ldrb	r3, [r3, r2]
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d004      	beq.n	8002e4e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002e44:	231f      	movs	r3, #31
 8002e46:	18fb      	adds	r3, r7, r3
 8002e48:	2202      	movs	r2, #2
 8002e4a:	701a      	strb	r2, [r3, #0]
    goto error;
 8002e4c:	e128      	b.n	80030a0 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <HAL_SPI_Transmit+0x64>
 8002e54:	1dbb      	adds	r3, r7, #6
 8002e56:	881b      	ldrh	r3, [r3, #0]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d104      	bne.n	8002e66 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002e5c:	231f      	movs	r3, #31
 8002e5e:	18fb      	adds	r3, r7, r3
 8002e60:	2201      	movs	r2, #1
 8002e62:	701a      	strb	r2, [r3, #0]
    goto error;
 8002e64:	e11c      	b.n	80030a0 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	225d      	movs	r2, #93	@ 0x5d
 8002e6a:	2103      	movs	r1, #3
 8002e6c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	1dba      	adds	r2, r7, #6
 8002e7e:	8812      	ldrh	r2, [r2, #0]
 8002e80:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	1dba      	adds	r2, r7, #6
 8002e86:	8812      	ldrh	r2, [r2, #0]
 8002e88:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2244      	movs	r2, #68	@ 0x44
 8002e94:	2100      	movs	r1, #0
 8002e96:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2246      	movs	r2, #70	@ 0x46
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	689a      	ldr	r2, [r3, #8]
 8002eb0:	2380      	movs	r3, #128	@ 0x80
 8002eb2:	021b      	lsls	r3, r3, #8
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d110      	bne.n	8002eda <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2140      	movs	r1, #64	@ 0x40
 8002ec4:	438a      	bics	r2, r1
 8002ec6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2180      	movs	r1, #128	@ 0x80
 8002ed4:	01c9      	lsls	r1, r1, #7
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2240      	movs	r2, #64	@ 0x40
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	2b40      	cmp	r3, #64	@ 0x40
 8002ee6:	d007      	beq.n	8002ef8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2140      	movs	r1, #64	@ 0x40
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	68da      	ldr	r2, [r3, #12]
 8002efc:	23e0      	movs	r3, #224	@ 0xe0
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d952      	bls.n	8002faa <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d004      	beq.n	8002f16 <HAL_SPI_Transmit+0x11e>
 8002f0c:	2316      	movs	r3, #22
 8002f0e:	18fb      	adds	r3, r7, r3
 8002f10:	881b      	ldrh	r3, [r3, #0]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d143      	bne.n	8002f9e <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f1a:	881a      	ldrh	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f26:	1c9a      	adds	r2, r3, #2
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	3b01      	subs	r3, #1
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002f3a:	e030      	b.n	8002f9e <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	2202      	movs	r2, #2
 8002f44:	4013      	ands	r3, r2
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d112      	bne.n	8002f70 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4e:	881a      	ldrh	r2, [r3, #0]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f5a:	1c9a      	adds	r2, r3, #2
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	3b01      	subs	r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f6e:	e016      	b.n	8002f9e <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f70:	f7fe f94c 	bl	800120c <HAL_GetTick>
 8002f74:	0002      	movs	r2, r0
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	683a      	ldr	r2, [r7, #0]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d802      	bhi.n	8002f86 <HAL_SPI_Transmit+0x18e>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	3301      	adds	r3, #1
 8002f84:	d102      	bne.n	8002f8c <HAL_SPI_Transmit+0x194>
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d108      	bne.n	8002f9e <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8002f8c:	231f      	movs	r3, #31
 8002f8e:	18fb      	adds	r3, r7, r3
 8002f90:	2203      	movs	r2, #3
 8002f92:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	225d      	movs	r2, #93	@ 0x5d
 8002f98:	2101      	movs	r1, #1
 8002f9a:	5499      	strb	r1, [r3, r2]
          goto error;
 8002f9c:	e080      	b.n	80030a0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d1c9      	bne.n	8002f3c <HAL_SPI_Transmit+0x144>
 8002fa8:	e053      	b.n	8003052 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d004      	beq.n	8002fbc <HAL_SPI_Transmit+0x1c4>
 8002fb2:	2316      	movs	r3, #22
 8002fb4:	18fb      	adds	r3, r7, r3
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d145      	bne.n	8003048 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	330c      	adds	r3, #12
 8002fc6:	7812      	ldrb	r2, [r2, #0]
 8002fc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8002fe2:	e031      	b.n	8003048 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	2202      	movs	r2, #2
 8002fec:	4013      	ands	r3, r2
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d113      	bne.n	800301a <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	330c      	adds	r3, #12
 8002ffc:	7812      	ldrb	r2, [r2, #0]
 8002ffe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003004:	1c5a      	adds	r2, r3, #1
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800300e:	b29b      	uxth	r3, r3
 8003010:	3b01      	subs	r3, #1
 8003012:	b29a      	uxth	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003018:	e016      	b.n	8003048 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800301a:	f7fe f8f7 	bl	800120c <HAL_GetTick>
 800301e:	0002      	movs	r2, r0
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d802      	bhi.n	8003030 <HAL_SPI_Transmit+0x238>
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	3301      	adds	r3, #1
 800302e:	d102      	bne.n	8003036 <HAL_SPI_Transmit+0x23e>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d108      	bne.n	8003048 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8003036:	231f      	movs	r3, #31
 8003038:	18fb      	adds	r3, r7, r3
 800303a:	2203      	movs	r2, #3
 800303c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	225d      	movs	r2, #93	@ 0x5d
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]
          goto error;
 8003046:	e02b      	b.n	80030a0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800304c:	b29b      	uxth	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1c8      	bne.n	8002fe4 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	6839      	ldr	r1, [r7, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	0018      	movs	r0, r3
 800305a:	f000 f95d 	bl	8003318 <SPI_EndRxTxTransaction>
 800305e:	1e03      	subs	r3, r0, #0
 8003060:	d002      	beq.n	8003068 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2220      	movs	r2, #32
 8003066:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d10a      	bne.n	8003086 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003070:	2300      	movs	r3, #0
 8003072:	613b      	str	r3, [r7, #16]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	613b      	str	r3, [r7, #16]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	613b      	str	r3, [r7, #16]
 8003084:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800308a:	2b00      	cmp	r3, #0
 800308c:	d004      	beq.n	8003098 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800308e:	231f      	movs	r3, #31
 8003090:	18fb      	adds	r3, r7, r3
 8003092:	2201      	movs	r2, #1
 8003094:	701a      	strb	r2, [r3, #0]
 8003096:	e003      	b.n	80030a0 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	225d      	movs	r2, #93	@ 0x5d
 800309c:	2101      	movs	r1, #1
 800309e:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	225c      	movs	r2, #92	@ 0x5c
 80030a4:	2100      	movs	r1, #0
 80030a6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80030a8:	231f      	movs	r3, #31
 80030aa:	18fb      	adds	r3, r7, r3
 80030ac:	781b      	ldrb	r3, [r3, #0]
}
 80030ae:	0018      	movs	r0, r3
 80030b0:	46bd      	mov	sp, r7
 80030b2:	b008      	add	sp, #32
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b088      	sub	sp, #32
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	603b      	str	r3, [r7, #0]
 80030c4:	1dfb      	adds	r3, r7, #7
 80030c6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80030c8:	f7fe f8a0 	bl	800120c <HAL_GetTick>
 80030cc:	0002      	movs	r2, r0
 80030ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	18d3      	adds	r3, r2, r3
 80030d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80030d8:	f7fe f898 	bl	800120c <HAL_GetTick>
 80030dc:	0003      	movs	r3, r0
 80030de:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80030e0:	4b3a      	ldr	r3, [pc, #232]	@ (80031cc <SPI_WaitFlagStateUntilTimeout+0x114>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	015b      	lsls	r3, r3, #5
 80030e6:	0d1b      	lsrs	r3, r3, #20
 80030e8:	69fa      	ldr	r2, [r7, #28]
 80030ea:	4353      	muls	r3, r2
 80030ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80030ee:	e058      	b.n	80031a2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	3301      	adds	r3, #1
 80030f4:	d055      	beq.n	80031a2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80030f6:	f7fe f889 	bl	800120c <HAL_GetTick>
 80030fa:	0002      	movs	r2, r0
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	69fa      	ldr	r2, [r7, #28]
 8003102:	429a      	cmp	r2, r3
 8003104:	d902      	bls.n	800310c <SPI_WaitFlagStateUntilTimeout+0x54>
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d142      	bne.n	8003192 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	21e0      	movs	r1, #224	@ 0xe0
 8003118:	438a      	bics	r2, r1
 800311a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	2382      	movs	r3, #130	@ 0x82
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	429a      	cmp	r2, r3
 8003126:	d113      	bne.n	8003150 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	2380      	movs	r3, #128	@ 0x80
 800312e:	021b      	lsls	r3, r3, #8
 8003130:	429a      	cmp	r2, r3
 8003132:	d005      	beq.n	8003140 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	2380      	movs	r3, #128	@ 0x80
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	429a      	cmp	r2, r3
 800313e:	d107      	bne.n	8003150 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2140      	movs	r1, #64	@ 0x40
 800314c:	438a      	bics	r2, r1
 800314e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003154:	2380      	movs	r3, #128	@ 0x80
 8003156:	019b      	lsls	r3, r3, #6
 8003158:	429a      	cmp	r2, r3
 800315a:	d110      	bne.n	800317e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	491a      	ldr	r1, [pc, #104]	@ (80031d0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003168:	400a      	ands	r2, r1
 800316a:	601a      	str	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2180      	movs	r1, #128	@ 0x80
 8003178:	0189      	lsls	r1, r1, #6
 800317a:	430a      	orrs	r2, r1
 800317c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	225d      	movs	r2, #93	@ 0x5d
 8003182:	2101      	movs	r1, #1
 8003184:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	225c      	movs	r2, #92	@ 0x5c
 800318a:	2100      	movs	r1, #0
 800318c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e017      	b.n	80031c2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d101      	bne.n	800319c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	3b01      	subs	r3, #1
 80031a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	68ba      	ldr	r2, [r7, #8]
 80031aa:	4013      	ands	r3, r2
 80031ac:	68ba      	ldr	r2, [r7, #8]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	425a      	negs	r2, r3
 80031b2:	4153      	adcs	r3, r2
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	001a      	movs	r2, r3
 80031b8:	1dfb      	adds	r3, r7, #7
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d197      	bne.n	80030f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	0018      	movs	r0, r3
 80031c4:	46bd      	mov	sp, r7
 80031c6:	b008      	add	sp, #32
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	46c0      	nop			@ (mov r8, r8)
 80031cc:	20000000 	.word	0x20000000
 80031d0:	ffffdfff 	.word	0xffffdfff

080031d4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08a      	sub	sp, #40	@ 0x28
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
 80031e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80031e2:	2317      	movs	r3, #23
 80031e4:	18fb      	adds	r3, r7, r3
 80031e6:	2200      	movs	r2, #0
 80031e8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80031ea:	f7fe f80f 	bl	800120c <HAL_GetTick>
 80031ee:	0002      	movs	r2, r0
 80031f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f2:	1a9b      	subs	r3, r3, r2
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	18d3      	adds	r3, r2, r3
 80031f8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80031fa:	f7fe f807 	bl	800120c <HAL_GetTick>
 80031fe:	0003      	movs	r3, r0
 8003200:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	330c      	adds	r3, #12
 8003208:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800320a:	4b41      	ldr	r3, [pc, #260]	@ (8003310 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	0013      	movs	r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	189b      	adds	r3, r3, r2
 8003214:	00da      	lsls	r2, r3, #3
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	0d1b      	lsrs	r3, r3, #20
 800321a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800321c:	4353      	muls	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003220:	e068      	b.n	80032f4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	23c0      	movs	r3, #192	@ 0xc0
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	429a      	cmp	r2, r3
 800322a:	d10a      	bne.n	8003242 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d107      	bne.n	8003242 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	b2da      	uxtb	r2, r3
 8003238:	2117      	movs	r1, #23
 800323a:	187b      	adds	r3, r7, r1
 800323c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800323e:	187b      	adds	r3, r7, r1
 8003240:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	3301      	adds	r3, #1
 8003246:	d055      	beq.n	80032f4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003248:	f7fd ffe0 	bl	800120c <HAL_GetTick>
 800324c:	0002      	movs	r2, r0
 800324e:	6a3b      	ldr	r3, [r7, #32]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003254:	429a      	cmp	r2, r3
 8003256:	d902      	bls.n	800325e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325a:	2b00      	cmp	r3, #0
 800325c:	d142      	bne.n	80032e4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	21e0      	movs	r1, #224	@ 0xe0
 800326a:	438a      	bics	r2, r1
 800326c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	2382      	movs	r3, #130	@ 0x82
 8003274:	005b      	lsls	r3, r3, #1
 8003276:	429a      	cmp	r2, r3
 8003278:	d113      	bne.n	80032a2 <SPI_WaitFifoStateUntilTimeout+0xce>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	689a      	ldr	r2, [r3, #8]
 800327e:	2380      	movs	r3, #128	@ 0x80
 8003280:	021b      	lsls	r3, r3, #8
 8003282:	429a      	cmp	r2, r3
 8003284:	d005      	beq.n	8003292 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	689a      	ldr	r2, [r3, #8]
 800328a:	2380      	movs	r3, #128	@ 0x80
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	429a      	cmp	r2, r3
 8003290:	d107      	bne.n	80032a2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2140      	movs	r1, #64	@ 0x40
 800329e:	438a      	bics	r2, r1
 80032a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032a6:	2380      	movs	r3, #128	@ 0x80
 80032a8:	019b      	lsls	r3, r3, #6
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d110      	bne.n	80032d0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4916      	ldr	r1, [pc, #88]	@ (8003314 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80032ba:	400a      	ands	r2, r1
 80032bc:	601a      	str	r2, [r3, #0]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2180      	movs	r1, #128	@ 0x80
 80032ca:	0189      	lsls	r1, r1, #6
 80032cc:	430a      	orrs	r2, r1
 80032ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	225d      	movs	r2, #93	@ 0x5d
 80032d4:	2101      	movs	r1, #1
 80032d6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	225c      	movs	r2, #92	@ 0x5c
 80032dc:	2100      	movs	r1, #0
 80032de:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e010      	b.n	8003306 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	3b01      	subs	r3, #1
 80032f2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	4013      	ands	r3, r2
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	429a      	cmp	r2, r3
 8003302:	d18e      	bne.n	8003222 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	0018      	movs	r0, r3
 8003308:	46bd      	mov	sp, r7
 800330a:	b00a      	add	sp, #40	@ 0x28
 800330c:	bd80      	pop	{r7, pc}
 800330e:	46c0      	nop			@ (mov r8, r8)
 8003310:	20000000 	.word	0x20000000
 8003314:	ffffdfff 	.word	0xffffdfff

08003318 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af02      	add	r7, sp, #8
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	23c0      	movs	r3, #192	@ 0xc0
 8003328:	0159      	lsls	r1, r3, #5
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	0013      	movs	r3, r2
 8003332:	2200      	movs	r2, #0
 8003334:	f7ff ff4e 	bl	80031d4 <SPI_WaitFifoStateUntilTimeout>
 8003338:	1e03      	subs	r3, r0, #0
 800333a:	d007      	beq.n	800334c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003340:	2220      	movs	r2, #32
 8003342:	431a      	orrs	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e027      	b.n	800339c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	9300      	str	r3, [sp, #0]
 8003354:	0013      	movs	r3, r2
 8003356:	2200      	movs	r2, #0
 8003358:	2180      	movs	r1, #128	@ 0x80
 800335a:	f7ff fead 	bl	80030b8 <SPI_WaitFlagStateUntilTimeout>
 800335e:	1e03      	subs	r3, r0, #0
 8003360:	d007      	beq.n	8003372 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003366:	2220      	movs	r2, #32
 8003368:	431a      	orrs	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e014      	b.n	800339c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	23c0      	movs	r3, #192	@ 0xc0
 8003376:	00d9      	lsls	r1, r3, #3
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	0013      	movs	r3, r2
 8003380:	2200      	movs	r2, #0
 8003382:	f7ff ff27 	bl	80031d4 <SPI_WaitFifoStateUntilTimeout>
 8003386:	1e03      	subs	r3, r0, #0
 8003388:	d007      	beq.n	800339a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800338e:	2220      	movs	r2, #32
 8003390:	431a      	orrs	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e000      	b.n	800339c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800339a:	2300      	movs	r3, #0
}
 800339c:	0018      	movs	r0, r3
 800339e:	46bd      	mov	sp, r7
 80033a0:	b004      	add	sp, #16
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e042      	b.n	800343c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	223d      	movs	r2, #61	@ 0x3d
 80033ba:	5c9b      	ldrb	r3, [r3, r2]
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d107      	bne.n	80033d2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	223c      	movs	r2, #60	@ 0x3c
 80033c6:	2100      	movs	r1, #0
 80033c8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	0018      	movs	r0, r3
 80033ce:	f7fd fe45 	bl	800105c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	223d      	movs	r2, #61	@ 0x3d
 80033d6:	2102      	movs	r1, #2
 80033d8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	3304      	adds	r3, #4
 80033e2:	0019      	movs	r1, r3
 80033e4:	0010      	movs	r0, r2
 80033e6:	f000 fa89 	bl	80038fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2246      	movs	r2, #70	@ 0x46
 80033ee:	2101      	movs	r1, #1
 80033f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	223e      	movs	r2, #62	@ 0x3e
 80033f6:	2101      	movs	r1, #1
 80033f8:	5499      	strb	r1, [r3, r2]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	223f      	movs	r2, #63	@ 0x3f
 80033fe:	2101      	movs	r1, #1
 8003400:	5499      	strb	r1, [r3, r2]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2240      	movs	r2, #64	@ 0x40
 8003406:	2101      	movs	r1, #1
 8003408:	5499      	strb	r1, [r3, r2]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2241      	movs	r2, #65	@ 0x41
 800340e:	2101      	movs	r1, #1
 8003410:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2242      	movs	r2, #66	@ 0x42
 8003416:	2101      	movs	r1, #1
 8003418:	5499      	strb	r1, [r3, r2]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2243      	movs	r2, #67	@ 0x43
 800341e:	2101      	movs	r1, #1
 8003420:	5499      	strb	r1, [r3, r2]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2244      	movs	r2, #68	@ 0x44
 8003426:	2101      	movs	r1, #1
 8003428:	5499      	strb	r1, [r3, r2]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2245      	movs	r2, #69	@ 0x45
 800342e:	2101      	movs	r1, #1
 8003430:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	223d      	movs	r2, #61	@ 0x3d
 8003436:	2101      	movs	r1, #1
 8003438:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	0018      	movs	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	b002      	add	sp, #8
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	223d      	movs	r2, #61	@ 0x3d
 8003450:	5c9b      	ldrb	r3, [r3, r2]
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b01      	cmp	r3, #1
 8003456:	d001      	beq.n	800345c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e03b      	b.n	80034d4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	223d      	movs	r2, #61	@ 0x3d
 8003460:	2102      	movs	r1, #2
 8003462:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68da      	ldr	r2, [r3, #12]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2101      	movs	r1, #1
 8003470:	430a      	orrs	r2, r1
 8003472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a18      	ldr	r2, [pc, #96]	@ (80034dc <HAL_TIM_Base_Start_IT+0x98>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00f      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x5a>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	2380      	movs	r3, #128	@ 0x80
 8003484:	05db      	lsls	r3, r3, #23
 8003486:	429a      	cmp	r2, r3
 8003488:	d009      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x5a>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a14      	ldr	r2, [pc, #80]	@ (80034e0 <HAL_TIM_Base_Start_IT+0x9c>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d004      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x5a>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a12      	ldr	r2, [pc, #72]	@ (80034e4 <HAL_TIM_Base_Start_IT+0xa0>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d111      	bne.n	80034c2 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	2207      	movs	r2, #7
 80034a6:	4013      	ands	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2b06      	cmp	r3, #6
 80034ae:	d010      	beq.n	80034d2 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2101      	movs	r1, #1
 80034bc:	430a      	orrs	r2, r1
 80034be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c0:	e007      	b.n	80034d2 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2101      	movs	r1, #1
 80034ce:	430a      	orrs	r2, r1
 80034d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	0018      	movs	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	b004      	add	sp, #16
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40012c00 	.word	0x40012c00
 80034e0:	40000400 	.word	0x40000400
 80034e4:	40014000 	.word	0x40014000

080034e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	2202      	movs	r2, #2
 80034f8:	4013      	ands	r3, r2
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d124      	bne.n	8003548 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	2202      	movs	r2, #2
 8003506:	4013      	ands	r3, r2
 8003508:	2b02      	cmp	r3, #2
 800350a:	d11d      	bne.n	8003548 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2203      	movs	r2, #3
 8003512:	4252      	negs	r2, r2
 8003514:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2201      	movs	r2, #1
 800351a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	2203      	movs	r2, #3
 8003524:	4013      	ands	r3, r2
 8003526:	d004      	beq.n	8003532 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	0018      	movs	r0, r3
 800352c:	f000 f9ce 	bl	80038cc <HAL_TIM_IC_CaptureCallback>
 8003530:	e007      	b.n	8003542 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	0018      	movs	r0, r3
 8003536:	f000 f9c1 	bl	80038bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	0018      	movs	r0, r3
 800353e:	f000 f9cd 	bl	80038dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	2204      	movs	r2, #4
 8003550:	4013      	ands	r3, r2
 8003552:	2b04      	cmp	r3, #4
 8003554:	d125      	bne.n	80035a2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	2204      	movs	r2, #4
 800355e:	4013      	ands	r3, r2
 8003560:	2b04      	cmp	r3, #4
 8003562:	d11e      	bne.n	80035a2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2205      	movs	r2, #5
 800356a:	4252      	negs	r2, r2
 800356c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2202      	movs	r2, #2
 8003572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699a      	ldr	r2, [r3, #24]
 800357a:	23c0      	movs	r3, #192	@ 0xc0
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	4013      	ands	r3, r2
 8003580:	d004      	beq.n	800358c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	0018      	movs	r0, r3
 8003586:	f000 f9a1 	bl	80038cc <HAL_TIM_IC_CaptureCallback>
 800358a:	e007      	b.n	800359c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	0018      	movs	r0, r3
 8003590:	f000 f994 	bl	80038bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	0018      	movs	r0, r3
 8003598:	f000 f9a0 	bl	80038dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	2208      	movs	r2, #8
 80035aa:	4013      	ands	r3, r2
 80035ac:	2b08      	cmp	r3, #8
 80035ae:	d124      	bne.n	80035fa <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	2208      	movs	r2, #8
 80035b8:	4013      	ands	r3, r2
 80035ba:	2b08      	cmp	r3, #8
 80035bc:	d11d      	bne.n	80035fa <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2209      	movs	r2, #9
 80035c4:	4252      	negs	r2, r2
 80035c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2204      	movs	r2, #4
 80035cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	69db      	ldr	r3, [r3, #28]
 80035d4:	2203      	movs	r2, #3
 80035d6:	4013      	ands	r3, r2
 80035d8:	d004      	beq.n	80035e4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	0018      	movs	r0, r3
 80035de:	f000 f975 	bl	80038cc <HAL_TIM_IC_CaptureCallback>
 80035e2:	e007      	b.n	80035f4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	0018      	movs	r0, r3
 80035e8:	f000 f968 	bl	80038bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	0018      	movs	r0, r3
 80035f0:	f000 f974 	bl	80038dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	2210      	movs	r2, #16
 8003602:	4013      	ands	r3, r2
 8003604:	2b10      	cmp	r3, #16
 8003606:	d125      	bne.n	8003654 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	2210      	movs	r2, #16
 8003610:	4013      	ands	r3, r2
 8003612:	2b10      	cmp	r3, #16
 8003614:	d11e      	bne.n	8003654 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2211      	movs	r2, #17
 800361c:	4252      	negs	r2, r2
 800361e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2208      	movs	r2, #8
 8003624:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	69da      	ldr	r2, [r3, #28]
 800362c:	23c0      	movs	r3, #192	@ 0xc0
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	4013      	ands	r3, r2
 8003632:	d004      	beq.n	800363e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	0018      	movs	r0, r3
 8003638:	f000 f948 	bl	80038cc <HAL_TIM_IC_CaptureCallback>
 800363c:	e007      	b.n	800364e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	0018      	movs	r0, r3
 8003642:	f000 f93b 	bl	80038bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	0018      	movs	r0, r3
 800364a:	f000 f947 	bl	80038dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	2201      	movs	r2, #1
 800365c:	4013      	ands	r3, r2
 800365e:	2b01      	cmp	r3, #1
 8003660:	d10f      	bne.n	8003682 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	2201      	movs	r2, #1
 800366a:	4013      	ands	r3, r2
 800366c:	2b01      	cmp	r3, #1
 800366e:	d108      	bne.n	8003682 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2202      	movs	r2, #2
 8003676:	4252      	negs	r2, r2
 8003678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	0018      	movs	r0, r3
 800367e:	f7fd f9e3 	bl	8000a48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	2280      	movs	r2, #128	@ 0x80
 800368a:	4013      	ands	r3, r2
 800368c:	2b80      	cmp	r3, #128	@ 0x80
 800368e:	d10f      	bne.n	80036b0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	2280      	movs	r2, #128	@ 0x80
 8003698:	4013      	ands	r3, r2
 800369a:	2b80      	cmp	r3, #128	@ 0x80
 800369c:	d108      	bne.n	80036b0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2281      	movs	r2, #129	@ 0x81
 80036a4:	4252      	negs	r2, r2
 80036a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	0018      	movs	r0, r3
 80036ac:	f000 faa6 	bl	8003bfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2240      	movs	r2, #64	@ 0x40
 80036b8:	4013      	ands	r3, r2
 80036ba:	2b40      	cmp	r3, #64	@ 0x40
 80036bc:	d10f      	bne.n	80036de <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	2240      	movs	r2, #64	@ 0x40
 80036c6:	4013      	ands	r3, r2
 80036c8:	2b40      	cmp	r3, #64	@ 0x40
 80036ca:	d108      	bne.n	80036de <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2241      	movs	r2, #65	@ 0x41
 80036d2:	4252      	negs	r2, r2
 80036d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	0018      	movs	r0, r3
 80036da:	f000 f907 	bl	80038ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	2220      	movs	r2, #32
 80036e6:	4013      	ands	r3, r2
 80036e8:	2b20      	cmp	r3, #32
 80036ea:	d10f      	bne.n	800370c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	2220      	movs	r2, #32
 80036f4:	4013      	ands	r3, r2
 80036f6:	2b20      	cmp	r3, #32
 80036f8:	d108      	bne.n	800370c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2221      	movs	r2, #33	@ 0x21
 8003700:	4252      	negs	r2, r2
 8003702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	0018      	movs	r0, r3
 8003708:	f000 fa70 	bl	8003bec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800370c:	46c0      	nop			@ (mov r8, r8)
 800370e:	46bd      	mov	sp, r7
 8003710:	b002      	add	sp, #8
 8003712:	bd80      	pop	{r7, pc}

08003714 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800371e:	230f      	movs	r3, #15
 8003720:	18fb      	adds	r3, r7, r3
 8003722:	2200      	movs	r2, #0
 8003724:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	223c      	movs	r2, #60	@ 0x3c
 800372a:	5c9b      	ldrb	r3, [r3, r2]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_TIM_ConfigClockSource+0x20>
 8003730:	2302      	movs	r3, #2
 8003732:	e0bc      	b.n	80038ae <HAL_TIM_ConfigClockSource+0x19a>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	223c      	movs	r2, #60	@ 0x3c
 8003738:	2101      	movs	r1, #1
 800373a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	223d      	movs	r2, #61	@ 0x3d
 8003740:	2102      	movs	r1, #2
 8003742:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	2277      	movs	r2, #119	@ 0x77
 8003750:	4393      	bics	r3, r2
 8003752:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	4a58      	ldr	r2, [pc, #352]	@ (80038b8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003758:	4013      	ands	r3, r2
 800375a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68ba      	ldr	r2, [r7, #8]
 8003762:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2280      	movs	r2, #128	@ 0x80
 800376a:	0192      	lsls	r2, r2, #6
 800376c:	4293      	cmp	r3, r2
 800376e:	d040      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0xde>
 8003770:	2280      	movs	r2, #128	@ 0x80
 8003772:	0192      	lsls	r2, r2, #6
 8003774:	4293      	cmp	r3, r2
 8003776:	d900      	bls.n	800377a <HAL_TIM_ConfigClockSource+0x66>
 8003778:	e088      	b.n	800388c <HAL_TIM_ConfigClockSource+0x178>
 800377a:	2280      	movs	r2, #128	@ 0x80
 800377c:	0152      	lsls	r2, r2, #5
 800377e:	4293      	cmp	r3, r2
 8003780:	d100      	bne.n	8003784 <HAL_TIM_ConfigClockSource+0x70>
 8003782:	e088      	b.n	8003896 <HAL_TIM_ConfigClockSource+0x182>
 8003784:	2280      	movs	r2, #128	@ 0x80
 8003786:	0152      	lsls	r2, r2, #5
 8003788:	4293      	cmp	r3, r2
 800378a:	d900      	bls.n	800378e <HAL_TIM_ConfigClockSource+0x7a>
 800378c:	e07e      	b.n	800388c <HAL_TIM_ConfigClockSource+0x178>
 800378e:	2b70      	cmp	r3, #112	@ 0x70
 8003790:	d018      	beq.n	80037c4 <HAL_TIM_ConfigClockSource+0xb0>
 8003792:	d900      	bls.n	8003796 <HAL_TIM_ConfigClockSource+0x82>
 8003794:	e07a      	b.n	800388c <HAL_TIM_ConfigClockSource+0x178>
 8003796:	2b60      	cmp	r3, #96	@ 0x60
 8003798:	d04f      	beq.n	800383a <HAL_TIM_ConfigClockSource+0x126>
 800379a:	d900      	bls.n	800379e <HAL_TIM_ConfigClockSource+0x8a>
 800379c:	e076      	b.n	800388c <HAL_TIM_ConfigClockSource+0x178>
 800379e:	2b50      	cmp	r3, #80	@ 0x50
 80037a0:	d03b      	beq.n	800381a <HAL_TIM_ConfigClockSource+0x106>
 80037a2:	d900      	bls.n	80037a6 <HAL_TIM_ConfigClockSource+0x92>
 80037a4:	e072      	b.n	800388c <HAL_TIM_ConfigClockSource+0x178>
 80037a6:	2b40      	cmp	r3, #64	@ 0x40
 80037a8:	d057      	beq.n	800385a <HAL_TIM_ConfigClockSource+0x146>
 80037aa:	d900      	bls.n	80037ae <HAL_TIM_ConfigClockSource+0x9a>
 80037ac:	e06e      	b.n	800388c <HAL_TIM_ConfigClockSource+0x178>
 80037ae:	2b30      	cmp	r3, #48	@ 0x30
 80037b0:	d063      	beq.n	800387a <HAL_TIM_ConfigClockSource+0x166>
 80037b2:	d86b      	bhi.n	800388c <HAL_TIM_ConfigClockSource+0x178>
 80037b4:	2b20      	cmp	r3, #32
 80037b6:	d060      	beq.n	800387a <HAL_TIM_ConfigClockSource+0x166>
 80037b8:	d868      	bhi.n	800388c <HAL_TIM_ConfigClockSource+0x178>
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d05d      	beq.n	800387a <HAL_TIM_ConfigClockSource+0x166>
 80037be:	2b10      	cmp	r3, #16
 80037c0:	d05b      	beq.n	800387a <HAL_TIM_ConfigClockSource+0x166>
 80037c2:	e063      	b.n	800388c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037d4:	f000 f98c 	bl	8003af0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	2277      	movs	r2, #119	@ 0x77
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68ba      	ldr	r2, [r7, #8]
 80037ee:	609a      	str	r2, [r3, #8]
      break;
 80037f0:	e052      	b.n	8003898 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003802:	f000 f975 	bl	8003af0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2180      	movs	r1, #128	@ 0x80
 8003812:	01c9      	lsls	r1, r1, #7
 8003814:	430a      	orrs	r2, r1
 8003816:	609a      	str	r2, [r3, #8]
      break;
 8003818:	e03e      	b.n	8003898 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003826:	001a      	movs	r2, r3
 8003828:	f000 f8e8 	bl	80039fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2150      	movs	r1, #80	@ 0x50
 8003832:	0018      	movs	r0, r3
 8003834:	f000 f942 	bl	8003abc <TIM_ITRx_SetConfig>
      break;
 8003838:	e02e      	b.n	8003898 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003846:	001a      	movs	r2, r3
 8003848:	f000 f906 	bl	8003a58 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2160      	movs	r1, #96	@ 0x60
 8003852:	0018      	movs	r0, r3
 8003854:	f000 f932 	bl	8003abc <TIM_ITRx_SetConfig>
      break;
 8003858:	e01e      	b.n	8003898 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003866:	001a      	movs	r2, r3
 8003868:	f000 f8c8 	bl	80039fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2140      	movs	r1, #64	@ 0x40
 8003872:	0018      	movs	r0, r3
 8003874:	f000 f922 	bl	8003abc <TIM_ITRx_SetConfig>
      break;
 8003878:	e00e      	b.n	8003898 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	0019      	movs	r1, r3
 8003884:	0010      	movs	r0, r2
 8003886:	f000 f919 	bl	8003abc <TIM_ITRx_SetConfig>
      break;
 800388a:	e005      	b.n	8003898 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800388c:	230f      	movs	r3, #15
 800388e:	18fb      	adds	r3, r7, r3
 8003890:	2201      	movs	r2, #1
 8003892:	701a      	strb	r2, [r3, #0]
      break;
 8003894:	e000      	b.n	8003898 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003896:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	223d      	movs	r2, #61	@ 0x3d
 800389c:	2101      	movs	r1, #1
 800389e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	223c      	movs	r2, #60	@ 0x3c
 80038a4:	2100      	movs	r1, #0
 80038a6:	5499      	strb	r1, [r3, r2]

  return status;
 80038a8:	230f      	movs	r3, #15
 80038aa:	18fb      	adds	r3, r7, r3
 80038ac:	781b      	ldrb	r3, [r3, #0]
}
 80038ae:	0018      	movs	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	b004      	add	sp, #16
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	46c0      	nop			@ (mov r8, r8)
 80038b8:	ffff00ff 	.word	0xffff00ff

080038bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038c4:	46c0      	nop			@ (mov r8, r8)
 80038c6:	46bd      	mov	sp, r7
 80038c8:	b002      	add	sp, #8
 80038ca:	bd80      	pop	{r7, pc}

080038cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038d4:	46c0      	nop			@ (mov r8, r8)
 80038d6:	46bd      	mov	sp, r7
 80038d8:	b002      	add	sp, #8
 80038da:	bd80      	pop	{r7, pc}

080038dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038e4:	46c0      	nop			@ (mov r8, r8)
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b002      	add	sp, #8
 80038ea:	bd80      	pop	{r7, pc}

080038ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038f4:	46c0      	nop			@ (mov r8, r8)
 80038f6:	46bd      	mov	sp, r7
 80038f8:	b002      	add	sp, #8
 80038fa:	bd80      	pop	{r7, pc}

080038fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a34      	ldr	r2, [pc, #208]	@ (80039e0 <TIM_Base_SetConfig+0xe4>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d008      	beq.n	8003926 <TIM_Base_SetConfig+0x2a>
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	2380      	movs	r3, #128	@ 0x80
 8003918:	05db      	lsls	r3, r3, #23
 800391a:	429a      	cmp	r2, r3
 800391c:	d003      	beq.n	8003926 <TIM_Base_SetConfig+0x2a>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a30      	ldr	r2, [pc, #192]	@ (80039e4 <TIM_Base_SetConfig+0xe8>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d108      	bne.n	8003938 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2270      	movs	r2, #112	@ 0x70
 800392a:	4393      	bics	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	4313      	orrs	r3, r2
 8003936:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a29      	ldr	r2, [pc, #164]	@ (80039e0 <TIM_Base_SetConfig+0xe4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d018      	beq.n	8003972 <TIM_Base_SetConfig+0x76>
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	2380      	movs	r3, #128	@ 0x80
 8003944:	05db      	lsls	r3, r3, #23
 8003946:	429a      	cmp	r2, r3
 8003948:	d013      	beq.n	8003972 <TIM_Base_SetConfig+0x76>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a25      	ldr	r2, [pc, #148]	@ (80039e4 <TIM_Base_SetConfig+0xe8>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d00f      	beq.n	8003972 <TIM_Base_SetConfig+0x76>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a24      	ldr	r2, [pc, #144]	@ (80039e8 <TIM_Base_SetConfig+0xec>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d00b      	beq.n	8003972 <TIM_Base_SetConfig+0x76>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a23      	ldr	r2, [pc, #140]	@ (80039ec <TIM_Base_SetConfig+0xf0>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d007      	beq.n	8003972 <TIM_Base_SetConfig+0x76>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a22      	ldr	r2, [pc, #136]	@ (80039f0 <TIM_Base_SetConfig+0xf4>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d003      	beq.n	8003972 <TIM_Base_SetConfig+0x76>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a21      	ldr	r2, [pc, #132]	@ (80039f4 <TIM_Base_SetConfig+0xf8>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d108      	bne.n	8003984 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4a20      	ldr	r2, [pc, #128]	@ (80039f8 <TIM_Base_SetConfig+0xfc>)
 8003976:	4013      	ands	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	4313      	orrs	r3, r2
 8003982:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2280      	movs	r2, #128	@ 0x80
 8003988:	4393      	bics	r3, r2
 800398a:	001a      	movs	r2, r3
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	4313      	orrs	r3, r2
 8003992:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a0c      	ldr	r2, [pc, #48]	@ (80039e0 <TIM_Base_SetConfig+0xe4>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d00b      	beq.n	80039ca <TIM_Base_SetConfig+0xce>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a0d      	ldr	r2, [pc, #52]	@ (80039ec <TIM_Base_SetConfig+0xf0>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d007      	beq.n	80039ca <TIM_Base_SetConfig+0xce>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a0c      	ldr	r2, [pc, #48]	@ (80039f0 <TIM_Base_SetConfig+0xf4>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d003      	beq.n	80039ca <TIM_Base_SetConfig+0xce>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a0b      	ldr	r2, [pc, #44]	@ (80039f4 <TIM_Base_SetConfig+0xf8>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d103      	bne.n	80039d2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	691a      	ldr	r2, [r3, #16]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	615a      	str	r2, [r3, #20]
}
 80039d8:	46c0      	nop			@ (mov r8, r8)
 80039da:	46bd      	mov	sp, r7
 80039dc:	b004      	add	sp, #16
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	40012c00 	.word	0x40012c00
 80039e4:	40000400 	.word	0x40000400
 80039e8:	40002000 	.word	0x40002000
 80039ec:	40014000 	.word	0x40014000
 80039f0:	40014400 	.word	0x40014400
 80039f4:	40014800 	.word	0x40014800
 80039f8:	fffffcff 	.word	0xfffffcff

080039fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	60f8      	str	r0, [r7, #12]
 8003a04:	60b9      	str	r1, [r7, #8]
 8003a06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	2201      	movs	r2, #1
 8003a14:	4393      	bics	r3, r2
 8003a16:	001a      	movs	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	22f0      	movs	r2, #240	@ 0xf0
 8003a26:	4393      	bics	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	011b      	lsls	r3, r3, #4
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	220a      	movs	r2, #10
 8003a38:	4393      	bics	r3, r2
 8003a3a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a3c:	697a      	ldr	r2, [r7, #20]
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	621a      	str	r2, [r3, #32]
}
 8003a50:	46c0      	nop			@ (mov r8, r8)
 8003a52:	46bd      	mov	sp, r7
 8003a54:	b006      	add	sp, #24
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	2210      	movs	r2, #16
 8003a6a:	4393      	bics	r3, r2
 8003a6c:	001a      	movs	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6a1b      	ldr	r3, [r3, #32]
 8003a7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	4a0d      	ldr	r2, [pc, #52]	@ (8003ab8 <TIM_TI2_ConfigInputStage+0x60>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	031b      	lsls	r3, r3, #12
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	22a0      	movs	r2, #160	@ 0xa0
 8003a94:	4393      	bics	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	011b      	lsls	r3, r3, #4
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	621a      	str	r2, [r3, #32]
}
 8003aae:	46c0      	nop			@ (mov r8, r8)
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	b006      	add	sp, #24
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	46c0      	nop			@ (mov r8, r8)
 8003ab8:	ffff0fff 	.word	0xffff0fff

08003abc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2270      	movs	r2, #112	@ 0x70
 8003ad0:	4393      	bics	r3, r2
 8003ad2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	2207      	movs	r2, #7
 8003adc:	4313      	orrs	r3, r2
 8003ade:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68fa      	ldr	r2, [r7, #12]
 8003ae4:	609a      	str	r2, [r3, #8]
}
 8003ae6:	46c0      	nop			@ (mov r8, r8)
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	b004      	add	sp, #16
 8003aec:	bd80      	pop	{r7, pc}
	...

08003af0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	4a09      	ldr	r2, [pc, #36]	@ (8003b2c <TIM_ETR_SetConfig+0x3c>)
 8003b08:	4013      	ands	r3, r2
 8003b0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	021a      	lsls	r2, r3, #8
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	431a      	orrs	r2, r3
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	697a      	ldr	r2, [r7, #20]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	697a      	ldr	r2, [r7, #20]
 8003b22:	609a      	str	r2, [r3, #8]
}
 8003b24:	46c0      	nop			@ (mov r8, r8)
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b006      	add	sp, #24
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	ffff00ff 	.word	0xffff00ff

08003b30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	223c      	movs	r2, #60	@ 0x3c
 8003b3e:	5c9b      	ldrb	r3, [r3, r2]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d101      	bne.n	8003b48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b44:	2302      	movs	r3, #2
 8003b46:	e047      	b.n	8003bd8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	223c      	movs	r2, #60	@ 0x3c
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	223d      	movs	r2, #61	@ 0x3d
 8003b54:	2102      	movs	r1, #2
 8003b56:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2270      	movs	r2, #112	@ 0x70
 8003b6c:	4393      	bics	r3, r2
 8003b6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a16      	ldr	r2, [pc, #88]	@ (8003be0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d00f      	beq.n	8003bac <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	2380      	movs	r3, #128	@ 0x80
 8003b92:	05db      	lsls	r3, r3, #23
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d009      	beq.n	8003bac <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a11      	ldr	r2, [pc, #68]	@ (8003be4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d004      	beq.n	8003bac <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a10      	ldr	r2, [pc, #64]	@ (8003be8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d10c      	bne.n	8003bc6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	2280      	movs	r2, #128	@ 0x80
 8003bb0:	4393      	bics	r3, r2
 8003bb2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	223d      	movs	r2, #61	@ 0x3d
 8003bca:	2101      	movs	r1, #1
 8003bcc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	223c      	movs	r2, #60	@ 0x3c
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	0018      	movs	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	b004      	add	sp, #16
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	40012c00 	.word	0x40012c00
 8003be4:	40000400 	.word	0x40000400
 8003be8:	40014000 	.word	0x40014000

08003bec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bf4:	46c0      	nop			@ (mov r8, r8)
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	b002      	add	sp, #8
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c04:	46c0      	nop			@ (mov r8, r8)
 8003c06:	46bd      	mov	sp, r7
 8003c08:	b002      	add	sp, #8
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <memset>:
 8003c0c:	0003      	movs	r3, r0
 8003c0e:	1882      	adds	r2, r0, r2
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d100      	bne.n	8003c16 <memset+0xa>
 8003c14:	4770      	bx	lr
 8003c16:	7019      	strb	r1, [r3, #0]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	e7f9      	b.n	8003c10 <memset+0x4>

08003c1c <__libc_init_array>:
 8003c1c:	b570      	push	{r4, r5, r6, lr}
 8003c1e:	2600      	movs	r6, #0
 8003c20:	4c0c      	ldr	r4, [pc, #48]	@ (8003c54 <__libc_init_array+0x38>)
 8003c22:	4d0d      	ldr	r5, [pc, #52]	@ (8003c58 <__libc_init_array+0x3c>)
 8003c24:	1b64      	subs	r4, r4, r5
 8003c26:	10a4      	asrs	r4, r4, #2
 8003c28:	42a6      	cmp	r6, r4
 8003c2a:	d109      	bne.n	8003c40 <__libc_init_array+0x24>
 8003c2c:	2600      	movs	r6, #0
 8003c2e:	f000 f819 	bl	8003c64 <_init>
 8003c32:	4c0a      	ldr	r4, [pc, #40]	@ (8003c5c <__libc_init_array+0x40>)
 8003c34:	4d0a      	ldr	r5, [pc, #40]	@ (8003c60 <__libc_init_array+0x44>)
 8003c36:	1b64      	subs	r4, r4, r5
 8003c38:	10a4      	asrs	r4, r4, #2
 8003c3a:	42a6      	cmp	r6, r4
 8003c3c:	d105      	bne.n	8003c4a <__libc_init_array+0x2e>
 8003c3e:	bd70      	pop	{r4, r5, r6, pc}
 8003c40:	00b3      	lsls	r3, r6, #2
 8003c42:	58eb      	ldr	r3, [r5, r3]
 8003c44:	4798      	blx	r3
 8003c46:	3601      	adds	r6, #1
 8003c48:	e7ee      	b.n	8003c28 <__libc_init_array+0xc>
 8003c4a:	00b3      	lsls	r3, r6, #2
 8003c4c:	58eb      	ldr	r3, [r5, r3]
 8003c4e:	4798      	blx	r3
 8003c50:	3601      	adds	r6, #1
 8003c52:	e7f2      	b.n	8003c3a <__libc_init_array+0x1e>
 8003c54:	08003cac 	.word	0x08003cac
 8003c58:	08003cac 	.word	0x08003cac
 8003c5c:	08003cb0 	.word	0x08003cb0
 8003c60:	08003cac 	.word	0x08003cac

08003c64 <_init>:
 8003c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c6a:	bc08      	pop	{r3}
 8003c6c:	469e      	mov	lr, r3
 8003c6e:	4770      	bx	lr

08003c70 <_fini>:
 8003c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c72:	46c0      	nop			@ (mov r8, r8)
 8003c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c76:	bc08      	pop	{r3}
 8003c78:	469e      	mov	lr, r3
 8003c7a:	4770      	bx	lr
