{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712172121232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712172121232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 15:22:01 2024 " "Processing started: Wed Apr 03 15:22:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712172121232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712172121232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712172121232 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712172121378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file component_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 component_test " "Found entity 1: component_test" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-structural " "Found design unit 1: tristate_buffer-structural" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121579 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_block_r2w1-structural " "Found design unit 1: reg_block_r2w1-structural" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121580 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_block_r2w1 " "Found entity 1: reg_block_r2w1" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-structural " "Found design unit 1: PC_reg-structural" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121582 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC_inc-structural " "Found design unit 1: IF_PC_inc-structural" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121583 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_inc " "Found entity 1: IF_PC_inc" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_tristate_buffer-structural " "Found design unit 1: nBit_tristate_buffer-structural" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121584 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_tristate_buffer " "Found entity 1: nBit_tristate_buffer" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg_en-structural " "Found design unit 1: nBit_reg_en-structural" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121585 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg_en " "Found entity 1: nBit_reg_en" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-structural " "Found design unit 1: nBit_reg-structural" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121586 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-structural " "Found design unit 1: nBit_mux2-structural" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121586 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_inc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_inc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_inc1-structural " "Found design unit 1: nBit_inc1-structural" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121587 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_inc1 " "Found entity 1: nBit_inc1" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_extend_mbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_extend_mbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_extend_mBits-structural " "Found design unit 1: nBit_extend_mBits-structural" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121588 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_extend_mBits " "Found entity 1: nBit_extend_mBits" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_decoder-structural " "Found design unit 1: nBit_decoder-structural" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121589 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_decoder " "Found entity 1: nBit_decoder" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_cla4_adder-structural " "Found design unit 1: nBit_cla4_adder-structural" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121590 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_cla4_adder " "Found entity 1: nBit_cla4_adder" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder_subtraction_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_adder_subtraction_block-structural " "Found design unit 1: nBit_adder_subtraction_block-structural" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121591 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_adder_subtraction_block " "Found entity 1: nBit_adder_subtraction_block" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121591 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2powmbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2powMBits-structural " "Found design unit 1: mux_2powMBits-structural" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121592 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2powMBits " "Found entity 1: mux_2powMBits" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_vars.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_risk_singlecycle_vars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_VARS " "Found design unit 1: MIPS_RISK_SingleCycle_VARS" {  } { { "MIPS_RISK_SingleCycle_VARS.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_VARS.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_instruction_breakdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown-structural " "Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-structural" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121594 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown " "Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipc_risk_simplecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipc_risk_simplecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle-structural " "Found design unit 1: MIPS_RISK_SingleCycle-structural" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121595 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle " "Found entity 1: MIPS_RISK_SingleCycle" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_Branch-structural " "Found design unit 1: MEM_Branch-structural" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121595 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch " "Found entity 1: MEM_Branch" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maincontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainControlUnit-Structural " "Found design unit 1: MainControlUnit-Structural" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121596 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainControlUnit " "Found entity 1: MainControlUnit" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LU_Simple-Structural " "Found design unit 1: LU_Simple-Structural" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121597 ""} { "Info" "ISGN_ENTITY_NAME" "1 LU_Simple " "Found entity 1: LU_Simple" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ctrl_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ctrl_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_CTRL_REG-structural " "Found design unit 1: ID_CTRL_REG-structural" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121598 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_CTRL_REG " "Found entity 1: ID_CTRL_REG" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121599 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_alu_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_ALU-structural " "Found design unit 1: EX_ALU-structural" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121600 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-structural " "Found design unit 1: d_latch-structural" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121601 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_en-structural " "Found design unit 1: d_flipflop_en-structural" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121602 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_en " "Found entity 1: d_flipflop_en" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-structural " "Found design unit 1: d_flipflop-structural" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121603 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Types " "Found design unit 1: CPU_Types" {  } { { "CPU_Types.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/CPU_Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_adder-structural " "Found design unit 1: cla4_adder-structural" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121604 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4_adder " "Found entity 1: cla4_adder" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_mux_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit8_mux_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_mux_8Bits-structural " "Found design unit 1: bit8_mux_8Bits-structural" {  } { { "bit8_mux_8Bits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121605 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit8_mux_8Bits " "Found entity 1: bit8_mux_8Bits" {  } { { "bit8_mux_8Bits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AU_Simple-structural " "Found design unit 1: AU_Simple-structural" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121606 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_Simple " "Found entity 1: AU_Simple" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-structural " "Found design unit 1: ALUControlUnit-structural" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Simple-structural " "Found design unit 1: ALU_Simple-structural" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Simple " "Found entity 1: ALU_Simple" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_ID_EX-structural " "Found design unit 1: reg_ID_EX-structural" {  } { { "reg_ID_EX.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_ID_EX.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121609 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_ID_EX " "Found entity 1: reg_ID_EX" {  } { { "reg_ID_EX.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_ID_EX.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_EX_MEM-structural " "Found design unit 1: reg_EX_MEM-structural" {  } { { "reg_EX_MEM.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_EX_MEM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121610 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_EX_MEM " "Found entity 1: reg_EX_MEM" {  } { { "reg_EX_MEM.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_EX_MEM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_MEM_WB-structural " "Found design unit 1: reg_MEM_WB-structural" {  } { { "reg_MEM_WB.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_MEM_WB.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121611 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM_WB " "Found entity 1: reg_MEM_WB" {  } { { "reg_MEM_WB.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_MEM_WB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712172121655 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "IMEM " "Undeclared parameter IMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 992 880 992 1088 "IMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1712172121659 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE IMEM " "Can't find a definition for parameter LPM_FILE -- assuming IMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 992 880 992 1088 "IMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1712172121659 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "DMEM " "Undeclared parameter DMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1216 3896 4016 1328 "DMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1712172121660 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE DMEM " "Can't find a definition for parameter LPM_FILE -- assuming DMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1216 3896 4016 1328 "DMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1712172121660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:IMEM " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "IMEM" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 992 880 992 1088 "IMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 992 880 992 1088 "IMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172121678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:IMEM " "Instantiated megafunction \"LPM_ROM:IMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE IMEM " "Parameter \"LPM_FILE\" = \"IMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121679 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 992 880 992 1088 "IMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712172121679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:IMEM\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 992 880 992 1088 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 992 880 992 1088 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrv " "Found entity 1: altsyncram_lrv" {  } { { "db/altsyncram_lrv.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_lrv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172121756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172121756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrv LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_lrv:auto_generated " "Elaborating entity \"altsyncram_lrv\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_lrv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:inst1 " "Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:inst1\"" {  } { { "top_level.bdf" "inst1" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 984 456 656 1096 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg PC_reg:inst1\|nBit_reg:PC_reg A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\"" {  } { { "PC_reg.vhd" "PC_reg" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\"" {  } { { "nBit_reg.vhd" "\\loop0:0:dff" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_latch PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master A:structural " "Elaborating entity \"d_latch\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master\"" {  } { { "d_flipflop.vhd" "master" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEM_WB reg_MEM_WB:inst15 " "Elaborating entity \"reg_MEM_WB\" for hierarchy \"reg_MEM_WB:inst15\"" {  } { { "top_level.bdf" "inst15" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 904 4304 4648 1080 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg reg_MEM_WB:inst15\|nBit_reg:reg_REG_write_adr_outp A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"reg_MEM_WB:inst15\|nBit_reg:reg_REG_write_adr_outp\"" {  } { { "reg_MEM_WB.vhd" "reg_REG_write_adr_outp" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_MEM_WB.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg reg_MEM_WB:inst15\|nBit_reg:reg_ALU_result A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"reg_MEM_WB:inst15\|nBit_reg:reg_ALU_result\"" {  } { { "reg_MEM_WB.vhd" "reg_ALU_result" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_MEM_WB.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EX_MEM reg_EX_MEM:inst12 " "Elaborating entity \"reg_EX_MEM\" for hierarchy \"reg_EX_MEM:inst12\"" {  } { { "top_level.bdf" "inst12" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 880 3016 3360 1216 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg reg_EX_MEM:inst12\|nBit_reg:reg_ctrl_signals A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"reg_EX_MEM:inst12\|nBit_reg:reg_ctrl_signals\"" {  } { { "reg_EX_MEM.vhd" "reg_ctrl_signals" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_EX_MEM.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg reg_EX_MEM:inst12\|nBit_reg:reg_alu_signals A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"reg_EX_MEM:inst12\|nBit_reg:reg_alu_signals\"" {  } { { "reg_EX_MEM.vhd" "reg_alu_signals" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_EX_MEM.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ID_EX reg_ID_EX:inst11 " "Elaborating entity \"reg_ID_EX\" for hierarchy \"reg_ID_EX:inst11\"" {  } { { "top_level.bdf" "inst11" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 952 1960 2304 1288 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg reg_ID_EX:inst11\|nBit_reg:reg_ALU_op A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"reg_ID_EX:inst11\|nBit_reg:reg_ALU_op\"" {  } { { "reg_ID_EX.vhd" "reg_ALU_op" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/reg_ID_EX.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172121943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_CTRL_REG ID_CTRL_REG:inst6 " "Elaborating entity \"ID_CTRL_REG\" for hierarchy \"ID_CTRL_REG:inst6\"" {  } { { "top_level.bdf" "inst6" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 984 1496 1808 1288 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_type ID_CTRL_REG.vhd(37) " "Verilog HDL or VHDL warning at ID_CTRL_REG.vhd(37): object \"instruction_type\" assigned a value but never read" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712172122033 "|top_level|ID_CTRL_REG:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS_RISK_SingleCycle_instruction_breakdown ID_CTRL_REG:inst6\|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown A:structural " "Elaborating entity \"MIPS_RISK_SingleCycle_instruction_breakdown\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown\"" {  } { { "ID_CTRL_REG.vhd" "inst_breakdown" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainControlUnit ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh A:structural " "Elaborating entity \"MainControlUnit\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\"" {  } { { "ID_CTRL_REG.vhd" "MainControlUnit_rkjerh" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j MainControlUnit.vhd(19) " "Verilog HDL or VHDL warning at MainControlUnit.vhd(19): object \"j\" assigned a value but never read" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712172122035 "|top_level|ID_CTRL_REG:inst6|MainControlUnit:MainControlUnit_rkjerh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 ID_CTRL_REG:inst6\|nBit_mux2:REG_mux A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\"" {  } { { "ID_CTRL_REG.vhd" "REG_mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tristate_buffer ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb A:structural " "Elaborating entity \"tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\"" {  } { { "nBit_tristate_buffer.vhd" "\\loop0:0:tsb" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg_block_r2w1 ID_CTRL_REG:inst6\|reg_block_r2w1:registers A:structural " "Elaborating entity \"reg_block_r2w1\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\"" {  } { { "ID_CTRL_REG.vhd" "registers" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode\"" {  } { { "registers.vhd" "decode" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg_en ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg A:structural " "Elaborating entity \"nBit_reg_en\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\"" {  } { { "registers.vhd" "\\loop0:0:reg" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop_en ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop_en\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\"" {  } { { "nBit_reg_en.vhd" "\\loop0:0:dff" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux " "Elaborating entity \"mux2\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\"" {  } { { "d_flipflop_en.vhd" "mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\"" {  } { { "registers.vhd" "\\loop1:0:tsb1" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 nBit_mux2:inst8 " "Elaborating entity \"nBit_mux2\" for hierarchy \"nBit_mux2:inst8\"" {  } { { "top_level.bdf" "inst8" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 984 5080 5264 1096 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:DMEM " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "DMEM" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1216 3896 4016 1328 "DMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1216 3896 4016 1328 "DMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172122247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:DMEM " "Instantiated megafunction \"LPM_RAM_DQ:DMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE DMEM " "Parameter \"LPM_FILE\" = \"DMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122247 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1216 3896 4016 1328 "DMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712172122247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:DMEM\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122255 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV GX devices " "Assertion warning: altram does not support Cyclone IV GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1216 3896 4016 1328 "DMEM" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1712172122256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1216 3896 4016 1328 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122260 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1216 3896 4016 1328 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc91 " "Found entity 1: altsyncram_rc91" {  } { { "db/altsyncram_rc91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_rc91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712172122299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712172122299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc91 LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated " "Elaborating entity \"altsyncram_rc91\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:inst5 " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:inst5\"" {  } { { "top_level.bdf" "inst5" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1072 2592 2864 1248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUControlUnit EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa A:structural " "Elaborating entity \"ALUControlUnit\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\"" {  } { { "EX_ALU_Branch.vhd" "ALU_Ctrl_asa" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 EX_ALU:inst5\|nBit_mux2:ALU_mux A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|nBit_mux2:ALU_mux\"" {  } { { "EX_ALU_Branch.vhd" "ALU_mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU_Simple EX_ALU:inst5\|ALU_Simple:ALU A:structural " "Elaborating entity \"ALU_Simple\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\"" {  } { { "EX_ALU_Branch.vhd" "ALU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LU_Simple EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU A:structural " "Elaborating entity \"LU_Simple\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\"" {  } { { "ALU_Simple.vhd" "LU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AU_Simple EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU A:structural " "Elaborating entity \"AU_Simple\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\"" {  } { { "ALU_Simple.vhd" "AU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_adder_subtraction_block EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block A:structural " "Elaborating entity \"nBit_adder_subtraction_block\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block\"" {  } { { "AU_Simple.vhd" "sub_block" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_cla4_adder EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode A:structural " "Elaborating entity \"nBit_cla4_adder\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\"" {  } { { "AU_Simple.vhd" "decode" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4_adder EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst " "Elaborating entity \"cla4_adder\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\"" {  } { { "nBit_cla4_adder.vhd" "\\loop0:0:cla4_adder_inst" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst " "Elaborating entity \"half_adder\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst\"" {  } { { "cla4_adder.vhd" "\\loop0:0:half_adder_inst" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Branch MEM_Branch:inst7 " "Elaborating entity \"MEM_Branch\" for hierarchy \"MEM_Branch:inst7\"" {  } { { "top_level.bdf" "inst7" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1000 3848 4112 1144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_cla4_adder MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder A:structural " "Elaborating entity \"nBit_cla4_adder\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\"" {  } { { "MEM_Branch.vhd" "PC_branch_adder" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 MEM_Branch:inst7\|nBit_mux2:PC_branch_mux A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\"" {  } { { "MEM_Branch.vhd" "PC_branch_mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg nBit_reg:inst14 " "Elaborating entity \"nBit_reg\" for hierarchy \"nBit_reg:inst14\"" {  } { { "top_level.bdf" "inst14" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 760 3064 3280 872 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_inc IF_PC_inc:inst " "Elaborating entity \"IF_PC_inc\" for hierarchy \"IF_PC_inc:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 1200 440 632 1280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_inc1 IF_PC_inc:inst\|nBit_inc1:PC_inc_adder A:structural " "Elaborating entity \"nBit_inc1\" using architecture \"A:structural\" for hierarchy \"IF_PC_inc:inst\|nBit_inc1:PC_inc_adder\"" {  } { { "PC_inc.vhd" "PC_inc_adder" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_mux_8Bits bit8_mux_8Bits:inst3 " "Elaborating entity \"bit8_mux_8Bits\" for hierarchy \"bit8_mux_8Bits:inst3\"" {  } { { "top_level.bdf" "inst3" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 472 808 984 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_2powMBits bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i A:structural " "Elaborating entity \"mux_2powMBits\" using architecture \"A:structural\" for hierarchy \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\"" {  } { { "bit8_mux_8Bits.vhd" "\\loop0:0:mux_i" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712172122476 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[7\]\" " "Converted tri-state node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[7\]\" into a selector" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[6\]\" " "Converted tri-state node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[6\]\" into a selector" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[5\]\" " "Converted tri-state node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[5\]\" into a selector" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[4\]\" " "Converted tri-state node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[4\]\" into a selector" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[3\]\" " "Converted tri-state node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[3\]\" into a selector" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[2\]\" " "Converted tri-state node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[2\]\" into a selector" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[1\]\" " "Converted tri-state node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[1\]\" into a selector" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[0\]\" " "Converted tri-state node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|outp\[0\]\" into a selector" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[7\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[7\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[6\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[6\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[5\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[5\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[4\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[4\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[3\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[3\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[2\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[2\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[1\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[1\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[0\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[0\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[7\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[7\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[6\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[6\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[5\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[5\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[4\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[4\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[3\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[3\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[2\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[2\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[1\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[1\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[0\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[0\]\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712172122928 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1712172122928 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[20\] IMEM_out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[20\]\" to the node \"IMEM_out\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[19\] IMEM_out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[19\]\" to the node \"IMEM_out\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] IMEM_out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"IMEM_out\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[14\] IMEM_out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[14\]\" to the node \"IMEM_out\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[10\] IMEM_out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[10\]\" to the node \"IMEM_out\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[9\] IMEM_out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[9\]\" to the node \"IMEM_out\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[8\] IMEM_out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[8\]\" to the node \"IMEM_out\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[31\] IMEM_out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[31\]\" to the node \"IMEM_out\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[30\] IMEM_out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[30\]\" to the node \"IMEM_out\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[29\] IMEM_out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[29\]\" to the node \"IMEM_out\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[28\] IMEM_out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[28\]\" to the node \"IMEM_out\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[27\] IMEM_out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"IMEM_out\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[26\] IMEM_out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"IMEM_out\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[25\] IMEM_out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[25\]\" to the node \"IMEM_out\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[24\] IMEM_out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[24\]\" to the node \"IMEM_out\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[23\] IMEM_out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[23\]\" to the node \"IMEM_out\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[22\] IMEM_out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[22\]\" to the node \"IMEM_out\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[21\] IMEM_out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[21\]\" to the node \"IMEM_out\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[18\] IMEM_out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[18\]\" to the node \"IMEM_out\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[17\] IMEM_out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[17\]\" to the node \"IMEM_out\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[16\] IMEM_out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[16\]\" to the node \"IMEM_out\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[13\] IMEM_out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[13\]\" to the node \"IMEM_out\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[12\] IMEM_out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[12\]\" to the node \"IMEM_out\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[11\] IMEM_out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[11\]\" to the node \"IMEM_out\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[7\] IMEM_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[7\]\" to the node \"IMEM_out\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[6\] IMEM_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[6\]\" to the node \"IMEM_out\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[5\] IMEM_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[5\]\" to the node \"IMEM_out\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[4\] IMEM_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[4\]\" to the node \"IMEM_out\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[3\] IMEM_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[3\]\" to the node \"IMEM_out\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[2\] IMEM_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[2\]\" to the node \"IMEM_out\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[1\] IMEM_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[1\]\" to the node \"IMEM_out\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[0\] IMEM_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[0\]\" to the node \"IMEM_out\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[27\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|R " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|R\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[7\] reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[7\]\" to the node \"reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[6\] reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[6\]\" to the node \"reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[5\] reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[5\]\" to the node \"reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[4\] reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[4\]\" to the node \"reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[3\] reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[3\]\" to the node \"reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[2\] reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[2\]\" to the node \"reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[1\] reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[1\]\" to the node \"reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[0\] reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[0\]\" to the node \"reg_ID_EX:inst11\|nBit_reg:reg_PC_branch_offset\|d_flipflop:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123149 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1712172123149 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[29\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|MemWrite " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[29\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|MemWrite\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[28\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|R " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[28\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|R\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|MemRead " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[23\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[23\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[22\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[22\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[21\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[21\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[13\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[13\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[12\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[12\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[11\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[11\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg2_data\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123150 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1712172123150 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"reg_EX_MEM:inst12\|nBit_reg:reg_ALU_result\|d_flipflop:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"reg_MEM_WB:inst15\|nBit_reg:reg_PC_next\|d_flipflop:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712172123152 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1712172123152 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0 " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0 " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0 " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712172123155 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1712172123155 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172123270 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172123270 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172123270 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172123270 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172123270 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172123270 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:7:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:7:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172123270 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:7:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:7:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172123270 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1712172123270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1712172123342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712172124103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712172124103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "612 " "Implemented 612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712172124170 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712172124170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "527 " "Implemented 527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712172124170 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1712172124170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712172124170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712172124197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 15:22:04 2024 " "Processing ended: Wed Apr 03 15:22:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712172124197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712172124197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712172124197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712172124197 ""}
