{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715824243339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715824243355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 13:50:43 2024 " "Processing started: Thu May 16 13:50:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715824243355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824243355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824243355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715824244551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715824244551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824257850 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824257850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824257850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "Z:/projects/cs701-recop/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824257881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824257881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "Z:/projects/cs701-recop/recop/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824257928 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "Z:/projects/cs701-recop/recop/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824257928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824257928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824257975 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824257975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824257975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258022 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "Z:/projects/cs701-recop/recop/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "Z:/projects/cs701-recop/recop/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258100 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "Z:/projects/cs701-recop/recop/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258162 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "Z:/projects/cs701-recop/recop/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258209 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "Z:/projects/cs701-recop/recop/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "Z:/projects/cs701-recop/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory_model.vhd" "" { Text "Z:/projects/cs701-recop/recop/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258303 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory_model.vhd" "" { Text "Z:/projects/cs701-recop/recop/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "Z:/projects/cs701-recop/recop/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258350 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "Z:/projects/cs701-recop/recop/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/data_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258412 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "Z:/projects/cs701-recop/recop/ALU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258459 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "Z:/projects/cs701-recop/recop/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "Z:/projects/cs701-recop/recop/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258506 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "Z:/projects/cs701-recop/recop/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "Z:/projects/cs701-recop/recop/instruction_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258553 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "Z:/projects/cs701-recop/recop/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/topLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcountertest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file progcountertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 progCounterTest " "Found entity 1: progCounterTest" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824258694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824258694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "progCounterTest " "Elaborating entity \"progCounterTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715824259943 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registers inst5 " "Block or symbol \"registers\" of instance \"inst5\" overlaps another block or symbol" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 392 1424 1632 728 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715824259959 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "control_unit inst7 " "Block or symbol \"control_unit\" of instance \"inst7\" overlaps another block or symbol" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 64 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715824259959 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "alu inst9 " "Block or symbol \"alu\" of instance \"inst9\" overlaps another block or symbol" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 216 2664 2896 456 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1715824259959 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk control_unit inst7 " "Port \"clk\" of type control_unit and instance \"inst7\" is missing source signal" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 64 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1715824259959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "dpcr_lsb_sel " "Pin \"dpcr_lsb_sel\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1256 1432 512 "dpcr_lsb_sel" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715824259959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "dpcr_wr " "Pin \"dpcr_wr\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 512 1256 1432 528 "dpcr_wr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715824259959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sop_wr " "Pin \"sop_wr\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 624 1256 1432 640 "sop_wr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715824259959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "svop_wr " "Pin \"svop_wr\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 592 1256 1432 608 "svop_wr" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715824259959 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sip " "Pin \"sip\" not connected" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1715824259959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "progCounterTest.bdf" "inst9" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 216 2664 2896 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824259975 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ALU.vhd(103) " "VHDL Process Statement warning at ALU.vhd(103): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/projects/cs701-recop/recop/ALU.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715824259990 "|progCounterTest|alu:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst7\"" {  } { { "progCounterTest.bdf" "inst7" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -208 2248 2496 64 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824260022 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clr_z_flag control_unit.vhd(32) " "VHDL Signal Declaration warning at control_unit.vhd(32): used implicit default value for signal \"clr_z_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715824260037 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dm_wr control_unit.vhd(33) " "VHDL Signal Declaration warning at control_unit.vhd(33): used implicit default value for signal \"dm_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715824260037 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren control_unit.vhd(34) " "VHDL Signal Declaration warning at control_unit.vhd(34): used implicit default value for signal \"wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715824260037 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_init control_unit.vhd(36) " "VHDL Signal Declaration warning at control_unit.vhd(36): used implicit default value for signal \"rf_init\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715824260037 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z control_unit.vhd(37) " "VHDL Signal Declaration warning at control_unit.vhd(37): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715824260037 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dpcr_lsb_sel control_unit.vhd(38) " "VHDL Signal Declaration warning at control_unit.vhd(38): used implicit default value for signal \"dpcr_lsb_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715824260037 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dpcr_wr control_unit.vhd(39) " "VHDL Signal Declaration warning at control_unit.vhd(39): used implicit default value for signal \"dpcr_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715824260037 "|progCounterTest|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextState control_unit.vhd(155) " "VHDL Process Statement warning at control_unit.vhd(155): signal \"nextState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "Z:/projects/cs701-recop/recop/control_unit.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715824260037 "|progCounterTest|control_unit:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst3 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst3\"" {  } { { "progCounterTest.bdf" "inst3" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 232 2176 2376 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824260053 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rx_recv regfile.vhd(39) " "VHDL Signal Declaration warning at regfile.vhd(39): used explicit default value for signal \"rx_recv\" because signal was never assigned a value" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715824260069 "|progCounterTest|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rz_recv regfile.vhd(40) " "VHDL Signal Declaration warning at regfile.vhd(40): used explicit default value for signal \"rz_recv\" because signal was never assigned a value" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715824260069 "|progCounterTest|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state regfile.vhd(56) " "VHDL Process Statement warning at regfile.vhd(56): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "Z:/projects/cs701-recop/recop/regfile.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715824260069 "|progCounterTest|regfile:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem prog_mem:inst4 " "Elaborating entity \"prog_mem\" for hierarchy \"prog_mem:inst4\"" {  } { { "progCounterTest.bdf" "inst4" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824260084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prog_mem:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"prog_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "altsyncram_component" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824260365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prog_mem:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"prog_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824260428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prog_mem:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"prog_mem:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file assembler/output.mif " "Parameter \"init_file\" = \"assembler/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715824260428 ""}  } { { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715824260428 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5437 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824260631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa14 " "Found entity 1: altsyncram_sa14" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824260647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824260647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sa14 prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated " "Elaborating entity \"altsyncram_sa14\" for hierarchy \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824260663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824260835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824260835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_sa14.tdf" "rden_decode" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824260864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715824260990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824260990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_sa14.tdf" "mux2" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824261022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "progCounterTest.bdf" "inst" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 240 776 1024 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824261162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:inst2 " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:inst2\"" {  } { { "progCounterTest.bdf" "inst2" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 128 1832 2080 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824261209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst5 " "Elaborating entity \"registers\" for hierarchy \"registers:inst5\"" {  } { { "progCounterTest.bdf" "inst5" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 392 1424 1632 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824261256 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a32 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a33 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a34 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a35 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a36 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a37 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a38 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a39 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a40 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a41 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a42 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a43 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a44 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a45 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a46 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a47 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a48 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a49 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a50 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a51 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a52 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a53 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a54 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a55 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a56 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a57 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a58 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a59 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a60 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a61 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a62 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a63 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a64 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a65 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a66 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a67 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a68 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a69 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a70 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a71 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a72 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a73 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a74 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a75 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a76 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a77 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a78 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a79 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a80 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a81 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1742 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a82 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a83 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a84 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a85 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a86 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a87 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a88 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a89 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a90 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a91 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a92 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a93 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a94 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a95 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a96 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a97 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a98 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a99 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a100 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a101 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a102 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a103 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a104 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a105 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a106 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a107 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a108 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a109 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a110 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a111 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a112 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a113 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a114 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a115 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a116 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a117 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a118 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a119 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a120 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a121 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a122 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a123 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a124 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a125 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a126 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a127 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a128 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a129 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a130 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a131 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a132 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a133 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2834 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a134 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a135 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a136 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a137 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a138 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a139 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a140 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 2981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a141 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a142 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a143 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a144 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a145 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3086 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a146 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a147 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a148 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a149 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a150 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a151 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a152 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a153 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a154 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a155 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a156 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a157 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a158 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a159 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a160 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a161 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a162 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a163 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a164 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a165 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a166 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a167 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a168 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a169 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a170 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a171 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a172 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a173 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a174 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a175 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a176 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a177 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a178 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a179 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a180 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a181 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3842 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a182 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a183 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3884 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a184 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a185 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3926 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a186 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a187 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a188 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 3989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a189 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4010 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a190 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a191 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4052 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a192 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a193 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a194 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a195 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a196 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a197 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a198 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a199 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a200 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a201 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a202 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a203 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a204 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a205 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a206 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a207 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a208 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a209 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a210 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a211 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a212 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a213 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a214 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a215 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a216 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a217 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a218 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a219 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4640 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a220 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a221 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a222 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a223 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a224 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a225 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a226 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a227 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a228 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a229 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4850 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a230 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a231 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4892 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a232 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a233 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a234 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a235 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a236 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 4997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a237 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a238 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a239 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a240 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a241 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a242 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a243 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a244 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a245 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a246 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a247 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a248 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a249 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a250 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a251 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a252 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a253 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a254 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a255 " "Synthesized away node \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 5396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824261564 "|progCounterTest|prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715824261564 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715824261564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "z_flag GND " "Pin \"z_flag\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 240 2896 3072 256 "z_flag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|z_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "clkOut GND " "Pin \"clkOut\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -216 2528 2704 -200 "clkOut" "" } { -240 2504 2540 -223 "clkOut" "" } { 200 2634 2664 248 "clkOut" "" } { 224 2150 2168 265 "clkOut" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|clkOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_rx_recv GND " "Pin \"alu_rx_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 304 2912 3088 320 "alu_rx_recv" "" } { 280 2912 2987 297 "alu_rx_recv" "" } { -128 2176 2248 -111 "alu_rx_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_rx_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_rz_recv GND " "Pin \"alu_rz_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 328 2888 3064 344 "alu_rz_recv" "" } { 352 2888 2963 369 "alu_rz_recv" "" } { -112 2176 2248 -95 "alu_rz_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_rz_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "rz_recv GND " "Pin \"rz_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 424 2408 2584 440 "rz_recv" "" } { 440 2392 2434 457 "rz_recv" "" } { -96 2176 2248 -79 "rz_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rz_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_init GND " "Pin \"rf_init\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -40 2800 2976 -24 "rf_init" "" } { 264 2128 2176 281 "rf_init" "" } { -24 2800 2840 -7 "rf_init" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rf_init"} { "Warning" "WMLS_MLS_STUCK_PIN" "ld_r GND " "Pin \"ld_r\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -120 2584 2760 -104 "ld_r" "" } { 280 2128 2176 297 "ld_r" "" } { -88 2584 2609 -71 "ld_r" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|ld_r"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[15\] GND " "Pin \"output_count\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[14\] GND " "Pin \"output_count\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[13\] GND " "Pin \"output_count\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[12\] GND " "Pin \"output_count\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[11\] GND " "Pin \"output_count\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[10\] GND " "Pin \"output_count\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[9\] GND " "Pin \"output_count\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[8\] GND " "Pin \"output_count\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[7\] GND " "Pin \"output_count\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[6\] GND " "Pin \"output_count\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[5\] GND " "Pin \"output_count\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[4\] GND " "Pin \"output_count\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[3\] GND " "Pin \"output_count\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[2\] GND " "Pin \"output_count\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[1\] GND " "Pin \"output_count\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_count\[0\] GND " "Pin \"output_count\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 160 1184 1375 176 "output_count\[15..0\]" "" } { 0 1218 1312 17 "output_count\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|output_count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[3\] VCC " "Pin \"increment\[3\]\" is stuck at VCC" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } { 256 664 776 273 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|increment[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[2\] GND " "Pin \"increment\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } { 256 664 776 273 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|increment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[1\] GND " "Pin \"increment\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } { 256 664 776 273 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|increment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[0\] GND " "Pin \"increment\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } { 256 664 776 273 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|increment[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[2\] GND " "Pin \"state\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[2..0\]" "" } { -184 2520 2580 -167 "state\[2..0\]" "" } { 248 1760 1816 265 "state\[2..0\]" "" } { 488 2112 2176 505 "state\[2..0\]" "" } { 456 2568 2632 473 "state\[2..0\]" "" } { 400 680 776 417 "state\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[1\] GND " "Pin \"state\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[2..0\]" "" } { -184 2520 2580 -167 "state\[2..0\]" "" } { 248 1760 1816 265 "state\[2..0\]" "" } { 488 2112 2176 505 "state\[2..0\]" "" } { 456 2568 2632 473 "state\[2..0\]" "" } { 400 680 776 417 "state\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[0\] GND " "Pin \"state\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -168 2560 2736 -152 "state\[2..0\]" "" } { -184 2520 2580 -167 "state\[2..0\]" "" } { 248 1760 1816 265 "state\[2..0\]" "" } { 488 2112 2176 505 "state\[2..0\]" "" } { 456 2568 2632 473 "state\[2..0\]" "" } { 400 680 776 417 "state\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[15\] GND " "Pin \"rxData\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[14\] GND " "Pin \"rxData\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[13\] GND " "Pin \"rxData\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[12\] GND " "Pin \"rxData\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[11\] GND " "Pin \"rxData\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[10\] GND " "Pin \"rxData\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[9\] GND " "Pin \"rxData\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[8\] GND " "Pin \"rxData\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[7\] GND " "Pin \"rxData\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[6\] GND " "Pin \"rxData\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[5\] GND " "Pin \"rxData\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[4\] GND " "Pin \"rxData\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[3\] GND " "Pin \"rxData\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[2\] GND " "Pin \"rxData\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[1\] GND " "Pin \"rxData\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rxData\[0\] GND " "Pin \"rxData\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2392 2568 272 "rxData\[15..0\]" "" } { 200 2352 2411 217 "rxdata\[15..0\]" "" } { 456 1328 1424 473 "rxdata\[15..0\]" "" } { 320 640 776 337 "rxData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rxData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[15\] GND " "Pin \"rzData\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[14\] GND " "Pin \"rzData\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[13\] GND " "Pin \"rzData\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[12\] GND " "Pin \"rzData\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[11\] GND " "Pin \"rzData\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[10\] GND " "Pin \"rzData\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[9\] GND " "Pin \"rzData\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[8\] GND " "Pin \"rzData\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[7\] GND " "Pin \"rzData\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[6\] GND " "Pin \"rzData\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[5\] GND " "Pin \"rzData\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[4\] GND " "Pin \"rzData\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[3\] GND " "Pin \"rzData\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[2\] GND " "Pin \"rzData\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[1\] GND " "Pin \"rzData\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rzData\[0\] GND " "Pin \"rzData\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 272 2392 2568 288 "rzData\[15..0\]" "" } { 352 640 776 369 "rzData\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rzData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[3\] GND " "Pin \"rf_sel\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rf_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[2\] GND " "Pin \"rf_sel\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rf_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[1\] GND " "Pin \"rf_sel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rf_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_sel\[0\] GND " "Pin \"rf_sel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -56 3032 3208 -40 "rf_sel\[3..0\]" "" } { 328 2120 2180 345 "rf_sel\[3..0\]" "" } { -40 3016 3076 -23 "rf_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rf_sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[15\] GND " "Pin \"sip_r\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[14\] GND " "Pin \"sip_r\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[13\] GND " "Pin \"sip_r\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[12\] GND " "Pin \"sip_r\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[11\] GND " "Pin \"sip_r\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[10\] GND " "Pin \"sip_r\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[9\] GND " "Pin \"sip_r\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[8\] GND " "Pin \"sip_r\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[7\] GND " "Pin \"sip_r\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[6\] GND " "Pin \"sip_r\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[5\] GND " "Pin \"sip_r\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[4\] GND " "Pin \"sip_r\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[3\] GND " "Pin \"sip_r\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[2\] GND " "Pin \"sip_r\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[1\] GND " "Pin \"sip_r\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sip_r\[0\] GND " "Pin \"sip_r\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 480 1824 2000 496 "sip_r\[15..0\]" "" } { 496 1816 1877 513 "sip_r\[15..0\]" "" } { 408 2128 2187 425 "sip_r\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sip_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_recv GND " "Pin \"rx_recv\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 392 2408 2584 408 "rx_recv" "" } { 344 2400 2448 361 "rx_recv" "" } { -80 2176 2248 -63 "rx_recv" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|rx_recv"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[5\] GND " "Pin \"alu_opsel\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_opsel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[4\] GND " "Pin \"alu_opsel\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_opsel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[3\] GND " "Pin \"alu_opsel\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_opsel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[2\] GND " "Pin \"alu_opsel\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_opsel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[1\] GND " "Pin \"alu_opsel\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_opsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[0\] GND " "Pin \"alu_opsel\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -136 2872 3048 -120 "alu_opsel\[5..0\]" "" } { 176 2576 2657 193 "alu_opsel\[5..3\]" "" } { 192 2528 2624 209 "alu_opsel\[2..1\]" "" } { 208 2504 2616 225 "alu_opsel\[0\]" "" } { -160 2856 2926 -143 "alu_opsel\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_opsel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[15\] GND " "Pin \"alu_output\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[14\] GND " "Pin \"alu_output\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[13\] GND " "Pin \"alu_output\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[12\] GND " "Pin \"alu_output\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[11\] GND " "Pin \"alu_output\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[10\] GND " "Pin \"alu_output\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[9\] GND " "Pin \"alu_output\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[8\] GND " "Pin \"alu_output\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[7\] GND " "Pin \"alu_output\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[6\] GND " "Pin \"alu_output\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[5\] GND " "Pin \"alu_output\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[4\] GND " "Pin \"alu_output\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[3\] GND " "Pin \"alu_output\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[2\] GND " "Pin \"alu_output\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[1\] GND " "Pin \"alu_output\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_output\[0\] GND " "Pin \"alu_output\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 256 2976 3152 272 "alu_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|alu_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[31\] GND " "Pin \"dpcr\[31\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[30\] GND " "Pin \"dpcr\[30\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[29\] GND " "Pin \"dpcr\[29\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[28\] GND " "Pin \"dpcr\[28\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[27\] GND " "Pin \"dpcr\[27\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[26\] GND " "Pin \"dpcr\[26\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[25\] GND " "Pin \"dpcr\[25\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[24\] GND " "Pin \"dpcr\[24\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[23\] GND " "Pin \"dpcr\[23\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[22\] GND " "Pin \"dpcr\[22\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[21\] GND " "Pin \"dpcr\[21\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[20\] GND " "Pin \"dpcr\[20\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[19\] GND " "Pin \"dpcr\[19\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[18\] GND " "Pin \"dpcr\[18\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[17\] GND " "Pin \"dpcr\[17\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[16\] GND " "Pin \"dpcr\[16\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[15\] GND " "Pin \"dpcr\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[14\] GND " "Pin \"dpcr\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[13\] GND " "Pin \"dpcr\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[12\] GND " "Pin \"dpcr\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[11\] GND " "Pin \"dpcr\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[10\] GND " "Pin \"dpcr\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[9\] GND " "Pin \"dpcr\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[8\] GND " "Pin \"dpcr\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[7\] GND " "Pin \"dpcr\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[6\] GND " "Pin \"dpcr\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[5\] GND " "Pin \"dpcr\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[4\] GND " "Pin \"dpcr\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[3\] GND " "Pin \"dpcr\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[2\] GND " "Pin \"dpcr\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[1\] GND " "Pin \"dpcr\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dpcr\[0\] GND " "Pin \"dpcr\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 416 1632 1808 432 "dpcr\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dpcr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dprr\[1\] GND " "Pin \"dprr\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 512 1632 1808 528 "dprr\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dprr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dprr\[0\] GND " "Pin \"dprr\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 512 1632 1808 528 "dprr\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|dprr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[15\] GND " "Pin \"sop\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[14\] GND " "Pin \"sop\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[13\] GND " "Pin \"sop\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[12\] GND " "Pin \"sop\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[11\] GND " "Pin \"sop\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[10\] GND " "Pin \"sop\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[9\] GND " "Pin \"sop\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[8\] GND " "Pin \"sop\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[7\] GND " "Pin \"sop\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[6\] GND " "Pin \"sop\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[5\] GND " "Pin \"sop\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[4\] GND " "Pin \"sop\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[3\] GND " "Pin \"sop\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[2\] GND " "Pin \"sop\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[1\] GND " "Pin \"sop\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sop\[0\] GND " "Pin \"sop\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1632 1808 512 "sop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|sop[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[15\] GND " "Pin \"svop\[15\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[14\] GND " "Pin \"svop\[14\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[13\] GND " "Pin \"svop\[13\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[12\] GND " "Pin \"svop\[12\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[11\] GND " "Pin \"svop\[11\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[10\] GND " "Pin \"svop\[10\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[9\] GND " "Pin \"svop\[9\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[8\] GND " "Pin \"svop\[8\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[7\] GND " "Pin \"svop\[7\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[6\] GND " "Pin \"svop\[6\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[5\] GND " "Pin \"svop\[5\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[4\] GND " "Pin \"svop\[4\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[3\] GND " "Pin \"svop\[3\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[2\] GND " "Pin \"svop\[2\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[1\] GND " "Pin \"svop\[1\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "svop\[0\] GND " "Pin \"svop\[0\]\" is stuck at GND" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 464 1632 1808 480 "svop\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715824262308 "|progCounterTest|svop[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715824262308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715824262402 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715824262624 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"prog_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_sa14:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_sa14.tdf" "" { Text "Z:/projects/cs701-recop/recop/db/altsyncram_sa14.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prog_mem.vhd" "" { Text "Z:/projects/cs701-recop/recop/prog_mem.vhd" 59 0 0 } } { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -16 1312 1496 64 "inst4" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824262641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715824263359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715824263359 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { -168 1824 2000 -152 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dpcr_lsb_sel " "No output dependent on input pin \"dpcr_lsb_sel\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 496 1256 1432 512 "dpcr_lsb_sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|dpcr_lsb_sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dpcr_wr " "No output dependent on input pin \"dpcr_wr\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 512 1256 1432 528 "dpcr_wr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|dpcr_wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sop_wr " "No output dependent on input pin \"sop_wr\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 624 1256 1432 640 "sop_wr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sop_wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "svop_wr " "No output dependent on input pin \"svop_wr\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 592 1256 1432 608 "svop_wr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|svop_wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[15\] " "No output dependent on input pin \"sip\[15\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[14\] " "No output dependent on input pin \"sip\[14\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[13\] " "No output dependent on input pin \"sip\[13\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[12\] " "No output dependent on input pin \"sip\[12\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[11\] " "No output dependent on input pin \"sip\[11\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[10\] " "No output dependent on input pin \"sip\[10\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[9\] " "No output dependent on input pin \"sip\[9\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[8\] " "No output dependent on input pin \"sip\[8\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[7\] " "No output dependent on input pin \"sip\[7\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[6\] " "No output dependent on input pin \"sip\[6\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[5\] " "No output dependent on input pin \"sip\[5\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[4\] " "No output dependent on input pin \"sip\[4\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[3\] " "No output dependent on input pin \"sip\[3\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[2\] " "No output dependent on input pin \"sip\[2\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[1\] " "No output dependent on input pin \"sip\[1\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sip\[0\] " "No output dependent on input pin \"sip\[0\]\"" {  } { { "progCounterTest.bdf" "" { Schematic "Z:/projects/cs701-recop/recop/progCounterTest.bdf" { { 608 1256 1432 624 "sip" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715824263578 "|progCounterTest|sip[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715824263578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715824263578 ""} { "Info" "ICUT_CUT_TM_OPINS" "227 " "Implemented 227 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715824263578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715824263578 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715824263578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715824263578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 443 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 443 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715824263672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 13:51:03 2024 " "Processing ended: Thu May 16 13:51:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715824263672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715824263672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715824263672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715824263672 ""}
