// Seed: 2062668908
module module_0;
  wire id_1, id_3;
  module_3 modCall_1 ();
  assign module_2.type_0 = 0;
  assign module_1.type_6 = 0;
endmodule
module module_1 ();
  supply0 id_1 = 1, id_2;
  module_0 modCall_1 ();
  wire id_3, id_4, id_5;
endmodule : SymbolIdentifier
macromodule module_2 (
    output tri0 id_0,
    input tri1 id_1,
    output wire void id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    output wor id_6,
    input supply1 id_7,
    output tri1 id_8
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_3;
  wire id_1;
  wire id_3;
  assign id_2 = id_2;
  logic [7:0] id_4;
  assign id_4[1] = 1 == 1;
  wire id_5 = id_3;
  wire id_6;
endmodule
