{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 20:35:20 2013 " "Info: Processing started: Fri Mar 29 20:35:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SG_PnR_proj -c SG_PnR_proj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SG_PnR_proj -c SG_PnR_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_synthesis_proj/rev_1/sg_synthesis_proj.vqm 74 74 " "Info: Found 74 design units, including 74 entities, in source file /project/sg_synthesis_proj/rev_1/sg_synthesis_proj.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 81 11 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clk_blk_top " "Info: Found entity 2: clk_blk_top" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 186 19 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 reset_debouncer " "Info: Found entity 3: reset_debouncer" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 219 23 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 sync_rst_gen " "Info: Found entity 4: sync_rst_gen" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 453 20 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 sync_rst_gen_1 " "Info: Found entity 5: sync_rst_gen_1" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 498 22 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 sync_rst_gen_2 " "Info: Found entity 6: sync_rst_gen_2" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 543 22 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 reset_blk_top " "Info: Found entity 7: reset_blk_top" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 588 21 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 global_nets_top " "Info: Found entity 8: global_nets_top" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 651 23 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 hexss " "Info: Found entity 9: hexss" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 706 13 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 hexss_1 " "Info: Found entity 10: hexss_1" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 819 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 hexss_2 " "Info: Found entity 11: hexss_2" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 932 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 hexss_3 " "Info: Found entity 12: hexss_3" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 1045 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 hexss_4 " "Info: Found entity 13: hexss_4" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 1158 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 hexss_5 " "Info: Found entity 14: hexss_5" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 1271 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 interconZ1 " "Info: Found entity 15: interconZ1" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 1384 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 interconZ0 " "Info: Found entity 16: interconZ0" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 2455 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 intercon_mux " "Info: Found entity 17: intercon_mux" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 3003 20 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 altera_8to16_dc_ram " "Info: Found entity 18: altera_8to16_dc_ram" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 3873 27 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 mem_ctrl_wr_wbs " "Info: Found entity 19: mem_ctrl_wr_wbs" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 4059 23 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 mem_ctrl_wr_wbm " "Info: Found entity 20: mem_ctrl_wr_wbm" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 5563 23 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 mem_ctrl_wr " "Info: Found entity 21: mem_ctrl_wr" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 11659 19 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 mem_mng_arbiter " "Info: Found entity 22: mem_mng_arbiter" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 12746 23 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 altera_16to8_dc_ram " "Info: Found entity 23: altera_16to8_dc_ram" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 13039 27 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 mem_ctrl_rd_wbs " "Info: Found entity 24: mem_ctrl_rd_wbs" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 13222 23 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 mem_ctrl_rd_wbm " "Info: Found entity 25: mem_ctrl_rd_wbm" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 14882 23 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 mem_ctrl_rd " "Info: Found entity 26: mem_ctrl_rd" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 21349 19 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 gen_regZ3 " "Info: Found entity 27: gen_regZ3" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 23087 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 gen_regZ2 " "Info: Found entity 28: gen_regZ2" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 23267 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 gen_regZ1 " "Info: Found entity 29: gen_regZ1" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 23447 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 gen_regZ0 " "Info: Found entity 30: gen_regZ0" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 23627 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 wbs_regZ1 " "Info: Found entity 31: wbs_regZ1" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 23938 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 mem_mng_top " "Info: Found entity 32: mem_mng_top" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 23973 19 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 pixel_mng " "Info: Found entity 33: pixel_mng" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 26098 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 SG_WBM_IF " "Info: Found entity 34: SG_WBM_IF" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 26228 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 dc_fifo " "Info: Found entity 35: dc_fifo" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 30430 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 vesa_gen_ctrl " "Info: Found entity 36: vesa_gen_ctrl" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 30534 21 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 synthetic_frame_generator " "Info: Found entity 37: synthetic_frame_generator" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 34486 33 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 gen_regZ8 " "Info: Found entity 38: gen_regZ8" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 37006 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 gen_regZ7 " "Info: Found entity 39: gen_regZ7" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 37219 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 gen_regZ6 " "Info: Found entity 40: gen_regZ6" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 37399 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 gen_regZ5 " "Info: Found entity 41: gen_regZ5" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 37579 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 gen_regZ4 " "Info: Found entity 42: gen_regZ4" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 37865 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 opcode_unite " "Info: Found entity 43: opcode_unite" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 38041 20 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 general_fifoZ0 " "Info: Found entity 44: general_fifoZ0" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 38509 22 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 opcode_store " "Info: Found entity 45: opcode_store" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 40816 20 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 RAM_300 " "Info: Found entity 46: RAM_300" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 42775 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "47 manager " "Info: Found entity 47: manager" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 43389 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "48 general_fifoZ1_Symbol_Generator_Top_inst_fifo_A " "Info: Found entity 48: general_fifoZ1_Symbol_Generator_Top_inst_fifo_A" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 47135 55 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "49 general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1 " "Info: Found entity 49: general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 48949 57 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "50 mux2 " "Info: Found entity 50: mux2" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 50762 12 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "51 Symbol_Generator_Top " "Info: Found entity 51: Symbol_Generator_Top" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51028 28 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "52 disp_ctrl_top " "Info: Found entity 52: disp_ctrl_top" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51650 21 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "53 uart_rx " "Info: Found entity 53: uart_rx" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53735 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "54 mp_dec " "Info: Found entity 54: mp_dec" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 55113 14 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "55 ram_simple " "Info: Found entity 55: ram_simple" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 57651 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "56 checksum_calc " "Info: Found entity 56: checksum_calc" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 58336 21 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "57 rx_path " "Info: Found entity 57: rx_path" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 58785 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "58 uart_tx " "Info: Found entity 58: uart_tx" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 62589 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "59 mp_enc " "Info: Found entity 59: mp_enc" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 63489 14 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "60 checksum_calc_1 " "Info: Found entity 60: checksum_calc_1" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 66027 23 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "61 ram_simple_1 " "Info: Found entity 61: ram_simple_1" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 66476 20 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "62 general_fifoZ3 " "Info: Found entity 62: general_fifoZ3" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 66855 22 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "63 gen_regZ13 " "Info: Found entity 63: gen_regZ13" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 67884 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "64 gen_regZ12 " "Info: Found entity 64: gen_regZ12" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 68071 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "65 gen_regZ11 " "Info: Found entity 65: gen_regZ11" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 68297 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "66 gen_regZ9 " "Info: Found entity 66: gen_regZ9" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 68769 17 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "67 gen_regZ10 " "Info: Found entity 67: gen_regZ10" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 68952 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "68 wbs_regZ1_1 " "Info: Found entity 68: wbs_regZ1_1" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 69149 19 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "69 tx_path_wbm " "Info: Found entity 69: tx_path_wbm" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 69218 19 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "70 tx_path " "Info: Found entity 70: tx_path" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 72030 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "71 led " "Info: Found entity 71: led" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73361 11 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "72 sdram_controller " "Info: Found entity 72: sdram_controller" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 74486 24 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "73 mds_top " "Info: Found entity 73: mds_top" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 79627 15 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "74 top_synthesis " "Info: Found entity 74: top_synthesis" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 81298 21 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synthesis " "Info: Elaborating entity \"top_synthesis\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_nets_top global_nets_top:global_nets_inst " "Info: Elaborating entity \"global_nets_top\" for hierarchy \"global_nets_top:global_nets_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "global_nets_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83188 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_blk_top global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst " "Info: Elaborating entity \"clk_blk_top\" for hierarchy \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "clk_blk_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 690 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst " "Info: Elaborating entity \"pll\" for hierarchy \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "pll_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 215 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "altpll_component" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 117 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 117 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Info: Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Info: Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Info: Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 117 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_blk_top global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst " "Info: Elaborating entity \"reset_blk_top\" for hierarchy \"global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "reset_blk_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 702 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_debouncer global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst " "Info: Elaborating entity \"reset_debouncer\" for hierarchy \"global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "rst_deb_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 629 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rst_gen global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst " "Info: Elaborating entity \"sync_rst_gen\" for hierarchy \"global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "sync_rst_sdram_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 635 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rst_gen_1 global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen_1:sync_rst_sys_inst " "Info: Elaborating entity \"sync_rst_gen_1\" for hierarchy \"global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen_1:sync_rst_sys_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "sync_rst_sys_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 641 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rst_gen_2 global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen_2:sync_rst_vesa_inst " "Info: Elaborating entity \"sync_rst_gen_2\" for hierarchy \"global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen_2:sync_rst_vesa_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "sync_rst_vesa_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 647 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:lsb_mem_hexss_inst " "Info: Elaborating entity \"hexss\" for hierarchy \"hexss:lsb_mem_hexss_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "lsb_mem_hexss_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83202 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss_1 hexss_1:msb_mem_hexss_inst " "Info: Elaborating entity \"hexss_1\" for hierarchy \"hexss_1:msb_mem_hexss_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "msb_mem_hexss_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83216 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss_2 hexss_2:lsb_disp_hexss_inst " "Info: Elaborating entity \"hexss_2\" for hierarchy \"hexss_2:lsb_disp_hexss_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "lsb_disp_hexss_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83230 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss_3 hexss_3:msb_disp_hexss_inst " "Info: Elaborating entity \"hexss_3\" for hierarchy \"hexss_3:msb_disp_hexss_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "msb_disp_hexss_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83244 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss_4 hexss_4:lsb_tx_hexss_inst " "Info: Elaborating entity \"hexss_4\" for hierarchy \"hexss_4:lsb_tx_hexss_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "lsb_tx_hexss_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss_5 hexss_5:msb_tx_hexss_inst " "Info: Elaborating entity \"hexss_5\" for hierarchy \"hexss_5:msb_tx_hexss_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "msb_tx_hexss_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mds_top mds_top:mds_top_inst " "Info: Elaborating entity \"mds_top\" for hierarchy \"mds_top:mds_top_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mds_top_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83394 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconZ1 mds_top:mds_top_inst\|interconZ1:intercon_z_inst " "Info: Elaborating entity \"interconZ1\" for hierarchy \"mds_top:mds_top_inst\|interconZ1:intercon_z_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "intercon_z_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 80285 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconZ0 mds_top:mds_top_inst\|interconZ0:intercon_y_inst " "Info: Elaborating entity \"interconZ0\" for hierarchy \"mds_top:mds_top_inst\|interconZ0:intercon_y_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "intercon_y_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 80354 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon_mux mds_top:mds_top_inst\|intercon_mux:intercon_x_inst " "Info: Elaborating entity \"intercon_mux\" for hierarchy \"mds_top:mds_top_inst\|intercon_mux:intercon_x_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "intercon_x_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 80455 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mng_top mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst " "Info: Elaborating entity \"mem_mng_top\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mem_mng_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 80736 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst " "Info: Elaborating entity \"mem_ctrl_wr\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mem_ctrl_wr_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 25768 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_8to16_dc_ram mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst " "Info: Elaborating entity \"altera_8to16_dc_ram\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "ram1_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 12548 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "altsyncram_component" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 4037 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 4037 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 4037 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4l1 " "Info: Found entity 1: altsyncram_a4l1" {  } { { "db/altsyncram_a4l1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_a4l1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4l1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated " "Info: Elaborating entity \"altsyncram_a4l1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8l1 " "Info: Found entity 1: altsyncram_s8l1" {  } { { "db/altsyncram_s8l1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_s8l1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8l1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1 " "Info: Elaborating entity \"altsyncram_s8l1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1\"" {  } { { "db/altsyncram_a4l1.tdf" "altsyncram1" { Text "H:/Project/SG_PnR_proj/db/altsyncram_a4l1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr_wbs mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbs:wbs_inst " "Info: Elaborating entity \"mem_ctrl_wr_wbs\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbs:wbs_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "wbs_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 12619 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr_wbm mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst " "Info: Elaborating entity \"mem_ctrl_wr_wbm\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "wbm_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 12740 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mng_arbiter mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_mng_arbiter:arbiter_inst " "Info: Elaborating entity \"mem_mng_arbiter\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_mng_arbiter:arbiter_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "arbiter_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 25813 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst " "Info: Elaborating entity \"mem_ctrl_rd\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mem_ctrl_rd_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 25968 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_16to8_dc_ram mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst " "Info: Elaborating entity \"altera_16to8_dc_ram\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "ram1_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 22856 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "altsyncram_component" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 13200 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 13200 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 13200 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4l1 " "Info: Found entity 1: altsyncram_b4l1" {  } { { "db/altsyncram_b4l1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_b4l1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4l1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated " "Info: Elaborating entity \"altsyncram_b4l1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8l1 " "Info: Found entity 1: altsyncram_t8l1" {  } { { "db/altsyncram_t8l1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_t8l1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8l1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1 " "Info: Elaborating entity \"altsyncram_t8l1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1\"" {  } { { "db/altsyncram_b4l1.tdf" "altsyncram1" { Text "H:/Project/SG_PnR_proj/db/altsyncram_b4l1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd_wbs mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbs:wbs_inst " "Info: Elaborating entity \"mem_ctrl_rd_wbs\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbs:wbs_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "wbs_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 22968 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd_wbm mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst " "Info: Elaborating entity \"mem_ctrl_rd_wbm\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "wbm_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 23081 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ3 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_regZ3:gen_reg_type_inst " "Info: Elaborating entity \"gen_regZ3\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_regZ3:gen_reg_type_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "gen_reg_type_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 25993 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ2 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_regZ2:dbg_reg_generate_2_gen_reg_dbg_inst " "Info: Elaborating entity \"gen_regZ2\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_regZ2:dbg_reg_generate_2_gen_reg_dbg_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "dbg_reg_generate_2_gen_reg_dbg_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 26018 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_regZ1:dbg_reg_generate_1_gen_reg_dbg_inst " "Info: Elaborating entity \"gen_regZ1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_regZ1:dbg_reg_generate_1_gen_reg_dbg_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "dbg_reg_generate_1_gen_reg_dbg_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 26043 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ0 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst " "Info: Elaborating entity \"gen_regZ0\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_regZ0:dbg_reg_generate_0_gen_reg_dbg_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "dbg_reg_generate_0_gen_reg_dbg_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 26085 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbs_regZ1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|wbs_regZ1:wbs_reg_inst " "Info: Elaborating entity \"wbs_regZ1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|wbs_regZ1:wbs_reg_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "wbs_reg_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 26093 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_ctrl_top mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst " "Info: Elaborating entity \"disp_ctrl_top\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "disp_ctrl_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 80913 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_mng mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst " "Info: Elaborating entity \"pixel_mng\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "pixel_mng_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53283 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SG_WBM_IF mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|SG_WBM_IF:SG_WBM_IF_inst " "Info: Elaborating entity \"SG_WBM_IF\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|SG_WBM_IF:SG_WBM_IF_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "SG_WBM_IF_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53356 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_fifo mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst " "Info: Elaborating entity \"dc_fifo\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "dc_fifo_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53381 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "dcfifo_component" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 30517 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 30517 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Info: Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Info: Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Info: Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 30517 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7kl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_7kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7kl1 " "Info: Found entity 1: dcfifo_7kl1" {  } { { "db/dcfifo_7kl1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7kl1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated " "Info: Elaborating entity \"dcfifo_7kl1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s96 " "Info: Found entity 1: a_graycounter_s96" {  } { { "db/a_graycounter_s96.tdf" "" { Text "H:/Project/SG_PnR_proj/db/a_graycounter_s96.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s96 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_s96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_s96\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_s96:rdptr_g1p\"" {  } { { "db/dcfifo_7kl1.tdf" "rdptr_g1p" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jgc " "Info: Found entity 1: a_graycounter_jgc" {  } { { "db/a_graycounter_jgc.tdf" "" { Text "H:/Project/SG_PnR_proj/db/a_graycounter_jgc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jgc mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_jgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_jgc\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_jgc:wrptr_g1p\"" {  } { { "db/dcfifo_7kl1.tdf" "wrptr_g1p" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_igc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_igc " "Info: Found entity 1: a_graycounter_igc" {  } { { "db/a_graycounter_igc.tdf" "" { Text "H:/Project/SG_PnR_proj/db/a_graycounter_igc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_igc mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_igc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_igc\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_igc:wrptr_gp\"" {  } { { "db/dcfifo_7kl1.tdf" "wrptr_gp" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1p61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1p61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1p61 " "Info: Found entity 1: altsyncram_1p61" {  } { { "db/altsyncram_1p61.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_1p61.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1p61 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram " "Info: Elaborating entity \"altsyncram_1p61\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\"" {  } { { "db/dcfifo_7kl1.tdf" "fifo_ram" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dve1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dve1 " "Info: Found entity 1: altsyncram_dve1" {  } { { "db/altsyncram_dve1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dve1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dve1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12 " "Info: Elaborating entity \"altsyncram_dve1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\"" {  } { { "db/altsyncram_1p61.tdf" "altsyncram12" { Text "H:/Project/SG_PnR_proj/db/altsyncram_1p61.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_o37.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_o37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_o37 " "Info: Found entity 1: decode_o37" {  } { { "db/decode_o37.tdf" "" { Text "H:/Project/SG_PnR_proj/db/decode_o37.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_o37 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode14 " "Info: Elaborating entity \"decode_o37\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode14\"" {  } { { "db/altsyncram_dve1.tdf" "decode14" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dve1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8u7 " "Info: Found entity 1: mux_8u7" {  } { { "db/mux_8u7.tdf" "" { Text "H:/Project/SG_PnR_proj/db/mux_8u7.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8u7 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|mux_8u7:mux16 " "Info: Elaborating entity \"mux_8u7\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|mux_8u7:mux16\"" {  } { { "db/altsyncram_dve1.tdf" "mux16" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dve1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ahe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ahe " "Info: Found entity 1: dffpipe_ahe" {  } { { "db/dffpipe_ahe.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_ahe.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ahe mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_ahe:rdaclr " "Info: Elaborating entity \"dffpipe_ahe\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_ahe:rdaclr\"" {  } { { "db/dcfifo_7kl1.tdf" "rdaclr" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vdb " "Info: Found entity 1: alt_synch_pipe_vdb" {  } { { "db/alt_synch_pipe_vdb.tdf" "" { Text "H:/Project/SG_PnR_proj/db/alt_synch_pipe_vdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vdb mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_vdb\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\"" {  } { { "db/dcfifo_7kl1.tdf" "rs_dgwp" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Info: Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\|dffpipe_te9:dffpipe20 " "Info: Elaborating entity \"dffpipe_te9\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_vdb:rs_dgwp\|dffpipe_te9:dffpipe20\"" {  } { { "db/alt_synch_pipe_vdb.tdf" "dffpipe20" { Text "H:/Project/SG_PnR_proj/db/alt_synch_pipe_vdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9d9 " "Info: Found entity 1: dffpipe_9d9" {  } { { "db/dffpipe_9d9.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9d9 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_9d9:wraclr " "Info: Elaborating entity \"dffpipe_9d9\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_9d9:wraclr\"" {  } { { "db/dcfifo_7kl1.tdf" "wraclr" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Info: Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "H:/Project/SG_PnR_proj/db/alt_synch_pipe_3e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\"" {  } { { "db/dcfifo_7kl1.tdf" "ws_dgrp" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r16 " "Info: Found entity 1: cmpr_r16" {  } { { "db/cmpr_r16.tdf" "" { Text "H:/Project/SG_PnR_proj/db/cmpr_r16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r16 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_r16\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_7kl1.tdf" "rdempty_eq_comp1_lsb" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Info: Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "H:/Project/SG_PnR_proj/db/mux_1u7.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_1u7\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_7kl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 90 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vesa_gen_ctrl mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst " "Info: Elaborating entity \"vesa_gen_ctrl\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "vesa_gen_ctrl_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53469 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthetic_frame_generator mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|synthetic_frame_generator:synth_pic_gen_inst " "Info: Elaborating entity \"synthetic_frame_generator\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|synthetic_frame_generator:synth_pic_gen_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "synth_pic_gen_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53509 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ8 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ8:gen_reg_type_inst " "Info: Elaborating entity \"gen_regZ8\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ8:gen_reg_type_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "gen_reg_type_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53541 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ7 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ7:gen_reg_upper_frame_inst " "Info: Elaborating entity \"gen_regZ7\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ7:gen_reg_upper_frame_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "gen_reg_upper_frame_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53566 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ6 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ6:gen_reg_lower_frame_inst " "Info: Elaborating entity \"gen_regZ6\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ6:gen_reg_lower_frame_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "gen_reg_lower_frame_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53591 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ5 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ5:gen_reg_opcode_unite_inst " "Info: Elaborating entity \"gen_regZ5\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ5:gen_reg_opcode_unite_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "gen_reg_opcode_unite_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53632 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ4 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ4:gen_reg_version_inst " "Info: Elaborating entity \"gen_regZ4\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_regZ4:gen_reg_version_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "gen_reg_version_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53657 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol_Generator_Top mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst " "Info: Elaborating entity \"Symbol_Generator_Top\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "Symbol_Generator_Top_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53729 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_unite mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_unite:opcode_unite_inst " "Info: Elaborating entity \"opcode_unite\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_unite:opcode_unite_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "opcode_unite_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51312 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_store mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst " "Info: Elaborating entity \"opcode_store\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "opcode_store_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51379 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|lpm_mult:un6_ram_addr_wr_8_0_ " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|lpm_mult:un6_ram_addr_wr_8_0_\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "un6_ram_addr_wr_8_0_" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 42692 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|lpm_mult:un6_ram_addr_wr_8_0_ " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|lpm_mult:un6_ram_addr_wr_8_0_\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 42692 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|lpm_mult:un6_ram_addr_wr_8_0_ " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|lpm_mult:un6_ram_addr_wr_8_0_\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Info: Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 9 " "Info: Parameter \"lpm_widthp\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 5 " "Info: Parameter \"lpm_widtha\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 4 " "Info: Parameter \"lpm_widthb\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint dedicated_multiplier_circuitry=yes " "Info: Parameter \"lpm_hint\" = \"dedicated_multiplier_circuitry=yes\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Info: Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 42692 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fpr.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_fpr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fpr " "Info: Found entity 1: mult_fpr" {  } { { "db/mult_fpr.tdf" "" { Text "H:/Project/SG_PnR_proj/db/mult_fpr.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fpr mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|lpm_mult:un6_ram_addr_wr_8_0_\|mult_fpr:auto_generated " "Info: Elaborating entity \"mult_fpr\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|lpm_mult:un6_ram_addr_wr_8_0_\|mult_fpr:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifoZ0 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst " "Info: Elaborating entity \"general_fifoZ0\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "general_fifo_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 42768 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mem_98" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 40778 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98 " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 40778 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98 " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 9 " "Info: Parameter \"byte_size\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b UNUSED " "Info: Parameter \"address_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b UNUSED " "Info: Parameter \"wrcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b UNUSED " "Info: Parameter \"indata_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b UNUSED " "Info: Parameter \"indata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b UNUSED " "Info: Parameter \"rdcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNUSED " "Info: Parameter \"outdata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a UNUSED " "Info: Parameter \"outdata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info: Parameter \"width_a\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Info: Parameter \"numwords_a\" = \"400\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Info: Parameter \"width_b\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 400 " "Info: Parameter \"numwords_b\" = \"400\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 40778 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dak1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dak1 " "Info: Found entity 1: altsyncram_dak1" {  } { { "db/altsyncram_dak1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dak1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dak1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98\|altsyncram_dak1:auto_generated " "Info: Elaborating entity \"altsyncram_dak1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98\|altsyncram_dak1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cbl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbl1 " "Info: Found entity 1: altsyncram_cbl1" {  } { { "db/altsyncram_cbl1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_cbl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cbl1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98\|altsyncram_dak1:auto_generated\|altsyncram_cbl1:altsyncram1 " "Info: Elaborating entity \"altsyncram_cbl1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98\|altsyncram_dak1:auto_generated\|altsyncram_cbl1:altsyncram1\"" {  } { { "db/altsyncram_dak1.tdf" "altsyncram1" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dak1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_300 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst " "Info: Elaborating entity \"RAM_300\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "RAM_300_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51452 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mem_cZ" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 43355 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 43355 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 9 " "Info: Parameter \"byte_size\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b UNUSED " "Info: Parameter \"address_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b UNUSED " "Info: Parameter \"wrcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b UNUSED " "Info: Parameter \"indata_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b UNUSED " "Info: Parameter \"indata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b UNUSED " "Info: Parameter \"rdcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a UNUSED " "Info: Parameter \"outdata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Info: Parameter \"width_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 300 " "Info: Parameter \"numwords_a\" = \"300\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Info: Parameter \"width_b\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 300 " "Info: Parameter \"numwords_b\" = \"300\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 43355 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ium1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ium1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ium1 " "Info: Found entity 1: altsyncram_ium1" {  } { { "db/altsyncram_ium1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_ium1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ium1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ\|altsyncram_ium1:auto_generated " "Info: Elaborating entity \"altsyncram_ium1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ\|altsyncram_ium1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6bl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bl1 " "Info: Found entity 1: altsyncram_6bl1" {  } { { "db/altsyncram_6bl1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_6bl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bl1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ\|altsyncram_ium1:auto_generated\|altsyncram_6bl1:altsyncram1 " "Info: Elaborating entity \"altsyncram_6bl1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\|altsyncram:mem_cZ\|altsyncram_ium1:auto_generated\|altsyncram_6bl1:altsyncram1\"" {  } { { "db/altsyncram_ium1.tdf" "altsyncram1" { Text "H:/Project/SG_PnR_proj/db/altsyncram_ium1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manager mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|manager:manager_inst " "Info: Elaborating entity \"manager\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|manager:manager_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "manager_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51560 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifoZ1_Symbol_Generator_Top_inst_fifo_A mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A " "Info: Elaborating entity \"general_fifoZ1_Symbol_Generator_Top_inst_fifo_A\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "fifo_A" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51586 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mem_34_I_1" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 48912 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1 " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 48912 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1 " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 9 " "Info: Parameter \"byte_size\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b UNUSED " "Info: Parameter \"address_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b UNUSED " "Info: Parameter \"wrcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b UNUSED " "Info: Parameter \"indata_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b UNUSED " "Info: Parameter \"indata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b UNUSED " "Info: Parameter \"rdcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNUSED " "Info: Parameter \"outdata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a UNUSED " "Info: Parameter \"outdata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Info: Parameter \"numwords_a\" = \"640\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Info: Parameter \"numwords_b\" = \"640\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 48912 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eak1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eak1 " "Info: Found entity 1: altsyncram_eak1" {  } { { "db/altsyncram_eak1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_eak1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eak1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1\|altsyncram_eak1:auto_generated " "Info: Elaborating entity \"altsyncram_eak1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1\|altsyncram_eak1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dbl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dbl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dbl1 " "Info: Found entity 1: altsyncram_dbl1" {  } { { "db/altsyncram_dbl1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dbl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dbl1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1\|altsyncram_eak1:auto_generated\|altsyncram_dbl1:altsyncram1 " "Info: Elaborating entity \"altsyncram_dbl1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A:fifo_A\|altsyncram:mem_34_I_1\|altsyncram_eak1:auto_generated\|altsyncram_dbl1:altsyncram1\"" {  } { { "db/altsyncram_eak1.tdf" "altsyncram1" { Text "H:/Project/SG_PnR_proj/db/altsyncram_eak1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B " "Info: Elaborating entity \"general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifoZ1_Symbol_Generator_Top_inst_fifo_A_1:fifo_B\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "fifo_B" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51612 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|mux2:mux2_inst " "Info: Elaborating entity \"mux2\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|mux2:mux2_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mux2_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51646 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_path mds_top:mds_top_inst\|rx_path:rx_path_inst " "Info: Elaborating entity \"rx_path\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "rx_path_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 80988 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx mds_top:mds_top_inst\|rx_path:rx_path_inst\|uart_rx:uart_rx_c " "Info: Elaborating entity \"uart_rx\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|uart_rx:uart_rx_c\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "uart_rx_c" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 62426 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_dec mds_top:mds_top_inst\|rx_path:rx_path_inst\|mp_dec:mp_dec1 " "Info: Elaborating entity \"mp_dec\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|mp_dec:mp_dec1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mp_dec1" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 62512 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1 " "Info: Elaborating entity \"ram_simple\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "ram_inst1" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 62557 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "ram_data_34_I_1" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 58301 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1 " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 58301 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1 " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 9 " "Info: Parameter \"byte_size\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b UNUSED " "Info: Parameter \"address_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b UNUSED " "Info: Parameter \"wrcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b UNUSED " "Info: Parameter \"indata_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b UNUSED " "Info: Parameter \"indata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b UNUSED " "Info: Parameter \"rdcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNUSED " "Info: Parameter \"outdata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a UNUSED " "Info: Parameter \"outdata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 58301 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ojj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ojj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ojj1 " "Info: Found entity 1: altsyncram_ojj1" {  } { { "db/altsyncram_ojj1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_ojj1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ojj1 mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1\|altsyncram_ojj1:auto_generated " "Info: Elaborating entity \"altsyncram_ojj1\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1\|altsyncram_ojj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6el1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6el1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6el1 " "Info: Found entity 1: altsyncram_6el1" {  } { { "db/altsyncram_6el1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_6el1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6el1 mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1\|altsyncram_ojj1:auto_generated\|altsyncram_6el1:altsyncram1 " "Info: Elaborating entity \"altsyncram_6el1\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\|altsyncram:ram_data_34_I_1\|altsyncram_ojj1:auto_generated\|altsyncram_6el1:altsyncram1\"" {  } { { "db/altsyncram_ojj1.tdf" "altsyncram1" { Text "H:/Project/SG_PnR_proj/db/altsyncram_ojj1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checksum_calc mds_top:mds_top_inst\|rx_path:rx_path_inst\|checksum_calc:checksum_inst_dec " "Info: Elaborating entity \"checksum_calc\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|checksum_calc:checksum_inst_dec\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "checksum_inst_dec" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 62582 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path mds_top:mds_top_inst\|tx_path:tx_path_inst " "Info: Elaborating entity \"tx_path\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "tx_path_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 81113 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx mds_top:mds_top_inst\|tx_path:tx_path_inst\|uart_tx:uart_tx_c " "Info: Elaborating entity \"uart_tx\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|uart_tx:uart_tx_c\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "uart_tx_c" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 72905 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_enc mds_top:mds_top_inst\|tx_path:tx_path_inst\|mp_enc:mp_enc1 " "Info: Elaborating entity \"mp_enc\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|mp_enc:mp_enc1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mp_enc1" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 72993 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checksum_calc_1 mds_top:mds_top_inst\|tx_path:tx_path_inst\|checksum_calc_1:checksum_inst_enc " "Info: Elaborating entity \"checksum_calc_1\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|checksum_calc_1:checksum_inst_enc\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "checksum_inst_enc" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73018 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple_1 mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1 " "Info: Elaborating entity \"ram_simple_1\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "ram_inst1" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73062 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1\|altsyncram:ram_data_cZ " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1\|altsyncram:ram_data_cZ\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "ram_data_cZ" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 66821 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1\|altsyncram:ram_data_cZ " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1\|altsyncram:ram_data_cZ\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 66821 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1\|altsyncram:ram_data_cZ " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1\|altsyncram:ram_data_cZ\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 9 " "Info: Parameter \"byte_size\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b UNUSED " "Info: Parameter \"address_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b UNUSED " "Info: Parameter \"wrcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b UNUSED " "Info: Parameter \"indata_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b UNUSED " "Info: Parameter \"indata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b UNUSED " "Info: Parameter \"rdcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a UNUSED " "Info: Parameter \"outdata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 66821 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_38m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38m1 " "Info: Found entity 1: altsyncram_38m1" {  } { { "db/altsyncram_38m1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_38m1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38m1 mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1\|altsyncram:ram_data_cZ\|altsyncram_38m1:auto_generated " "Info: Elaborating entity \"altsyncram_38m1\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|ram_simple_1:ram_inst1\|altsyncram:ram_data_cZ\|altsyncram_38m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifoZ3 mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1 " "Info: Elaborating entity \"general_fifoZ3\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "fifo_inst1" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73089 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1\|altsyncram:mem_34_I_1 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1\|altsyncram:mem_34_I_1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "mem_34_I_1" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 67847 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1\|altsyncram:mem_34_I_1 " "Info: Elaborated megafunction instantiation \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1\|altsyncram:mem_34_I_1\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 67847 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1\|altsyncram:mem_34_I_1 " "Info: Instantiated megafunction \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1\|altsyncram:mem_34_I_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 9 " "Info: Parameter \"byte_size\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b UNUSED " "Info: Parameter \"address_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b UNUSED " "Info: Parameter \"wrcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b UNUSED " "Info: Parameter \"indata_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b UNUSED " "Info: Parameter \"indata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b UNUSED " "Info: Parameter \"rdcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNUSED " "Info: Parameter \"outdata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a UNUSED " "Info: Parameter \"outdata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Info: Parameter \"numwords_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Info: Parameter \"widthad_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 9 " "Info: Parameter \"numwords_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 67847 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1k1 " "Info: Found entity 1: altsyncram_h1k1" {  } { { "db/altsyncram_h1k1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_h1k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h1k1 mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1\|altsyncram:mem_34_I_1\|altsyncram_h1k1:auto_generated " "Info: Elaborating entity \"altsyncram_h1k1\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifoZ3:fifo_inst1\|altsyncram:mem_34_I_1\|altsyncram_h1k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ13 mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ13:gen_reg_type_inst " "Info: Elaborating entity \"gen_regZ13\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ13:gen_reg_type_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "gen_reg_type_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73116 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ12 mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ12:gen_dbg_cmd_reg_inst " "Info: Elaborating entity \"gen_regZ12\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ12:gen_dbg_cmd_reg_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "gen_dbg_cmd_reg_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73149 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ11 mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ11:gen_reg_addr_reg_inst " "Info: Elaborating entity \"gen_regZ11\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ11:gen_reg_addr_reg_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "gen_reg_addr_reg_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73206 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ9 mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst " "Info: Elaborating entity \"gen_regZ9\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ9:rd_burst_reg_generate_0_gen_rd_burst_reg_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "rd_burst_reg_generate_0_gen_rd_burst_reg_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73232 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regZ10 mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst " "Info: Elaborating entity \"gen_regZ10\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_regZ10:rd_burst_reg_generate_1_gen_rd_burst_reg_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "rd_burst_reg_generate_1_gen_rd_burst_reg_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73259 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbs_regZ1_1 mds_top:mds_top_inst\|tx_path:tx_path_inst\|wbs_regZ1_1:wbs_reg_inst " "Info: Elaborating entity \"wbs_regZ1_1\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|wbs_regZ1_1:wbs_reg_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "wbs_reg_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73271 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path_wbm mds_top:mds_top_inst\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst " "Info: Elaborating entity \"tx_path_wbm\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "tx_wbm_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 73356 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led mds_top:mds_top_inst\|led:led_inst " "Info: Elaborating entity \"led\" for hierarchy \"mds_top:mds_top_inst\|led:led_inst\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "led_inst" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 81119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller mds_top:mds_top_inst\|sdram_controller:sdr_ctrl " "Info: Elaborating entity \"sdram_controller\" for hierarchy \"mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\"" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "sdr_ctrl" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 81294 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ps14.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ps14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ps14 " "Info: Found entity 1: altsyncram_ps14" {  } { { "db/altsyncram_ps14.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_ps14.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hq1 " "Info: Found entity 1: altsyncram_1hq1" {  } { { "db/altsyncram_1hq1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_1hq1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "H:/Project/SG_PnR_proj/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_7kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7kb " "Info: Found entity 1: mux_7kb" {  } { { "db/mux_7kb.tdf" "" { Text "H:/Project/SG_PnR_proj/db/mux_7kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Info: Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "H:/Project/SG_PnR_proj/db/mux_doc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "H:/Project/SG_PnR_proj/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Info: Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "H:/Project/SG_PnR_proj/db/cntr_ubi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "H:/Project/SG_PnR_proj/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_65j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_65j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_65j " "Info: Found entity 1: cntr_65j" {  } { { "db/cntr_65j.tdf" "" { Text "H:/Project/SG_PnR_proj/db/cntr_65j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Info: Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "H:/Project/SG_PnR_proj/db/cntr_0ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "H:/Project/SG_PnR_proj/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "H:/Project/SG_PnR_proj/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "stp " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"stp\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98\|altsyncram_dak1:auto_generated\|altsyncram_cbl1:altsyncram1\|q_a\[23\] " "Warning (14320): Synthesized away node \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifoZ0:general_fifo_inst\|altsyncram:mem_98\|altsyncram_dak1:auto_generated\|altsyncram_cbl1:altsyncram1\|q_a\[23\]\"" {  } { { "db/altsyncram_cbl1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_cbl1.tdf" 709 2 0 } } { "db/altsyncram_dak1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dak1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 40778 3 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 42768 3 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 51379 3 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 53729 3 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 80913 3 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83394 3 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/dcfifo_7kl1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 65 2 0 } } { "db/dcfifo_7kl1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 69 2 0 } } { "db/a_graycounter_igc.tdf" "" { Text "H:/Project/SG_PnR_proj/db/a_graycounter_igc.tdf" 37 2 0 } } { "db/a_graycounter_s96.tdf" "" { Text "H:/Project/SG_PnR_proj/db/a_graycounter_s96.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|din_fifo\[23\] " "Info: Register \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|din_fifo\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_unite:opcode_unite_inst\|opcode_23 " "Info: Register \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_unite:opcode_unite_inst\|opcode_23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|addrstall_reg_a\[0\] " "Info: Register \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|addrstall_reg_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SG_synthesis_proj.vqm " "Warning: Ignored assignments for entity \"SG_synthesis_proj.vqm\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Synplify Pro\" -entity SG_synthesis_proj.vqm " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Synplify Pro\" -entity SG_synthesis_proj.vqm was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top_synthesis.vhd " "Warning: Ignored assignments for entity \"top_synthesis.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Synplify Pro\" -entity top_synthesis.vhd " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Synplify Pro\" -entity top_synthesis.vhd was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "stp 45 51 0 0 6 " "Critical Warning: Partially connected in-system debug instance \"stp\" to 45 of its 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections." {  } {  } 1 0 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll " "Info: Adding node \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5989 " "Info: Implemented 5989 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Info: Implemented 110 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5695 " "Info: Implemented 5695 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "158 " "Info: Implemented 158 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Info: Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 20:35:50 2013 " "Info: Processing ended: Fri Mar 29 20:35:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 20:35:53 2013 " "Info: Processing started: Fri Mar 29 20:35:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SG_PnR_proj -c SG_PnR_proj " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SG_PnR_proj -c SG_PnR_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SG_PnR_proj EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"SG_PnR_proj\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 8 3 0 0 " "Info: Implementing clock multiplication of 8, clock division of 3, and phase shift of 0 degrees (0 ps) for global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 22689 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 22690 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 22691 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 128 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 128 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[0\] " "Info: Pin dram_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[0] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82913 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 171 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[1\] " "Info: Pin dram_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[1] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82900 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 172 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[2\] " "Info: Pin dram_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[2] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82887 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 173 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[3\] " "Info: Pin dram_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[3] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82874 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 174 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[4\] " "Info: Pin dram_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[4] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82861 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 175 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[5\] " "Info: Pin dram_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[5] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82848 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 176 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[6\] " "Info: Pin dram_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[6] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82835 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 177 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[7\] " "Info: Pin dram_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[7] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82822 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 178 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[8\] " "Info: Pin dram_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[8] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82809 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 179 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[9\] " "Info: Pin dram_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[9] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82796 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[10\] " "Info: Pin dram_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[10] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82783 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 181 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_addr\[11\] " "Info: Pin dram_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_addr[11] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82770 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 182 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_bank\[0\] " "Info: Pin dram_bank\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_bank[0] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82757 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_bank[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 183 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_bank\[1\] " "Info: Pin dram_bank\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_bank[1] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82744 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_bank[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 184 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_cas_n " "Info: Pin dram_cas_n not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_cas_n } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82731 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 279 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_cke " "Info: Pin dram_cke not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_cke } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82718 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 280 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_cs_n " "Info: Pin dram_cs_n not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_cs_n } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82705 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 281 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_ldqm " "Info: Pin dram_ldqm not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_ldqm } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82692 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_ldqm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 282 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_udqm " "Info: Pin dram_udqm not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_udqm } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82679 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_udqm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 283 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_ras_n " "Info: Pin dram_ras_n not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_ras_n } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82666 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 284 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_we_n " "Info: Pin dram_we_n not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_we_n } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82653 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 285 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbg_sdram_acive " "Info: Pin dbg_sdram_acive not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dbg_sdram_acive } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82198 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dbg_sdram_acive } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 290 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[0\] " "Info: Pin dram_dq\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[0] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83176 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 185 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[1\] " "Info: Pin dram_dq\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[1] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83162 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 186 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[2\] " "Info: Pin dram_dq\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[2] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83148 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 187 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[3\] " "Info: Pin dram_dq\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[3] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83134 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 188 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[4\] " "Info: Pin dram_dq\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[4] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83120 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 189 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[5\] " "Info: Pin dram_dq\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[5] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83106 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 190 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[6\] " "Info: Pin dram_dq\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[6] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83092 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 191 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[7\] " "Info: Pin dram_dq\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[7] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83078 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 192 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[8\] " "Info: Pin dram_dq\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[8] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83064 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 193 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[9\] " "Info: Pin dram_dq\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[9] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83050 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 194 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[10\] " "Info: Pin dram_dq\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[10] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83036 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 195 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[11\] " "Info: Pin dram_dq\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[11] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83022 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 196 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[12\] " "Info: Pin dram_dq\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[12] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83008 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 197 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[13\] " "Info: Pin dram_dq\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[13] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82994 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 198 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[14\] " "Info: Pin dram_dq\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[14] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82980 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 199 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dram_dq\[15\] " "Info: Pin dram_dq\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { dram_dq[15] } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 82966 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 200 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7kl1 " "Info: Entity dcfifo_7kl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SG_PnR_proj.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'SG_PnR_proj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_clk " "Warning: Node: fpga_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { fpga_clk } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_clk" } } } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 81535 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 273 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16298 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16298 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16298 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 19392 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen_1:sync_rst_sys_inst\|sync_rst_out_0  " "Info: Automatically promoted node global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen_1:sync_rst_sys_inst\|sync_rst_out_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr_cZ " "Info: Destination node mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr_cZ" {  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 52994 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo_aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 11480 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 538 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen_1:sync_rst_sys_inst|sync_rst_out_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16248 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out_0  " "Info: Automatically promoted node global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 493 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16252 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:stp\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:stp\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:stp\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:stp\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 21019 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:stp\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:stp\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 21114 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 20510 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen_2:sync_rst_vesa_inst\|sync_rst_out_0  " "Info: Automatically promoted node global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen_2:sync_rst_vesa_inst\|sync_rst_out_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 583 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen_2:sync_rst_vesa_inst|sync_rst_out_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16244 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr  " "Info: Automatically promoted node mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 52994 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo_aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 11480 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_9d9:wraclr\|dffe24a\[0\]  " "Info: Automatically promoted node mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_9d9:wraclr\|dffe24a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|valid_wrreq " "Info: Destination node mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|valid_wrreq" {  } { { "db/dcfifo_7kl1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 99 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|valid_wrreq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 10296 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_igc:wrptr_gp\|_~4 " "Info: Destination node mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_igc:wrptr_gp\|_~4" {  } { { "db/dcfifo_7kl1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dcfifo_7kl1.tdf" 58 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16607 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode_b\|eq_node\[1\] " "Info: Destination node mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode_b\|eq_node\[1\]" {  } { { "db/decode_o37.tdf" "" { Text "H:/Project/SG_PnR_proj/db/decode_o37.tdf" 29 9 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode_b|eq_node[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16529 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode_b\|eq_node\[0\] " "Info: Destination node mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode_b\|eq_node\[0\]" {  } { { "db/decode_o37.tdf" "" { Text "H:/Project/SG_PnR_proj/db/decode_o37.tdf" 29 9 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode_b|eq_node[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16530 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/dffpipe_9d9.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_9d9.tdf" 33 9 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 10130 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 19662 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:stp\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:stp\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:stp|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 20857 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 19516 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_ahe:rdaclr\|dffe19a\[0\]  " "Info: Automatically promoted node mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|dffpipe_ahe:rdaclr\|dffe19a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/dffpipe_ahe.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_ahe.tdf" 33 9 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 10164 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 19585 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 19586 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 19663 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 19416 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst\|sync_rst_out  " "Info: Automatically promoted node global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 332 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16256 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst\|un1_async_rst_i_i  " "Info: Automatically promoted node global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst\|un1_async_rst_i_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 417 3 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|un1_async_rst_i_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 16285 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 Embedded multiplier block " "Extra Info: Packed 4 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "4 " "Extra Info: Created 4 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 3.3V 0 22 16 " "Info: Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 0 input, 22 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 49 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 34 22 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 3 62 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 37 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 5 53 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll clk\[2\] clk_vesa_out_out " "Warning: PLL \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"clk_vesa_out_out\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 117 0 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 215 0 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 690 0 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 83188 0 0 } } { "../SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" "" { Text "H:/Project/SG_synthesis_proj/rev_1/SG_synthesis_proj.vqm" 81342 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_disp\[0\] " "Warning: Node \"7s_lsb_disp\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_disp\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_disp\[1\] " "Warning: Node \"7s_lsb_disp\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_disp\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_disp\[2\] " "Warning: Node \"7s_lsb_disp\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_disp\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_disp\[3\] " "Warning: Node \"7s_lsb_disp\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_disp\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_disp\[4\] " "Warning: Node \"7s_lsb_disp\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_disp\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_disp\[5\] " "Warning: Node \"7s_lsb_disp\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_disp\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_disp\[6\] " "Warning: Node \"7s_lsb_disp\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_disp\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_mem\[0\] " "Warning: Node \"7s_lsb_mem\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_mem\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_mem\[1\] " "Warning: Node \"7s_lsb_mem\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_mem\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_mem\[2\] " "Warning: Node \"7s_lsb_mem\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_mem\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_mem\[3\] " "Warning: Node \"7s_lsb_mem\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_mem\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_mem\[4\] " "Warning: Node \"7s_lsb_mem\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_mem\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_mem\[5\] " "Warning: Node \"7s_lsb_mem\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_mem\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_mem\[6\] " "Warning: Node \"7s_lsb_mem\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_mem\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_tx\[0\] " "Warning: Node \"7s_lsb_tx\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_tx\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_tx\[1\] " "Warning: Node \"7s_lsb_tx\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_tx\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_tx\[2\] " "Warning: Node \"7s_lsb_tx\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_tx\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_tx\[3\] " "Warning: Node \"7s_lsb_tx\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_tx\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_tx\[4\] " "Warning: Node \"7s_lsb_tx\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_tx\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_tx\[5\] " "Warning: Node \"7s_lsb_tx\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_tx\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_lsb_tx\[6\] " "Warning: Node \"7s_lsb_tx\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_lsb_tx\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_disp\[0\] " "Warning: Node \"7s_msb_disp\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_disp\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_disp\[1\] " "Warning: Node \"7s_msb_disp\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_disp\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_disp\[2\] " "Warning: Node \"7s_msb_disp\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_disp\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_disp\[3\] " "Warning: Node \"7s_msb_disp\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_disp\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_disp\[4\] " "Warning: Node \"7s_msb_disp\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_disp\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_disp\[5\] " "Warning: Node \"7s_msb_disp\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_disp\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_disp\[6\] " "Warning: Node \"7s_msb_disp\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_disp\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_mem\[0\] " "Warning: Node \"7s_msb_mem\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_mem\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_mem\[1\] " "Warning: Node \"7s_msb_mem\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_mem\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_mem\[2\] " "Warning: Node \"7s_msb_mem\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_mem\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_mem\[3\] " "Warning: Node \"7s_msb_mem\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_mem\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_mem\[4\] " "Warning: Node \"7s_msb_mem\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_mem\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_mem\[5\] " "Warning: Node \"7s_msb_mem\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_mem\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_mem\[6\] " "Warning: Node \"7s_msb_mem\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_mem\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_tx\[0\] " "Warning: Node \"7s_msb_tx\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_tx\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_tx\[1\] " "Warning: Node \"7s_msb_tx\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_tx\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_tx\[2\] " "Warning: Node \"7s_msb_tx\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_tx\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_tx\[3\] " "Warning: Node \"7s_msb_tx\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_tx\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_tx\[4\] " "Warning: Node \"7s_msb_tx\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_tx\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_tx\[5\] " "Warning: Node \"7s_msb_tx\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_tx\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7s_msb_tx\[6\] " "Warning: Node \"7s_msb_tx\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "7s_msb_tx\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DGND " "Warning: Node \"DGND\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DGND" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BANK\[0\] " "Warning: Node \"DRAM_BANK\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BANK\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BANK\[1\] " "Warning: Node \"DRAM_BANK\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BANK\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dbg_sdram_active " "Warning: Node \"dbg_sdram_active\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dbg_sdram_active" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X33_Y12 X43_Y23 " "Info: Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "125 " "Warning: Found 125 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_sdram_out 0 " "Info: Pin \"clk_sdram_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_vesa_out 0 " "Info: Pin \"clk_vesa_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_serial_out 0 " "Info: Pin \"uart_serial_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[0\] 0 " "Info: Pin \"dram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[1\] 0 " "Info: Pin \"dram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[2\] 0 " "Info: Pin \"dram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[3\] 0 " "Info: Pin \"dram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[4\] 0 " "Info: Pin \"dram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[5\] 0 " "Info: Pin \"dram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[6\] 0 " "Info: Pin \"dram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[7\] 0 " "Info: Pin \"dram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[8\] 0 " "Info: Pin \"dram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[9\] 0 " "Info: Pin \"dram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[10\] 0 " "Info: Pin \"dram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[11\] 0 " "Info: Pin \"dram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[0\] 0 " "Info: Pin \"dram_bank\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[1\] 0 " "Info: Pin \"dram_bank\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cas_n 0 " "Info: Pin \"dram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cke 0 " "Info: Pin \"dram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cs_n 0 " "Info: Pin \"dram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ldqm 0 " "Info: Pin \"dram_ldqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_udqm 0 " "Info: Pin \"dram_udqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ras_n 0 " "Info: Pin \"dram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_we_n 0 " "Info: Pin \"dram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[0\] 0 " "Info: Pin \"r_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[1\] 0 " "Info: Pin \"r_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[2\] 0 " "Info: Pin \"r_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[3\] 0 " "Info: Pin \"r_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[4\] 0 " "Info: Pin \"r_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[5\] 0 " "Info: Pin \"r_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[6\] 0 " "Info: Pin \"r_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[7\] 0 " "Info: Pin \"r_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[8\] 0 " "Info: Pin \"r_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[9\] 0 " "Info: Pin \"r_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[0\] 0 " "Info: Pin \"g_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[1\] 0 " "Info: Pin \"g_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[2\] 0 " "Info: Pin \"g_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[3\] 0 " "Info: Pin \"g_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[4\] 0 " "Info: Pin \"g_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[5\] 0 " "Info: Pin \"g_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[6\] 0 " "Info: Pin \"g_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[7\] 0 " "Info: Pin \"g_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[8\] 0 " "Info: Pin \"g_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[9\] 0 " "Info: Pin \"g_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[0\] 0 " "Info: Pin \"b_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[1\] 0 " "Info: Pin \"b_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[2\] 0 " "Info: Pin \"b_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[3\] 0 " "Info: Pin \"b_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[4\] 0 " "Info: Pin \"b_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[5\] 0 " "Info: Pin \"b_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[6\] 0 " "Info: Pin \"b_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[7\] 0 " "Info: Pin \"b_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[8\] 0 " "Info: Pin \"b_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[9\] 0 " "Info: Pin \"b_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Info: Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Info: Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Info: Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rx_path_cyc 0 " "Info: Pin \"dbg_rx_path_cyc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_sdram_acive 0 " "Info: Pin \"dbg_sdram_acive\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_disp_active 0 " "Info: Pin \"dbg_disp_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icy_bus_taken 0 " "Info: Pin \"dbg_icy_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icz_bus_taken 0 " "Info: Pin \"dbg_icz_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_wr_bank_val 0 " "Info: Pin \"dbg_wr_bank_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rd_bank_val 0 " "Info: Pin \"dbg_rd_bank_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_actual_wr_bank 0 " "Info: Pin \"dbg_actual_wr_bank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_actual_rd_bank 0 " "Info: Pin \"dbg_actual_rd_bank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "programming_indication_led 0 " "Info: Pin \"programming_indication_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[0\] 0 " "Info: Pin \"lsb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[1\] 0 " "Info: Pin \"lsb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[2\] 0 " "Info: Pin \"lsb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[3\] 0 " "Info: Pin \"lsb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[4\] 0 " "Info: Pin \"lsb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[5\] 0 " "Info: Pin \"lsb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[6\] 0 " "Info: Pin \"lsb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[0\] 0 " "Info: Pin \"msb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[1\] 0 " "Info: Pin \"msb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[2\] 0 " "Info: Pin \"msb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[3\] 0 " "Info: Pin \"msb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[4\] 0 " "Info: Pin \"msb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[5\] 0 " "Info: Pin \"msb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[6\] 0 " "Info: Pin \"msb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[0\] 0 " "Info: Pin \"lsb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[1\] 0 " "Info: Pin \"lsb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[2\] 0 " "Info: Pin \"lsb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[3\] 0 " "Info: Pin \"lsb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[4\] 0 " "Info: Pin \"lsb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[5\] 0 " "Info: Pin \"lsb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[6\] 0 " "Info: Pin \"lsb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[0\] 0 " "Info: Pin \"msb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[1\] 0 " "Info: Pin \"msb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[2\] 0 " "Info: Pin \"msb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[3\] 0 " "Info: Pin \"msb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[4\] 0 " "Info: Pin \"msb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[5\] 0 " "Info: Pin \"msb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[6\] 0 " "Info: Pin \"msb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[0\] 0 " "Info: Pin \"lsb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[1\] 0 " "Info: Pin \"lsb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[2\] 0 " "Info: Pin \"lsb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[3\] 0 " "Info: Pin \"lsb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[4\] 0 " "Info: Pin \"lsb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[5\] 0 " "Info: Pin \"lsb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[6\] 0 " "Info: Pin \"lsb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[0\] 0 " "Info: Pin \"msb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[1\] 0 " "Info: Pin \"msb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[2\] 0 " "Info: Pin \"msb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[3\] 0 " "Info: Pin \"msb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[4\] 0 " "Info: Pin \"msb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[5\] 0 " "Info: Pin \"msb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[6\] 0 " "Info: Pin \"msb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[0\] 0 " "Info: Pin \"dram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[1\] 0 " "Info: Pin \"dram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[2\] 0 " "Info: Pin \"dram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[3\] 0 " "Info: Pin \"dram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[4\] 0 " "Info: Pin \"dram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[5\] 0 " "Info: Pin \"dram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[6\] 0 " "Info: Pin \"dram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[7\] 0 " "Info: Pin \"dram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[8\] 0 " "Info: Pin \"dram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[9\] 0 " "Info: Pin \"dram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[10\] 0 " "Info: Pin \"dram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[11\] 0 " "Info: Pin \"dram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[12\] 0 " "Info: Pin \"dram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[13\] 0 " "Info: Pin \"dram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[14\] 0 " "Info: Pin \"dram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[15\] 0 " "Info: Pin \"dram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Project/SG_PnR_proj/SG_PnR_proj.fit.smsg " "Info: Generated suppressed messages file H:/Project/SG_PnR_proj/SG_PnR_proj.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 92 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Info: Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 20:36:15 2013 " "Info: Processing ended: Fri Mar 29 20:36:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 20:36:18 2013 " "Info: Processing started: Fri Mar 29 20:36:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SG_PnR_proj -c SG_PnR_proj " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SG_PnR_proj -c SG_PnR_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 20:36:18 2013 " "Info: Processing started: Fri Mar 29 20:36:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SG_PnR_proj -c SG_PnR_proj " "Info: Command: quartus_sta SG_PnR_proj -c SG_PnR_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SG_synthesis_proj.vqm " "Warning: Ignored assignments for entity \"SG_synthesis_proj.vqm\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Synplify Pro\" -entity SG_synthesis_proj.vqm " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Synplify Pro\" -entity SG_synthesis_proj.vqm was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity SG_synthesis_proj.vqm -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top_synthesis.vhd " "Warning: Ignored assignments for entity \"top_synthesis.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Synplify Pro\" -entity top_synthesis.vhd " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Synplify Pro\" -entity top_synthesis.vhd was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE synplcty.lmf -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity top_synthesis.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity top_synthesis.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7kl1 " "Info: Entity dcfifo_7kl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SG_PnR_proj.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'SG_PnR_proj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_clk " "Warning: Node: fpga_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Info: Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 20:36:26 2013 " "Info: Processing ended: Fri Mar 29 20:36:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Info: Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info:    97.778         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "125 " "Warning: Found 125 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_sdram_out 0 " "Info: Pin \"clk_sdram_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_vesa_out 0 " "Info: Pin \"clk_vesa_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_serial_out 0 " "Info: Pin \"uart_serial_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[0\] 0 " "Info: Pin \"dram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[1\] 0 " "Info: Pin \"dram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[2\] 0 " "Info: Pin \"dram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[3\] 0 " "Info: Pin \"dram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[4\] 0 " "Info: Pin \"dram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[5\] 0 " "Info: Pin \"dram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[6\] 0 " "Info: Pin \"dram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[7\] 0 " "Info: Pin \"dram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[8\] 0 " "Info: Pin \"dram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[9\] 0 " "Info: Pin \"dram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[10\] 0 " "Info: Pin \"dram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[11\] 0 " "Info: Pin \"dram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[0\] 0 " "Info: Pin \"dram_bank\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[1\] 0 " "Info: Pin \"dram_bank\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cas_n 0 " "Info: Pin \"dram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cke 0 " "Info: Pin \"dram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cs_n 0 " "Info: Pin \"dram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ldqm 0 " "Info: Pin \"dram_ldqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_udqm 0 " "Info: Pin \"dram_udqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ras_n 0 " "Info: Pin \"dram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_we_n 0 " "Info: Pin \"dram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[0\] 0 " "Info: Pin \"r_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[1\] 0 " "Info: Pin \"r_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[2\] 0 " "Info: Pin \"r_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[3\] 0 " "Info: Pin \"r_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[4\] 0 " "Info: Pin \"r_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[5\] 0 " "Info: Pin \"r_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[6\] 0 " "Info: Pin \"r_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[7\] 0 " "Info: Pin \"r_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[8\] 0 " "Info: Pin \"r_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[9\] 0 " "Info: Pin \"r_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[0\] 0 " "Info: Pin \"g_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[1\] 0 " "Info: Pin \"g_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[2\] 0 " "Info: Pin \"g_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[3\] 0 " "Info: Pin \"g_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[4\] 0 " "Info: Pin \"g_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[5\] 0 " "Info: Pin \"g_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[6\] 0 " "Info: Pin \"g_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[7\] 0 " "Info: Pin \"g_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[8\] 0 " "Info: Pin \"g_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[9\] 0 " "Info: Pin \"g_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[0\] 0 " "Info: Pin \"b_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[1\] 0 " "Info: Pin \"b_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[2\] 0 " "Info: Pin \"b_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[3\] 0 " "Info: Pin \"b_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[4\] 0 " "Info: Pin \"b_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[5\] 0 " "Info: Pin \"b_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[6\] 0 " "Info: Pin \"b_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[7\] 0 " "Info: Pin \"b_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[8\] 0 " "Info: Pin \"b_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[9\] 0 " "Info: Pin \"b_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Info: Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Info: Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Info: Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rx_path_cyc 0 " "Info: Pin \"dbg_rx_path_cyc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_sdram_acive 0 " "Info: Pin \"dbg_sdram_acive\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_disp_active 0 " "Info: Pin \"dbg_disp_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icy_bus_taken 0 " "Info: Pin \"dbg_icy_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icz_bus_taken 0 " "Info: Pin \"dbg_icz_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_wr_bank_val 0 " "Info: Pin \"dbg_wr_bank_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rd_bank_val 0 " "Info: Pin \"dbg_rd_bank_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_actual_wr_bank 0 " "Info: Pin \"dbg_actual_wr_bank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_actual_rd_bank 0 " "Info: Pin \"dbg_actual_rd_bank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "programming_indication_led 0 " "Info: Pin \"programming_indication_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[0\] 0 " "Info: Pin \"lsb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[1\] 0 " "Info: Pin \"lsb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[2\] 0 " "Info: Pin \"lsb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[3\] 0 " "Info: Pin \"lsb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[4\] 0 " "Info: Pin \"lsb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[5\] 0 " "Info: Pin \"lsb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[6\] 0 " "Info: Pin \"lsb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[0\] 0 " "Info: Pin \"msb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[1\] 0 " "Info: Pin \"msb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[2\] 0 " "Info: Pin \"msb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[3\] 0 " "Info: Pin \"msb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[4\] 0 " "Info: Pin \"msb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[5\] 0 " "Info: Pin \"msb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[6\] 0 " "Info: Pin \"msb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[0\] 0 " "Info: Pin \"lsb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[1\] 0 " "Info: Pin \"lsb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[2\] 0 " "Info: Pin \"lsb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[3\] 0 " "Info: Pin \"lsb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[4\] 0 " "Info: Pin \"lsb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[5\] 0 " "Info: Pin \"lsb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[6\] 0 " "Info: Pin \"lsb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[0\] 0 " "Info: Pin \"msb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[1\] 0 " "Info: Pin \"msb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[2\] 0 " "Info: Pin \"msb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[3\] 0 " "Info: Pin \"msb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[4\] 0 " "Info: Pin \"msb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[5\] 0 " "Info: Pin \"msb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[6\] 0 " "Info: Pin \"msb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[0\] 0 " "Info: Pin \"lsb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[1\] 0 " "Info: Pin \"lsb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[2\] 0 " "Info: Pin \"lsb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[3\] 0 " "Info: Pin \"lsb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[4\] 0 " "Info: Pin \"lsb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[5\] 0 " "Info: Pin \"lsb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[6\] 0 " "Info: Pin \"lsb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[0\] 0 " "Info: Pin \"msb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[1\] 0 " "Info: Pin \"msb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[2\] 0 " "Info: Pin \"msb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[3\] 0 " "Info: Pin \"msb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[4\] 0 " "Info: Pin \"msb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[5\] 0 " "Info: Pin \"msb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[6\] 0 " "Info: Pin \"msb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[0\] 0 " "Info: Pin \"dram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[1\] 0 " "Info: Pin \"dram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[2\] 0 " "Info: Pin \"dram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[3\] 0 " "Info: Pin \"dram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[4\] 0 " "Info: Pin \"dram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[5\] 0 " "Info: Pin \"dram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[6\] 0 " "Info: Pin \"dram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[7\] 0 " "Info: Pin \"dram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[8\] 0 " "Info: Pin \"dram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[9\] 0 " "Info: Pin \"dram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[10\] 0 " "Info: Pin \"dram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[11\] 0 " "Info: Pin \"dram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[12\] 0 " "Info: Pin \"dram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[13\] 0 " "Info: Pin \"dram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[14\] 0 " "Info: Pin \"dram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[15\] 0 " "Info: Pin \"dram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_clk " "Warning: Node: fpga_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Info: Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info:    97.778         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Info: Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 20:36:29 2013 " "Info: Processing ended: Fri Mar 29 20:36:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 20:36:30 2013 " "Info: Processing started: Fri Mar 29 20:36:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SG_PnR_proj -c SG_PnR_proj " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off SG_PnR_proj -c SG_PnR_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "SG_PnR_proj.vho\", \"SG_PnR_proj_fast.vho SG_PnR_proj_vhd.sdo SG_PnR_proj_vhd_fast.sdo H:/Project/SG_PnR_proj/simulation/modelsim/ simulation " "Info: Generated files \"SG_PnR_proj.vho\", \"SG_PnR_proj_fast.vho\", \"SG_PnR_proj_vhd.sdo\" and \"SG_PnR_proj_vhd_fast.sdo\" in directory \"H:/Project/SG_PnR_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Info: Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 20:36:47 2013 " "Info: Processing ended: Fri Mar 29 20:36:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 141 s " "Info: Quartus II Full Compilation was successful. 0 errors, 141 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
