---
title: "verilog-alw-get-outputs-delayed"
layout: doc
---
<strong>verilog-alw-get-outputs-delayed</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-alw-get-outputs-delayed <u>SIGS</u>)</br>
</br>
Not documented.
