

================================================================
== Vivado HLS Report for 'fisr'
================================================================
* Date:           Tue Jul  5 18:23:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fisr_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.254|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.70>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind"   --->   Operation 22 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [4/4] (5.70ns)   --->   "%xhalf = fmul float %x_read, 5.000000e-01" [sources/fisr.c:9]   --->   Operation 23 'fmul' 'xhalf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 24 [3/4] (5.70ns)   --->   "%xhalf = fmul float %x_read, 5.000000e-01" [sources/fisr.c:9]   --->   Operation 24 'fmul' 'xhalf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 25 [2/4] (5.70ns)   --->   "%xhalf = fmul float %x_read, 5.000000e-01" [sources/fisr.c:9]   --->   Operation 25 'fmul' 'xhalf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 26 [1/4] (5.70ns)   --->   "%xhalf = fmul float %x_read, 5.000000e-01" [sources/fisr.c:9]   --->   Operation 26 'fmul' 'xhalf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.25>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = bitcast float %x_read to i32"   --->   Operation 27 'bitcast' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %i_1, i32 1, i32 31)" [sources/fisr.c:11]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i31 %trunc_ln to i32" [sources/fisr.c:11]   --->   Operation 29 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (2.55ns)   --->   "%i = sub nsw i32 1597463007, %sext_ln11" [sources/fisr.c:11]   --->   Operation 30 'sub' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i32 %i to float" [sources/fisr.c:13]   --->   Operation 31 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [4/4] (5.70ns)   --->   "%tmp = fmul float %xhalf, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 32 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 33 [3/4] (5.70ns)   --->   "%tmp = fmul float %xhalf, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 33 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 34 [2/4] (5.70ns)   --->   "%tmp = fmul float %xhalf, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 34 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 35 [1/4] (5.70ns)   --->   "%tmp = fmul float %xhalf, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 35 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 36 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 36 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 37 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 37 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 38 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 38 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 39 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 39 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 40 [5/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 40 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 41 [4/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 41 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 42 [3/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 42 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 43 [2/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 43 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 44 [1/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 44 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 45 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %bitcast_ln13, %tmp_2" [sources/fisr.c:13]   --->   Operation 45 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 46 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %bitcast_ln13, %tmp_2" [sources/fisr.c:13]   --->   Operation 46 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 47 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %bitcast_ln13, %tmp_2" [sources/fisr.c:13]   --->   Operation 47 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !7"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %y) nounwind, !map !13"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @fisr_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 51 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %bitcast_ln13, %tmp_2" [sources/fisr.c:13]   --->   Operation 51 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %y, float %tmp_3) nounwind" [sources/fisr.c:13]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [sources/fisr.c:14]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.7ns
The critical path consists of the following:
	wire read on port 'x' [6]  (0 ns)
	'fmul' operation ('xhalf', sources/fisr.c:9) [8]  (5.7 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('xhalf', sources/fisr.c:9) [8]  (5.7 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('xhalf', sources/fisr.c:9) [8]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('xhalf', sources/fisr.c:9) [8]  (5.7 ns)

 <State 5>: 8.25ns
The critical path consists of the following:
	'sub' operation ('i', sources/fisr.c:11) [11]  (2.55 ns)
	'fmul' operation ('tmp', sources/fisr.c:13) [13]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', sources/fisr.c:13) [13]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', sources/fisr.c:13) [13]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', sources/fisr.c:13) [13]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', sources/fisr.c:13) [14]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', sources/fisr.c:13) [14]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', sources/fisr.c:13) [14]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', sources/fisr.c:13) [14]  (5.7 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_2', sources/fisr.c:13) [15]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_2', sources/fisr.c:13) [15]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_2', sources/fisr.c:13) [15]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_2', sources/fisr.c:13) [15]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_2', sources/fisr.c:13) [15]  (7.26 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', sources/fisr.c:13) [16]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', sources/fisr.c:13) [16]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', sources/fisr.c:13) [16]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', sources/fisr.c:13) [16]  (5.7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
