--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y14.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y14.BX      net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X58Y14.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.065 - 0.082)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y14.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y14.G2      net (fanout=1)        0.385   ftop/clkN210/locked_d
    SLICE_X58Y14.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.195ns logic, 0.385ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.082 - 0.065)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y14.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y14.G2      net (fanout=1)        0.308   ftop/clkN210/locked_d
    SLICE_X58Y14.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.869ns logic, 0.308ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y14.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y14.BX      net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X58Y14.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y73.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y73.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y73.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13620 paths analyzed, 1966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.760ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 6)
  Clock Path Skew:      -0.185ns (0.564 - 0.749)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X107Y164.G1    net (fanout=3)        0.880   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X107Y164.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.G3    net (fanout=4)        1.108   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.G2     net (fanout=3)        0.418   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not00011
    SLICE_X99Y184.CE     net (fanout=1)        1.250   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
    SLICE_X99Y184.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (3.884ns logic, 3.691ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 4)
  Clock Path Skew:      -0.141ns (0.221 - 0.362)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y70.XQ      Tcko                  0.495   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X92Y68.G3      net (fanout=8)        0.804   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X92Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X92Y68.F4      net (fanout=1)        0.035   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X92Y68.X       Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X91Y68.G1      net (fanout=7)        0.411   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X91Y68.Y       Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X86Y52.G3      net (fanout=40)       2.063   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X86Y52.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N72
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<11>_SW0
    SLICE_X87Y53.SR      net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_outF/N74
    SLICE_X87Y53.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (3.322ns logic, 4.278ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.112ns (0.593 - 0.705)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y188.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y187.G1    net (fanout=27)       0.598   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X100Y190.G4    net (fanout=17)       1.364   ftop/gbe0/gmac/gmac/N29
    SLICE_X100Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X100Y190.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X100Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X103Y198.F2    net (fanout=8)        0.884   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X103Y198.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N11
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X101Y195.F2    net (fanout=2)        0.572   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X101Y195.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (3.593ns logic, 4.028ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 6)
  Clock Path Skew:      -0.203ns (0.546 - 0.749)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X107Y164.G1    net (fanout=3)        0.880   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X107Y164.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.G3    net (fanout=4)        1.108   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y184.G2     net (fanout=3)        0.418   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X96Y184.CE     net (fanout=7)        1.132   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X96Y184.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (3.884ns logic, 3.573ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 6)
  Clock Path Skew:      -0.203ns (0.546 - 0.749)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X107Y164.G1    net (fanout=3)        0.880   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X107Y164.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.G3    net (fanout=4)        1.108   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y184.G2     net (fanout=3)        0.418   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and00001
    SLICE_X96Y184.CE     net (fanout=7)        1.132   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_and0000
    SLICE_X96Y184.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (3.884ns logic, 3.573ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.587ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.593 - 0.664)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y184.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X102Y187.G4    net (fanout=7)        0.636   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X102Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X100Y190.G4    net (fanout=17)       1.364   ftop/gbe0/gmac/gmac/N29
    SLICE_X100Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X100Y190.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X100Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X103Y198.F2    net (fanout=8)        0.884   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X103Y198.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N11
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X101Y195.F2    net (fanout=2)        0.572   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X101Y195.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (3.521ns logic, 4.066ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.534ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.627 - 0.712)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y190.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X101Y190.G2    net (fanout=15)       0.975   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X101Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X101Y193.G1    net (fanout=16)       0.803   ftop/gbe0/gmac/gmac/N38
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y191.F1    net (fanout=11)       0.578   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y191.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X103Y197.G1    net (fanout=9)        1.072   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X103Y197.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X104Y195.F1    net (fanout=4)        0.684   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X104Y195.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.534ns (3.422ns logic, 4.112ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.525ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.593 - 0.664)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X102Y187.G3    net (fanout=4)        0.577   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X102Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X100Y190.G4    net (fanout=17)       1.364   ftop/gbe0/gmac/gmac/N29
    SLICE_X100Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X100Y190.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X100Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X103Y198.F2    net (fanout=8)        0.884   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X103Y198.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N11
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X101Y195.F2    net (fanout=2)        0.572   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X101Y195.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.525ns (3.518ns logic, 4.007ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 6)
  Clock Path Skew:      -0.200ns (0.549 - 0.749)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X107Y164.G1    net (fanout=3)        0.880   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X107Y164.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.G3    net (fanout=4)        1.108   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.F2     net (fanout=3)        0.431   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y187.CE     net (fanout=10)       1.025   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y187.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (3.885ns logic, 3.479ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 6)
  Clock Path Skew:      -0.200ns (0.549 - 0.749)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X107Y164.G1    net (fanout=3)        0.880   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X107Y164.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.G3    net (fanout=4)        1.108   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.F2     net (fanout=3)        0.431   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y186.CE     net (fanout=10)       1.025   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (3.885ns logic, 3.479ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 6)
  Clock Path Skew:      -0.204ns (0.545 - 0.749)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X107Y164.G1    net (fanout=3)        0.880   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X107Y164.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.G3    net (fanout=4)        1.108   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.F2     net (fanout=3)        0.431   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X96Y183.CE     net (fanout=10)       1.017   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X96Y183.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (3.885ns logic, 3.471ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.397ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.221 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_outF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y69.YQ      Tcko                  0.596   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X92Y68.G1      net (fanout=4)        0.500   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X92Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X92Y68.F4      net (fanout=1)        0.035   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X92Y68.X       Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X91Y68.G1      net (fanout=7)        0.411   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X91Y68.Y       Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X86Y52.G3      net (fanout=40)       2.063   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X86Y52.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N72
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<11>_SW0
    SLICE_X87Y53.SR      net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_outF/N74
    SLICE_X87Y53.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      7.397ns (3.423ns logic, 3.974ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 6)
  Clock Path Skew:      -0.178ns (0.571 - 0.749)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X107Y164.G1    net (fanout=3)        0.880   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X107Y164.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.G3    net (fanout=4)        1.108   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.F2     net (fanout=3)        0.431   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X98Y187.CE     net (fanout=10)       1.017   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X98Y187.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (3.885ns logic, 3.471ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 6)
  Clock Path Skew:      -0.178ns (0.571 - 0.749)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X107Y164.G1    net (fanout=3)        0.880   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X107Y164.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<1>
    SLICE_X107Y165.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.G3    net (fanout=4)        1.108   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.F2     net (fanout=3)        0.431   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X98Y186.CE     net (fanout=10)       1.017   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X98Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (3.885ns logic, 3.471ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.447ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.627 - 0.712)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y190.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X101Y190.G2    net (fanout=15)       0.975   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X101Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X101Y193.G1    net (fanout=16)       0.803   ftop/gbe0/gmac/gmac/N38
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y191.F4    net (fanout=11)       0.488   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y191.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X103Y197.G2    net (fanout=9)        1.036   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X103Y197.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X104Y195.F1    net (fanout=4)        0.684   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X104Y195.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.447ns (3.461ns logic, 3.986ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.458ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (0.631 - 0.705)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y188.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y187.G1    net (fanout=27)       0.598   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X100Y190.G4    net (fanout=17)       1.364   ftop/gbe0/gmac/gmac/N29
    SLICE_X100Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X100Y190.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X100Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X103Y194.G2    net (fanout=8)        0.633   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X103Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>11
    SLICE_X105Y193.G2    net (fanout=5)        0.662   ftop/gbe0/gmac/gmac/txRS_crc/N1
    SLICE_X105Y193.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<18>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (3.591ns logic, 3.867ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.448ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (0.626 - 0.705)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y188.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y187.G1    net (fanout=27)       0.598   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X100Y190.G4    net (fanout=17)       1.364   ftop/gbe0/gmac/gmac/N29
    SLICE_X100Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X100Y190.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X100Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X103Y194.G2    net (fanout=8)        0.633   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X103Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>11
    SLICE_X107Y196.F2    net (fanout=5)        0.651   ftop/gbe0/gmac/gmac/txRS_crc/N1
    SLICE_X107Y196.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<24>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<24>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (3.592ns logic, 3.856ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.379ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.292 - 0.433)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 to ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6
    SLICE_X107Y165.G2    net (fanout=3)        0.814   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<6>
    SLICE_X107Y165.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<3>
    SLICE_X107Y166.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.G3    net (fanout=4)        1.108   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d329_cy<4>
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X100Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.G2     net (fanout=3)        0.418   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X99Y185.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not00011
    SLICE_X99Y184.CE     net (fanout=1)        1.250   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
    SLICE_X99Y184.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      7.379ns (3.754ns logic, 3.625ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.437ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.552 - 0.625)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y171.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X87Y167.F3     net (fanout=5)        0.597   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X87Y167.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X87Y166.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X87Y166.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X86Y167.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X86Y167.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y169.G4     net (fanout=7)        0.309   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y169.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X78Y173.G2     net (fanout=40)       1.857   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X78Y173.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X78Y172.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X78Y172.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.437ns (3.662ns logic, 3.775ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.410ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (0.552 - 0.630)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y169.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X87Y167.G1     net (fanout=5)        0.498   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X87Y167.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X87Y166.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X87Y166.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X86Y167.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X86Y167.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y169.G4     net (fanout=7)        0.309   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y169.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X78Y173.G2     net (fanout=40)       1.857   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X78Y173.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X78Y172.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X78Y172.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.410ns (3.734ns logic, 3.676ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.386 - 0.277)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_outF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y71.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X89Y70.BX      net (fanout=3)        0.343   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X89Y70.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<19>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.458ns logic, 0.343ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.301 - 0.322)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_9 to ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y69.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_9
    SLICE_X84Y68.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<9>
    SLICE_X84Y68.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.301 - 0.322)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_9 to ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y69.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_9
    SLICE_X84Y68.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<9>
    SLICE_X84Y68.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.279 - 0.288)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_6 to ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y63.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    SLICE_X84Y63.BY      net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
    SLICE_X84Y63.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.347ns logic, 0.343ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.279 - 0.288)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_6 to ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y63.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    SLICE_X84Y63.BY      net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
    SLICE_X84Y63.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.348ns logic, 0.343ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.296 - 0.315)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y66.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X84Y66.BY      net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X84Y66.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.347ns logic, 0.343ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.296 - 0.315)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y66.YQ      Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X84Y66.BY      net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X84Y66.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.348ns logic, 0.343ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.322 - 0.277)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_19 to ftop/gbe0/gmac/txfun_inF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y170.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<19>
                                                       ftop/gbe0/gmac/txF/dDoutReg_19
    SLICE_X83Y170.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/txF_dD_OUT<19>
    SLICE_X83Y170.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<19>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.532 - 0.467)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_4 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y59.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    SLICE_X82Y57.BY      net (fanout=2)        0.519   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
    SLICE_X82Y57.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.289ns logic, 0.519ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.532 - 0.467)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_4 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y59.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    SLICE_X82Y57.BY      net (fanout=2)        0.519   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
    SLICE_X82Y57.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.290ns logic, 0.519ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.512 - 0.455)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_33 to ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y74.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_33
    SLICE_X80Y77.BY      net (fanout=2)        0.514   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
    SLICE_X80Y77.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<33>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.289ns logic, 0.514ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_13 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.293 - 0.245)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_13 to ftop/gbe0/gmac/txfun_inF/data1_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y176.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<13>
                                                       ftop/gbe0/gmac/txF/dDoutReg_13
    SLICE_X83Y177.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/txF_dD_OUT<13>
    SLICE_X83Y177.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<13>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.512 - 0.455)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_33 to ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y74.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_33
    SLICE_X80Y77.BY      net (fanout=2)        0.514   ftop/gbe0/gmac/rxfun_outF_D_OUT<33>
    SLICE_X80Y77.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<33>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.290ns logic, 0.514ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.048 - 0.023)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y59.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X89Y61.BX      net (fanout=2)        0.315   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X89Y61.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.339 - 0.284)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y168.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X79Y168.BX     net (fanout=2)        0.332   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X79Y168.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.479ns logic, 0.332ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.050 - 0.042)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y167.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X81Y167.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X81Y167.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y180.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X93Y181.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X93Y181.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y182.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X93Y182.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X93Y182.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y182.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X91Y182.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X91Y182.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y62.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X95Y62.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X95Y62.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X96Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X96Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X96Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X96Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X96Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X96Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X96Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X96Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X80Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X80Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X80Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X80Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X76Y172.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X76Y172.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X76Y172.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X76Y172.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X80Y171.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X80Y171.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X80Y171.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X80Y171.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.618ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.314 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y111.CE     net (fanout=17)       1.719   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (2.529ns logic, 5.047ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.314 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y111.CE     net (fanout=17)       1.719   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (2.529ns logic, 5.047ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.314 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y111.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y110.G4    net (fanout=2)        0.391   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y111.CE     net (fanout=17)       1.719   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.253ns (3.145ns logic, 4.108ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.314 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y111.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y110.G4    net (fanout=2)        0.391   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X100Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y111.CE     net (fanout=17)       1.719   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.253ns (3.145ns logic, 4.108ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.314 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y110.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X100Y110.G3    net (fanout=4)        0.414   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X100Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y111.CE     net (fanout=17)       1.719   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (3.070ns logic, 4.131ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.314 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y110.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X100Y110.G3    net (fanout=4)        0.414   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X100Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X100Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y111.CE     net (fanout=17)       1.719   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (3.070ns logic, 4.131ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.259 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y109.CE     net (fanout=17)       1.255   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (2.529ns logic, 4.583ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.259 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y109.CE     net (fanout=17)       1.255   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (2.529ns logic, 4.583ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.289 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y109.CE     net (fanout=17)       1.250   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.107ns (2.529ns logic, 4.578ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.289 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y109.CE     net (fanout=17)       1.250   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.107ns (2.529ns logic, 4.578ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.326 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y107.CE     net (fanout=17)       1.270   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y107.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (2.529ns logic, 4.598ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.326 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y107.CE     net (fanout=17)       1.270   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y107.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (2.529ns logic, 4.598ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.326 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y106.CE     net (fanout=17)       1.270   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y106.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (2.529ns logic, 4.598ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.326 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y106.CE     net (fanout=17)       1.270   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y106.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (2.529ns logic, 4.598ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.322 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y109.CE     net (fanout=17)       1.245   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (2.529ns logic, 4.573ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.322 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y109.CE     net (fanout=17)       1.245   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (2.529ns logic, 4.573ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.322 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y108.CE     net (fanout=17)       1.245   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y108.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (2.529ns logic, 4.573ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.322 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y108.CE     net (fanout=17)       1.245   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y108.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (2.529ns logic, 4.573ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.110ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.032 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y110.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X101Y108.G1    net (fanout=3)        0.880   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X101Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X101Y108.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23/O
    SLICE_X101Y108.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X100Y111.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X105Y116.G3    net (fanout=15)       0.912   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X105Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X105Y116.F1    net (fanout=1)        0.620   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X105Y116.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X103Y111.CE    net (fanout=1)        0.720   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X103Y111.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.110ns (3.598ns logic, 3.512ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.257 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X100Y110.F1    net (fanout=20)       1.365   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X100Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.G3     net (fanout=2)        0.754   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y109.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y117.G3    net (fanout=34)       1.209   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y110.CE     net (fanout=17)       1.022   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (2.529ns logic, 4.350ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.378 - 0.306)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y90.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X101Y90.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X101Y90.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.406 - 0.334)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y94.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X100Y94.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X100Y94.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y91.G3     net (fanout=13)       0.317   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.418ns logic, 0.317ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y91.G3     net (fanout=13)       0.317   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.418ns logic, 0.317ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y90.G3     net (fanout=13)       0.317   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.418ns logic, 0.317ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y90.G3     net (fanout=13)       0.317   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.418ns logic, 0.317ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.052 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X98Y94.G1      net (fanout=10)       0.376   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X98Y94.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.418ns logic, 0.376ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.052 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X98Y94.G1      net (fanout=10)       0.376   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X98Y94.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.418ns logic, 0.376ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.406 - 0.334)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y94.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X100Y94.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X100Y94.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.378 - 0.322)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y90.G1     net (fanout=10)       0.439   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.418ns logic, 0.439ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.378 - 0.322)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y91.G1     net (fanout=10)       0.439   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.418ns logic, 0.439ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.019 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y92.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X101Y91.BX     net (fanout=4)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X101Y91.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.479ns logic, 0.310ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.378 - 0.322)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y90.G1     net (fanout=10)       0.439   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.418ns logic, 0.439ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.378 - 0.322)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y91.G1     net (fanout=10)       0.439   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.418ns logic, 0.439ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.334 - 0.322)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X96Y93.G1      net (fanout=10)       0.411   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X96Y93.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.418ns logic, 0.411ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.334 - 0.322)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X96Y93.G1      net (fanout=10)       0.411   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X96Y93.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.418ns logic, 0.411ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.378 - 0.306)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y90.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X101Y90.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X101Y90.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.599ns logic, 0.305ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y122.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X100Y121.BY    net (fanout=1)        0.282   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X100Y121.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.556ns logic, 0.282ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.038 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X98Y92.G1      net (fanout=10)       0.429   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X98Y92.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.418ns logic, 0.429ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.038 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X98Y92.G1      net (fanout=10)       0.429   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X98Y92.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.418ns logic, 0.429ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X100Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X100Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X98Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X98Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X98Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X98Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X100Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X100Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X100Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X100Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X100Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X100Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y94.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y94.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y94.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y94.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X98Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X98Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X98Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X98Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.997ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.930ns (Levels of Logic = 0)
  Clock Path Skew:      -5.067ns (-1.423 - 3.644)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y73.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y73.SR      net (fanout=3)        0.973   ftop/clkN210/rstInD
    SLICE_X72Y73.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (0.957ns logic, 0.973ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.488ns (Levels of Logic = 0)
  Clock Path Skew:      -3.579ns (-0.664 - 2.915)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y73.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y73.SR      net (fanout=3)        0.779   ftop/clkN210/rstInD
    SLICE_X72Y73.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (0.709ns logic, 0.779ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y73.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y73.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y73.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 650618 paths analyzed, 14239 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.705ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.545ns (Levels of Logic = 11)
  Clock Path Skew:      -0.160ns (0.527 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X35Y82.G1      net (fanout=40)       1.893   ftop/cp/cpRespF/d0h
    SLICE_X35Y82.Y       Tilo                  0.561   ftop/cp/cpRespF/N34
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X32Y83.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N20
    SLICE_X32Y83.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     18.545ns (6.490ns logic, 12.055ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.451ns (Levels of Logic = 8)
  Clock Path Skew:      -0.160ns (0.527 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y34.G4      net (fanout=2)        0.310   ftop/cp/N85
    SLICE_X28Y34.Y       Tilo                  0.616   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X29Y39.F3      net (fanout=4)        0.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y39.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X35Y82.G1      net (fanout=40)       1.893   ftop/cp/cpRespF/d0h
    SLICE_X35Y82.Y       Tilo                  0.561   ftop/cp/cpRespF/N34
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X32Y83.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N20
    SLICE_X32Y83.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     18.451ns (6.132ns logic, 12.319ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.447ns (Levels of Logic = 11)
  Clock Path Skew:      -0.145ns (0.542 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X29Y78.F1      net (fanout=40)       1.656   ftop/cp/cpRespF/d0h
    SLICE_X29Y78.X       Tilo                  0.562   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<17>_SW0
    SLICE_X28Y79.SR      net (fanout=1)        1.103   ftop/cp/cpRespF/N62
    SLICE_X28Y79.CLK     Tsrck                 0.433   ftop/cp_server_response_get<17>
                                                       ftop/cp/cpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     18.447ns (6.491ns logic, 11.956ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.371ns (Levels of Logic = 11)
  Clock Path Skew:      -0.148ns (0.539 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X30Y79.G4      net (fanout=40)       1.688   ftop/cp/cpRespF/d0h
    SLICE_X30Y79.Y       Tilo                  0.616   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X31Y79.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N44
    SLICE_X31Y79.CLK     Tsrck                 0.433   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     18.371ns (6.545ns logic, 11.826ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.353ns (Levels of Logic = 8)
  Clock Path Skew:      -0.145ns (0.542 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y34.G4      net (fanout=2)        0.310   ftop/cp/N85
    SLICE_X28Y34.Y       Tilo                  0.616   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X29Y39.F3      net (fanout=4)        0.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y39.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X29Y78.F1      net (fanout=40)       1.656   ftop/cp/cpRespF/d0h
    SLICE_X29Y78.X       Tilo                  0.562   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<17>_SW0
    SLICE_X28Y79.SR      net (fanout=1)        1.103   ftop/cp/cpRespF/N62
    SLICE_X28Y79.CLK     Tsrck                 0.433   ftop/cp_server_response_get<17>
                                                       ftop/cp/cpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     18.353ns (6.133ns logic, 12.220ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.318ns (Levels of Logic = 11)
  Clock Path Skew:      -0.145ns (0.542 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X29Y78.G1      net (fanout=40)       1.660   ftop/cp/cpRespF/d0h
    SLICE_X29Y78.Y       Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X28Y78.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N48
    SLICE_X28Y78.CLK     Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     18.318ns (6.490ns logic, 11.828ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.277ns (Levels of Logic = 8)
  Clock Path Skew:      -0.148ns (0.539 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y34.G4      net (fanout=2)        0.310   ftop/cp/N85
    SLICE_X28Y34.Y       Tilo                  0.616   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X29Y39.F3      net (fanout=4)        0.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y39.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X30Y79.G4      net (fanout=40)       1.688   ftop/cp/cpRespF/d0h
    SLICE_X30Y79.Y       Tilo                  0.616   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X31Y79.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N44
    SLICE_X31Y79.CLK     Tsrck                 0.433   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     18.277ns (6.187ns logic, 12.090ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.239ns (Levels of Logic = 11)
  Clock Path Skew:      -0.159ns (0.528 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X35Y82.F2      net (fanout=40)       1.610   ftop/cp/cpRespF/d0h
    SLICE_X35Y82.X       Tilo                  0.562   ftop/cp/cpRespF/N34
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X35Y83.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N34
    SLICE_X35Y83.CLK     Tsrck                 0.433   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     18.239ns (6.491ns logic, 11.748ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.224ns (Levels of Logic = 8)
  Clock Path Skew:      -0.145ns (0.542 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y34.G4      net (fanout=2)        0.310   ftop/cp/N85
    SLICE_X28Y34.Y       Tilo                  0.616   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X29Y39.F3      net (fanout=4)        0.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y39.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X29Y78.G1      net (fanout=40)       1.660   ftop/cp/cpRespF/d0h
    SLICE_X29Y78.Y       Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X28Y78.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N48
    SLICE_X28Y78.CLK     Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     18.224ns (6.132ns logic, 12.092ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.145ns (Levels of Logic = 8)
  Clock Path Skew:      -0.159ns (0.528 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y34.G4      net (fanout=2)        0.310   ftop/cp/N85
    SLICE_X28Y34.Y       Tilo                  0.616   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X29Y39.F3      net (fanout=4)        0.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y39.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X35Y82.F2      net (fanout=40)       1.610   ftop/cp/cpRespF/d0h
    SLICE_X35Y82.X       Tilo                  0.562   ftop/cp/cpRespF/N34
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X35Y83.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N34
    SLICE_X35Y83.CLK     Tsrck                 0.433   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     18.145ns (6.133ns logic, 12.012ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.144ns (Levels of Logic = 11)
  Clock Path Skew:      -0.131ns (0.556 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X30Y73.G2      net (fanout=40)       1.463   ftop/cp/cpRespF/d0h
    SLICE_X30Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N4
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X30Y72.SR      net (fanout=1)        0.939   ftop/cp/cpRespF/N6
    SLICE_X30Y72.CLK     Tsrck                 0.433   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     18.144ns (6.545ns logic, 11.599ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.059ns (Levels of Logic = 11)
  Clock Path Skew:      -0.148ns (0.539 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X30Y79.F3      net (fanout=40)       1.393   ftop/cp/cpRespF/d0h
    SLICE_X30Y79.X       Tilo                  0.601   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X30Y78.SR      net (fanout=1)        0.939   ftop/cp/cpRespF/N42
    SLICE_X30Y78.CLK     Tsrck                 0.433   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.059ns (6.530ns logic, 11.529ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.006ns (Levels of Logic = 11)
  Clock Path Skew:      -0.197ns (0.490 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X29Y94.G3      net (fanout=40)       1.348   ftop/cp/cpRespF/d0h
    SLICE_X29Y94.Y       Tilo                  0.561   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X28Y94.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N54
    SLICE_X28Y94.CLK     Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.006ns (6.490ns logic, 11.516ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.050ns (Levels of Logic = 8)
  Clock Path Skew:      -0.131ns (0.556 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y34.G4      net (fanout=2)        0.310   ftop/cp/N85
    SLICE_X28Y34.Y       Tilo                  0.616   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X29Y39.F3      net (fanout=4)        0.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y39.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X30Y73.G2      net (fanout=40)       1.463   ftop/cp/cpRespF/d0h
    SLICE_X30Y73.Y       Tilo                  0.616   ftop/cp/cpRespF/N4
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X30Y72.SR      net (fanout=1)        0.939   ftop/cp/cpRespF/N6
    SLICE_X30Y72.CLK     Tsrck                 0.433   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     18.050ns (6.187ns logic, 11.863ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.965ns (Levels of Logic = 8)
  Clock Path Skew:      -0.148ns (0.539 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y34.G4      net (fanout=2)        0.310   ftop/cp/N85
    SLICE_X28Y34.Y       Tilo                  0.616   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X29Y39.F3      net (fanout=4)        0.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y39.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X30Y79.F3      net (fanout=40)       1.393   ftop/cp/cpRespF/d0h
    SLICE_X30Y79.X       Tilo                  0.601   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X30Y78.SR      net (fanout=1)        0.939   ftop/cp/cpRespF/N42
    SLICE_X30Y78.CLK     Tsrck                 0.433   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     17.965ns (6.172ns logic, 11.793ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.912ns (Levels of Logic = 8)
  Clock Path Skew:      -0.197ns (0.490 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y34.G4      net (fanout=2)        0.310   ftop/cp/N85
    SLICE_X28Y34.Y       Tilo                  0.616   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X29Y39.F3      net (fanout=4)        0.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y39.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X29Y94.G3      net (fanout=40)       1.348   ftop/cp/cpRespF/d0h
    SLICE_X29Y94.Y       Tilo                  0.561   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X28Y94.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N54
    SLICE_X28Y94.CLK     Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     17.912ns (6.132ns logic, 11.780ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.981ns (Levels of Logic = 11)
  Clock Path Skew:      -0.128ns (0.559 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X28Y74.G2      net (fanout=40)       1.225   ftop/cp/cpRespF/d0h
    SLICE_X28Y74.Y       Tilo                  0.616   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X29Y75.SR      net (fanout=1)        1.014   ftop/cp/cpRespF/N32
    SLICE_X29Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.981ns (6.545ns logic, 11.436ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.889ns (Levels of Logic = 11)
  Clock Path Skew:      -0.191ns (0.496 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X28Y85.G2      net (fanout=40)       1.133   ftop/cp/cpRespF/d0h
    SLICE_X28Y85.Y       Tilo                  0.616   ftop/cp/cpRespF/N58
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X29Y84.SR      net (fanout=1)        1.014   ftop/cp/cpRespF/N46
    SLICE_X29Y84.CLK     Tsrck                 0.433   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     17.889ns (6.545ns logic, 11.344ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.840ns (Levels of Logic = 11)
  Clock Path Skew:      -0.185ns (0.502 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X30Y84.F1      net (fanout=40)       1.172   ftop/cp/cpRespF/d0h
    SLICE_X30Y84.X       Tilo                  0.601   ftop/cp/cpRespF/N56
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X31Y84.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N56
    SLICE_X31Y84.CLK     Tsrck                 0.433   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.840ns (6.530ns logic, 11.310ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.887ns (Levels of Logic = 11)
  Clock Path Skew:      -0.128ns (0.559 - 0.687)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X21Y69.G4      net (fanout=88)       3.022   ftop/cp/cpReq<7>
    SLICE_X21Y69.Y       Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<5>6
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X26Y44.F1      net (fanout=10)       2.131   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X26Y44.X       Tilo                  0.601   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y38.G1      net (fanout=1)        0.929   ftop/cp/N269
    SLICE_X28Y38.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y38.F4      net (fanout=2)        0.045   ftop/cp/N85
    SLICE_X28Y38.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y36.G3      net (fanout=3)        0.298   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y36.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y37.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y38.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y39.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X31Y80.G1      net (fanout=8)        1.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X31Y80.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X31Y88.G4      net (fanout=7)        1.156   ftop/cp/cpRespF_ENQ
    SLICE_X31Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X28Y74.F2      net (fanout=40)       1.189   ftop/cp/cpRespF/d0h
    SLICE_X28Y74.X       Tilo                  0.601   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X28Y75.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N64
    SLICE_X28Y75.CLK     Tsrck                 0.433   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     17.887ns (6.530ns logic, 11.357ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.142ns (0.735 - 0.593)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y17.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_1_q_0_19
    SLICE_X36Y14.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X36Y14.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.142ns (0.735 - 0.593)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y17.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_1_q_0_19
    SLICE_X36Y14.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X36Y14.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_5 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.531 - 0.425)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_5 to ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_5
    SLICE_X44Y45.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<5>
    SLICE_X44Y45.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_5 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.531 - 0.425)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_5 to ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_5
    SLICE_X44Y45.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<5>
    SLICE_X44Y45.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.544 - 0.462)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/gbewrk/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X48Y40.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<29>
    SLICE_X48Y40.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.544 - 0.462)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/gbewrk/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X48Y40.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<29>
    SLICE_X48Y40.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_8 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.399 - 0.319)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_8 to ftop/pwrk/wci_wslv_reqF/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y59.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<8>
                                                       ftop/cp/wci_reqF_q_0_8
    SLICE_X4Y58.BY       net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<8>
    SLICE_X4Y58.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<8>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_8 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.399 - 0.319)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_8 to ftop/pwrk/wci_wslv_reqF/Mram_arr9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y59.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<8>
                                                       ftop/cp/wci_reqF_q_0_8
    SLICE_X4Y58.BY       net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<8>
    SLICE_X4Y58.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<8>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.489 - 0.408)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y27.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X46Y26.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<21>
    SLICE_X46Y26.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.489 - 0.408)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y27.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X46Y26.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<21>
    SLICE_X46Y26.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_18 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.401 - 0.320)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_18 to ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y17.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_1_q_0_18
    SLICE_X38Y16.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_9_MData<18>
    SLICE_X38Y16.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_18 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.401 - 0.320)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_18 to ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y17.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_1_q_0_18
    SLICE_X38Y16.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_9_MData<18>
    SLICE_X38Y16.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.533 - 0.457)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_7
    SLICE_X48Y44.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X48Y44.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.533 - 0.457)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_7
    SLICE_X48Y44.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X48Y44.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_15 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.311 - 0.252)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_15 to ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y122.XQ     Tcko                  0.396   ftop/cp/td<15>
                                                       ftop/cp/td_15
    SLICE_X18Y122.BY     net (fanout=2)        0.342   ftop/cp/td<15>
    SLICE_X18Y122.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<47>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_15 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.311 - 0.252)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_15 to ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y122.XQ     Tcko                  0.396   ftop/cp/td<15>
                                                       ftop/cp/td_15
    SLICE_X18Y122.BY     net (fanout=2)        0.342   ftop/cp/td<15>
    SLICE_X18Y122.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<47>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.065 - 0.040)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X2Y63.BY       net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X2Y63.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.065 - 0.040)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X2Y63.BY       net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X2Y63.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_30 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.455 - 0.403)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_30 to ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.YQ       Tcko                  0.419   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_q_0_30
    SLICE_X0Y73.BY       net (fanout=2)        0.340   ftop/cp_wci_Vm_7_MData<30>
    SLICE_X0Y73.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_30 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.455 - 0.403)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_30 to ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.YQ       Tcko                  0.419   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_q_0_30
    SLICE_X0Y73.BY       net (fanout=2)        0.340   ftop/cp_wci_Vm_7_MData<30>
    SLICE_X0Y73.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.290ns logic, 0.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_11/SR
  Location pin: SLICE_X22Y116.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_11/SR
  Location pin: SLICE_X22Y116.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_10/SR
  Location pin: SLICE_X22Y116.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_10/SR
  Location pin: SLICE_X22Y116.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_13/SR
  Location pin: SLICE_X22Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_13/SR
  Location pin: SLICE_X22Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_12/SR
  Location pin: SLICE_X22Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_12/SR
  Location pin: SLICE_X22Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X22Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X22Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X22Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X22Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_15/SR
  Location pin: SLICE_X20Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_15/SR
  Location pin: SLICE_X20Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_14/SR
  Location pin: SLICE_X20Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_14/SR
  Location pin: SLICE_X20Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_41/SR
  Location pin: SLICE_X14Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_41/SR
  Location pin: SLICE_X14Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_40/SR
  Location pin: SLICE_X14Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_40/SR
  Location pin: SLICE_X14Y118.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.353ns|            0|            0|            2|       650619|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.997ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     18.705ns|          N/A|            0|            0|       650618|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.618|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.760|         |    3.341|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.705|         |         |         |
sys0_clkp      |   18.705|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.705|         |         |         |
sys0_clkp      |   18.705|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 666778 paths, 0 nets, and 28195 connections

Design statistics:
   Minimum period:  18.705ns{1}   (Maximum frequency:  53.462MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep  6 08:19:04 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 585 MB



