$date
	Sat Oct 22 19:33:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#819358
b111 &
b111 %
1$
b111 !
1"
#819359
0"
#819362
b10110 &
b10110 %
#819366
b1011 &
b1011 %
#819370
b100010 &
b100010 %
#819374
b10001 &
b10001 %
#819378
b110100 &
b110100 %
#819382
b11010 &
b11010 %
#819386
b1101 &
b1101 %
#819390
b101000 &
b101000 %
#819394
b10100 &
b10100 %
#819398
b1010 &
b1010 %
#819402
b101 &
b101 %
#819406
b10000 &
b10000 %
#819410
b1000 &
b1000 %
#819414
b100 &
b100 %
#819418
b10 &
b10 %
#819422
b1 &
1#
b1 %
#819426
b0 &
b0 %
0#
0$
#1771890
b1101 &
b1101 %
1$
b1101 !
1"
#1771891
0"
#1771894
b101000 &
b101000 %
#1771898
b10100 &
b10100 %
#1771902
b1010 &
b1010 %
#1771906
b101 &
b101 %
#1771910
b10000 &
b10000 %
#1771914
b1000 &
b1000 %
#1771918
b100 &
b100 %
#1771922
b10 &
b10 %
#1771926
b1 &
1#
b1 %
#1771930
b0 &
b0 %
0#
0$
#2750920
b110 !
1"
#2750922
b110 &
b110 %
1$
#2750923
0"
#2750926
b11 &
b11 %
#2750930
b1010 &
b1010 %
#2750934
b101 &
b101 %
#2750938
b10000 &
b10000 %
#2750942
b1000 &
b1000 %
#2750946
b100 &
b100 %
#2750950
b10 &
b10 %
#2750954
b1 &
b1 %
1#
#2750958
b0 &
0#
b0 %
0$
#4500012
