

================================================================
== Vitis HLS Report for 'load_input_S0'
================================================================
* Date:           Thu May 22 18:56:39 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.096 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13083|    13083|  52.332 us|  52.332 us|  13083|  13083|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257  |load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3  |    13009|    13009|  52.036 us|  52.036 us|  13009|  13009|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      583|     2994|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      492|    -|
|Register             |        -|     -|      158|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      741|     3557|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257  |load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3  |        0|   1|  583|  2992|    0|
    |mul_8ns_15ns_22_1_1_U233                                           |mul_8ns_15ns_22_1_1                                     |        0|   1|    0|     2|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                        |        0|   2|  583|  2994|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_477_p2  |         +|   0|  0|  71|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  71|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  351|         76|    1|         76|
    |kernel_input_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_input_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_input_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_input_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_input_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_input_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_input_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_input_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_input_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_input_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_input_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_input_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_input_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_input_RREADY    |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  492|        107|  124|        419|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  75|   0|   75|          0|
    |grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |mul9_reg_503                                                                    |  22|   0|   22|          0|
    |trunc_ln_reg_508                                                                |  60|   0|   60|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 158|   0|  158|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|input_0_0_address0           |  out|   10|   ap_memory|      input_0_0|         array|
|input_0_0_ce0                |  out|    1|   ap_memory|      input_0_0|         array|
|input_0_0_we0                |  out|    1|   ap_memory|      input_0_0|         array|
|input_0_0_d0                 |  out|   32|   ap_memory|      input_0_0|         array|
|input_0_1_address0           |  out|   10|   ap_memory|      input_0_1|         array|
|input_0_1_ce0                |  out|    1|   ap_memory|      input_0_1|         array|
|input_0_1_we0                |  out|    1|   ap_memory|      input_0_1|         array|
|input_0_1_d0                 |  out|   32|   ap_memory|      input_0_1|         array|
|input_0_2_address0           |  out|   10|   ap_memory|      input_0_2|         array|
|input_0_2_ce0                |  out|    1|   ap_memory|      input_0_2|         array|
|input_0_2_we0                |  out|    1|   ap_memory|      input_0_2|         array|
|input_0_2_d0                 |  out|   32|   ap_memory|      input_0_2|         array|
|input_0_3_address0           |  out|   10|   ap_memory|      input_0_3|         array|
|input_0_3_ce0                |  out|    1|   ap_memory|      input_0_3|         array|
|input_0_3_we0                |  out|    1|   ap_memory|      input_0_3|         array|
|input_0_3_d0                 |  out|   32|   ap_memory|      input_0_3|         array|
|input_0_4_address0           |  out|   10|   ap_memory|      input_0_4|         array|
|input_0_4_ce0                |  out|    1|   ap_memory|      input_0_4|         array|
|input_0_4_we0                |  out|    1|   ap_memory|      input_0_4|         array|
|input_0_4_d0                 |  out|   32|   ap_memory|      input_0_4|         array|
|input_0_5_address0           |  out|   10|   ap_memory|      input_0_5|         array|
|input_0_5_ce0                |  out|    1|   ap_memory|      input_0_5|         array|
|input_0_5_we0                |  out|    1|   ap_memory|      input_0_5|         array|
|input_0_5_d0                 |  out|   32|   ap_memory|      input_0_5|         array|
|input_0_6_address0           |  out|   10|   ap_memory|      input_0_6|         array|
|input_0_6_ce0                |  out|    1|   ap_memory|      input_0_6|         array|
|input_0_6_we0                |  out|    1|   ap_memory|      input_0_6|         array|
|input_0_6_d0                 |  out|   32|   ap_memory|      input_0_6|         array|
|input_0_7_address0           |  out|   10|   ap_memory|      input_0_7|         array|
|input_0_7_ce0                |  out|    1|   ap_memory|      input_0_7|         array|
|input_0_7_we0                |  out|    1|   ap_memory|      input_0_7|         array|
|input_0_7_d0                 |  out|   32|   ap_memory|      input_0_7|         array|
|input_0_8_address0           |  out|   10|   ap_memory|      input_0_8|         array|
|input_0_8_ce0                |  out|    1|   ap_memory|      input_0_8|         array|
|input_0_8_we0                |  out|    1|   ap_memory|      input_0_8|         array|
|input_0_8_d0                 |  out|   32|   ap_memory|      input_0_8|         array|
|input_0_9_address0           |  out|   10|   ap_memory|      input_0_9|         array|
|input_0_9_ce0                |  out|    1|   ap_memory|      input_0_9|         array|
|input_0_9_we0                |  out|    1|   ap_memory|      input_0_9|         array|
|input_0_9_d0                 |  out|   32|   ap_memory|      input_0_9|         array|
|input_0_10_address0          |  out|   10|   ap_memory|     input_0_10|         array|
|input_0_10_ce0               |  out|    1|   ap_memory|     input_0_10|         array|
|input_0_10_we0               |  out|    1|   ap_memory|     input_0_10|         array|
|input_0_10_d0                |  out|   32|   ap_memory|     input_0_10|         array|
|input_0_11_address0          |  out|   10|   ap_memory|     input_0_11|         array|
|input_0_11_ce0               |  out|    1|   ap_memory|     input_0_11|         array|
|input_0_11_we0               |  out|    1|   ap_memory|     input_0_11|         array|
|input_0_11_d0                |  out|   32|   ap_memory|     input_0_11|         array|
|input_1_0_address0           |  out|   10|   ap_memory|      input_1_0|         array|
|input_1_0_ce0                |  out|    1|   ap_memory|      input_1_0|         array|
|input_1_0_we0                |  out|    1|   ap_memory|      input_1_0|         array|
|input_1_0_d0                 |  out|   32|   ap_memory|      input_1_0|         array|
|input_1_1_address0           |  out|   10|   ap_memory|      input_1_1|         array|
|input_1_1_ce0                |  out|    1|   ap_memory|      input_1_1|         array|
|input_1_1_we0                |  out|    1|   ap_memory|      input_1_1|         array|
|input_1_1_d0                 |  out|   32|   ap_memory|      input_1_1|         array|
|input_1_2_address0           |  out|   10|   ap_memory|      input_1_2|         array|
|input_1_2_ce0                |  out|    1|   ap_memory|      input_1_2|         array|
|input_1_2_we0                |  out|    1|   ap_memory|      input_1_2|         array|
|input_1_2_d0                 |  out|   32|   ap_memory|      input_1_2|         array|
|input_1_3_address0           |  out|   10|   ap_memory|      input_1_3|         array|
|input_1_3_ce0                |  out|    1|   ap_memory|      input_1_3|         array|
|input_1_3_we0                |  out|    1|   ap_memory|      input_1_3|         array|
|input_1_3_d0                 |  out|   32|   ap_memory|      input_1_3|         array|
|input_1_4_address0           |  out|   10|   ap_memory|      input_1_4|         array|
|input_1_4_ce0                |  out|    1|   ap_memory|      input_1_4|         array|
|input_1_4_we0                |  out|    1|   ap_memory|      input_1_4|         array|
|input_1_4_d0                 |  out|   32|   ap_memory|      input_1_4|         array|
|input_1_5_address0           |  out|   10|   ap_memory|      input_1_5|         array|
|input_1_5_ce0                |  out|    1|   ap_memory|      input_1_5|         array|
|input_1_5_we0                |  out|    1|   ap_memory|      input_1_5|         array|
|input_1_5_d0                 |  out|   32|   ap_memory|      input_1_5|         array|
|input_1_6_address0           |  out|   10|   ap_memory|      input_1_6|         array|
|input_1_6_ce0                |  out|    1|   ap_memory|      input_1_6|         array|
|input_1_6_we0                |  out|    1|   ap_memory|      input_1_6|         array|
|input_1_6_d0                 |  out|   32|   ap_memory|      input_1_6|         array|
|input_1_7_address0           |  out|   10|   ap_memory|      input_1_7|         array|
|input_1_7_ce0                |  out|    1|   ap_memory|      input_1_7|         array|
|input_1_7_we0                |  out|    1|   ap_memory|      input_1_7|         array|
|input_1_7_d0                 |  out|   32|   ap_memory|      input_1_7|         array|
|input_1_8_address0           |  out|   10|   ap_memory|      input_1_8|         array|
|input_1_8_ce0                |  out|    1|   ap_memory|      input_1_8|         array|
|input_1_8_we0                |  out|    1|   ap_memory|      input_1_8|         array|
|input_1_8_d0                 |  out|   32|   ap_memory|      input_1_8|         array|
|input_1_9_address0           |  out|   10|   ap_memory|      input_1_9|         array|
|input_1_9_ce0                |  out|    1|   ap_memory|      input_1_9|         array|
|input_1_9_we0                |  out|    1|   ap_memory|      input_1_9|         array|
|input_1_9_d0                 |  out|   32|   ap_memory|      input_1_9|         array|
|input_1_10_address0          |  out|   10|   ap_memory|     input_1_10|         array|
|input_1_10_ce0               |  out|    1|   ap_memory|     input_1_10|         array|
|input_1_10_we0               |  out|    1|   ap_memory|     input_1_10|         array|
|input_1_10_d0                |  out|   32|   ap_memory|     input_1_10|         array|
|input_1_11_address0          |  out|   10|   ap_memory|     input_1_11|         array|
|input_1_11_ce0               |  out|    1|   ap_memory|     input_1_11|         array|
|input_1_11_we0               |  out|    1|   ap_memory|     input_1_11|         array|
|input_1_11_d0                |  out|   32|   ap_memory|     input_1_11|         array|
|input_2_0_address0           |  out|   10|   ap_memory|      input_2_0|         array|
|input_2_0_ce0                |  out|    1|   ap_memory|      input_2_0|         array|
|input_2_0_we0                |  out|    1|   ap_memory|      input_2_0|         array|
|input_2_0_d0                 |  out|   32|   ap_memory|      input_2_0|         array|
|input_2_1_address0           |  out|   10|   ap_memory|      input_2_1|         array|
|input_2_1_ce0                |  out|    1|   ap_memory|      input_2_1|         array|
|input_2_1_we0                |  out|    1|   ap_memory|      input_2_1|         array|
|input_2_1_d0                 |  out|   32|   ap_memory|      input_2_1|         array|
|input_2_2_address0           |  out|   10|   ap_memory|      input_2_2|         array|
|input_2_2_ce0                |  out|    1|   ap_memory|      input_2_2|         array|
|input_2_2_we0                |  out|    1|   ap_memory|      input_2_2|         array|
|input_2_2_d0                 |  out|   32|   ap_memory|      input_2_2|         array|
|input_2_3_address0           |  out|   10|   ap_memory|      input_2_3|         array|
|input_2_3_ce0                |  out|    1|   ap_memory|      input_2_3|         array|
|input_2_3_we0                |  out|    1|   ap_memory|      input_2_3|         array|
|input_2_3_d0                 |  out|   32|   ap_memory|      input_2_3|         array|
|input_2_4_address0           |  out|   10|   ap_memory|      input_2_4|         array|
|input_2_4_ce0                |  out|    1|   ap_memory|      input_2_4|         array|
|input_2_4_we0                |  out|    1|   ap_memory|      input_2_4|         array|
|input_2_4_d0                 |  out|   32|   ap_memory|      input_2_4|         array|
|input_2_5_address0           |  out|   10|   ap_memory|      input_2_5|         array|
|input_2_5_ce0                |  out|    1|   ap_memory|      input_2_5|         array|
|input_2_5_we0                |  out|    1|   ap_memory|      input_2_5|         array|
|input_2_5_d0                 |  out|   32|   ap_memory|      input_2_5|         array|
|input_2_6_address0           |  out|   10|   ap_memory|      input_2_6|         array|
|input_2_6_ce0                |  out|    1|   ap_memory|      input_2_6|         array|
|input_2_6_we0                |  out|    1|   ap_memory|      input_2_6|         array|
|input_2_6_d0                 |  out|   32|   ap_memory|      input_2_6|         array|
|input_2_7_address0           |  out|   10|   ap_memory|      input_2_7|         array|
|input_2_7_ce0                |  out|    1|   ap_memory|      input_2_7|         array|
|input_2_7_we0                |  out|    1|   ap_memory|      input_2_7|         array|
|input_2_7_d0                 |  out|   32|   ap_memory|      input_2_7|         array|
|input_2_8_address0           |  out|   10|   ap_memory|      input_2_8|         array|
|input_2_8_ce0                |  out|    1|   ap_memory|      input_2_8|         array|
|input_2_8_we0                |  out|    1|   ap_memory|      input_2_8|         array|
|input_2_8_d0                 |  out|   32|   ap_memory|      input_2_8|         array|
|input_2_9_address0           |  out|   10|   ap_memory|      input_2_9|         array|
|input_2_9_ce0                |  out|    1|   ap_memory|      input_2_9|         array|
|input_2_9_we0                |  out|    1|   ap_memory|      input_2_9|         array|
|input_2_9_d0                 |  out|   32|   ap_memory|      input_2_9|         array|
|input_2_10_address0          |  out|   10|   ap_memory|     input_2_10|         array|
|input_2_10_ce0               |  out|    1|   ap_memory|     input_2_10|         array|
|input_2_10_we0               |  out|    1|   ap_memory|     input_2_10|         array|
|input_2_10_d0                |  out|   32|   ap_memory|     input_2_10|         array|
|input_2_11_address0          |  out|   10|   ap_memory|     input_2_11|         array|
|input_2_11_ce0               |  out|    1|   ap_memory|     input_2_11|         array|
|input_2_11_we0               |  out|    1|   ap_memory|     input_2_11|         array|
|input_2_11_d0                |  out|   32|   ap_memory|     input_2_11|         array|
|input_3_0_address0           |  out|   10|   ap_memory|      input_3_0|         array|
|input_3_0_ce0                |  out|    1|   ap_memory|      input_3_0|         array|
|input_3_0_we0                |  out|    1|   ap_memory|      input_3_0|         array|
|input_3_0_d0                 |  out|   32|   ap_memory|      input_3_0|         array|
|input_3_1_address0           |  out|   10|   ap_memory|      input_3_1|         array|
|input_3_1_ce0                |  out|    1|   ap_memory|      input_3_1|         array|
|input_3_1_we0                |  out|    1|   ap_memory|      input_3_1|         array|
|input_3_1_d0                 |  out|   32|   ap_memory|      input_3_1|         array|
|input_3_2_address0           |  out|   10|   ap_memory|      input_3_2|         array|
|input_3_2_ce0                |  out|    1|   ap_memory|      input_3_2|         array|
|input_3_2_we0                |  out|    1|   ap_memory|      input_3_2|         array|
|input_3_2_d0                 |  out|   32|   ap_memory|      input_3_2|         array|
|input_3_3_address0           |  out|   10|   ap_memory|      input_3_3|         array|
|input_3_3_ce0                |  out|    1|   ap_memory|      input_3_3|         array|
|input_3_3_we0                |  out|    1|   ap_memory|      input_3_3|         array|
|input_3_3_d0                 |  out|   32|   ap_memory|      input_3_3|         array|
|input_3_4_address0           |  out|   10|   ap_memory|      input_3_4|         array|
|input_3_4_ce0                |  out|    1|   ap_memory|      input_3_4|         array|
|input_3_4_we0                |  out|    1|   ap_memory|      input_3_4|         array|
|input_3_4_d0                 |  out|   32|   ap_memory|      input_3_4|         array|
|input_3_5_address0           |  out|   10|   ap_memory|      input_3_5|         array|
|input_3_5_ce0                |  out|    1|   ap_memory|      input_3_5|         array|
|input_3_5_we0                |  out|    1|   ap_memory|      input_3_5|         array|
|input_3_5_d0                 |  out|   32|   ap_memory|      input_3_5|         array|
|input_3_6_address0           |  out|   10|   ap_memory|      input_3_6|         array|
|input_3_6_ce0                |  out|    1|   ap_memory|      input_3_6|         array|
|input_3_6_we0                |  out|    1|   ap_memory|      input_3_6|         array|
|input_3_6_d0                 |  out|   32|   ap_memory|      input_3_6|         array|
|input_3_7_address0           |  out|   10|   ap_memory|      input_3_7|         array|
|input_3_7_ce0                |  out|    1|   ap_memory|      input_3_7|         array|
|input_3_7_we0                |  out|    1|   ap_memory|      input_3_7|         array|
|input_3_7_d0                 |  out|   32|   ap_memory|      input_3_7|         array|
|input_3_8_address0           |  out|   10|   ap_memory|      input_3_8|         array|
|input_3_8_ce0                |  out|    1|   ap_memory|      input_3_8|         array|
|input_3_8_we0                |  out|    1|   ap_memory|      input_3_8|         array|
|input_3_8_d0                 |  out|   32|   ap_memory|      input_3_8|         array|
|input_3_9_address0           |  out|   10|   ap_memory|      input_3_9|         array|
|input_3_9_ce0                |  out|    1|   ap_memory|      input_3_9|         array|
|input_3_9_we0                |  out|    1|   ap_memory|      input_3_9|         array|
|input_3_9_d0                 |  out|   32|   ap_memory|      input_3_9|         array|
|input_3_10_address0          |  out|   10|   ap_memory|     input_3_10|         array|
|input_3_10_ce0               |  out|    1|   ap_memory|     input_3_10|         array|
|input_3_10_we0               |  out|    1|   ap_memory|     input_3_10|         array|
|input_3_10_d0                |  out|   32|   ap_memory|     input_3_10|         array|
|input_3_11_address0          |  out|   10|   ap_memory|     input_3_11|         array|
|input_3_11_ce0               |  out|    1|   ap_memory|     input_3_11|         array|
|input_3_11_we0               |  out|    1|   ap_memory|     input_3_11|         array|
|input_3_11_d0                |  out|   32|   ap_memory|     input_3_11|         array|
|input_4_0_address0           |  out|   10|   ap_memory|      input_4_0|         array|
|input_4_0_ce0                |  out|    1|   ap_memory|      input_4_0|         array|
|input_4_0_we0                |  out|    1|   ap_memory|      input_4_0|         array|
|input_4_0_d0                 |  out|   32|   ap_memory|      input_4_0|         array|
|input_4_1_address0           |  out|   10|   ap_memory|      input_4_1|         array|
|input_4_1_ce0                |  out|    1|   ap_memory|      input_4_1|         array|
|input_4_1_we0                |  out|    1|   ap_memory|      input_4_1|         array|
|input_4_1_d0                 |  out|   32|   ap_memory|      input_4_1|         array|
|input_4_2_address0           |  out|   10|   ap_memory|      input_4_2|         array|
|input_4_2_ce0                |  out|    1|   ap_memory|      input_4_2|         array|
|input_4_2_we0                |  out|    1|   ap_memory|      input_4_2|         array|
|input_4_2_d0                 |  out|   32|   ap_memory|      input_4_2|         array|
|input_4_3_address0           |  out|   10|   ap_memory|      input_4_3|         array|
|input_4_3_ce0                |  out|    1|   ap_memory|      input_4_3|         array|
|input_4_3_we0                |  out|    1|   ap_memory|      input_4_3|         array|
|input_4_3_d0                 |  out|   32|   ap_memory|      input_4_3|         array|
|input_4_4_address0           |  out|   10|   ap_memory|      input_4_4|         array|
|input_4_4_ce0                |  out|    1|   ap_memory|      input_4_4|         array|
|input_4_4_we0                |  out|    1|   ap_memory|      input_4_4|         array|
|input_4_4_d0                 |  out|   32|   ap_memory|      input_4_4|         array|
|input_4_5_address0           |  out|   10|   ap_memory|      input_4_5|         array|
|input_4_5_ce0                |  out|    1|   ap_memory|      input_4_5|         array|
|input_4_5_we0                |  out|    1|   ap_memory|      input_4_5|         array|
|input_4_5_d0                 |  out|   32|   ap_memory|      input_4_5|         array|
|input_4_6_address0           |  out|   10|   ap_memory|      input_4_6|         array|
|input_4_6_ce0                |  out|    1|   ap_memory|      input_4_6|         array|
|input_4_6_we0                |  out|    1|   ap_memory|      input_4_6|         array|
|input_4_6_d0                 |  out|   32|   ap_memory|      input_4_6|         array|
|input_4_7_address0           |  out|   10|   ap_memory|      input_4_7|         array|
|input_4_7_ce0                |  out|    1|   ap_memory|      input_4_7|         array|
|input_4_7_we0                |  out|    1|   ap_memory|      input_4_7|         array|
|input_4_7_d0                 |  out|   32|   ap_memory|      input_4_7|         array|
|input_4_8_address0           |  out|   10|   ap_memory|      input_4_8|         array|
|input_4_8_ce0                |  out|    1|   ap_memory|      input_4_8|         array|
|input_4_8_we0                |  out|    1|   ap_memory|      input_4_8|         array|
|input_4_8_d0                 |  out|   32|   ap_memory|      input_4_8|         array|
|input_4_9_address0           |  out|   10|   ap_memory|      input_4_9|         array|
|input_4_9_ce0                |  out|    1|   ap_memory|      input_4_9|         array|
|input_4_9_we0                |  out|    1|   ap_memory|      input_4_9|         array|
|input_4_9_d0                 |  out|   32|   ap_memory|      input_4_9|         array|
|input_4_10_address0          |  out|   10|   ap_memory|     input_4_10|         array|
|input_4_10_ce0               |  out|    1|   ap_memory|     input_4_10|         array|
|input_4_10_we0               |  out|    1|   ap_memory|     input_4_10|         array|
|input_4_10_d0                |  out|   32|   ap_memory|     input_4_10|         array|
|input_4_11_address0          |  out|   10|   ap_memory|     input_4_11|         array|
|input_4_11_ce0               |  out|    1|   ap_memory|     input_4_11|         array|
|input_4_11_we0               |  out|    1|   ap_memory|     input_4_11|         array|
|input_4_11_d0                |  out|   32|   ap_memory|     input_4_11|         array|
|input_5_0_address0           |  out|   10|   ap_memory|      input_5_0|         array|
|input_5_0_ce0                |  out|    1|   ap_memory|      input_5_0|         array|
|input_5_0_we0                |  out|    1|   ap_memory|      input_5_0|         array|
|input_5_0_d0                 |  out|   32|   ap_memory|      input_5_0|         array|
|input_5_1_address0           |  out|   10|   ap_memory|      input_5_1|         array|
|input_5_1_ce0                |  out|    1|   ap_memory|      input_5_1|         array|
|input_5_1_we0                |  out|    1|   ap_memory|      input_5_1|         array|
|input_5_1_d0                 |  out|   32|   ap_memory|      input_5_1|         array|
|input_5_2_address0           |  out|   10|   ap_memory|      input_5_2|         array|
|input_5_2_ce0                |  out|    1|   ap_memory|      input_5_2|         array|
|input_5_2_we0                |  out|    1|   ap_memory|      input_5_2|         array|
|input_5_2_d0                 |  out|   32|   ap_memory|      input_5_2|         array|
|input_5_3_address0           |  out|   10|   ap_memory|      input_5_3|         array|
|input_5_3_ce0                |  out|    1|   ap_memory|      input_5_3|         array|
|input_5_3_we0                |  out|    1|   ap_memory|      input_5_3|         array|
|input_5_3_d0                 |  out|   32|   ap_memory|      input_5_3|         array|
|input_5_4_address0           |  out|   10|   ap_memory|      input_5_4|         array|
|input_5_4_ce0                |  out|    1|   ap_memory|      input_5_4|         array|
|input_5_4_we0                |  out|    1|   ap_memory|      input_5_4|         array|
|input_5_4_d0                 |  out|   32|   ap_memory|      input_5_4|         array|
|input_5_5_address0           |  out|   10|   ap_memory|      input_5_5|         array|
|input_5_5_ce0                |  out|    1|   ap_memory|      input_5_5|         array|
|input_5_5_we0                |  out|    1|   ap_memory|      input_5_5|         array|
|input_5_5_d0                 |  out|   32|   ap_memory|      input_5_5|         array|
|input_5_6_address0           |  out|   10|   ap_memory|      input_5_6|         array|
|input_5_6_ce0                |  out|    1|   ap_memory|      input_5_6|         array|
|input_5_6_we0                |  out|    1|   ap_memory|      input_5_6|         array|
|input_5_6_d0                 |  out|   32|   ap_memory|      input_5_6|         array|
|input_5_7_address0           |  out|   10|   ap_memory|      input_5_7|         array|
|input_5_7_ce0                |  out|    1|   ap_memory|      input_5_7|         array|
|input_5_7_we0                |  out|    1|   ap_memory|      input_5_7|         array|
|input_5_7_d0                 |  out|   32|   ap_memory|      input_5_7|         array|
|input_5_8_address0           |  out|   10|   ap_memory|      input_5_8|         array|
|input_5_8_ce0                |  out|    1|   ap_memory|      input_5_8|         array|
|input_5_8_we0                |  out|    1|   ap_memory|      input_5_8|         array|
|input_5_8_d0                 |  out|   32|   ap_memory|      input_5_8|         array|
|input_5_9_address0           |  out|   10|   ap_memory|      input_5_9|         array|
|input_5_9_ce0                |  out|    1|   ap_memory|      input_5_9|         array|
|input_5_9_we0                |  out|    1|   ap_memory|      input_5_9|         array|
|input_5_9_d0                 |  out|   32|   ap_memory|      input_5_9|         array|
|input_5_10_address0          |  out|   10|   ap_memory|     input_5_10|         array|
|input_5_10_ce0               |  out|    1|   ap_memory|     input_5_10|         array|
|input_5_10_we0               |  out|    1|   ap_memory|     input_5_10|         array|
|input_5_10_d0                |  out|   32|   ap_memory|     input_5_10|         array|
|input_5_11_address0          |  out|   10|   ap_memory|     input_5_11|         array|
|input_5_11_ce0               |  out|    1|   ap_memory|     input_5_11|         array|
|input_5_11_we0               |  out|    1|   ap_memory|     input_5_11|         array|
|input_5_11_d0                |  out|   32|   ap_memory|     input_5_11|         array|
|input_6_0_address0           |  out|   10|   ap_memory|      input_6_0|         array|
|input_6_0_ce0                |  out|    1|   ap_memory|      input_6_0|         array|
|input_6_0_we0                |  out|    1|   ap_memory|      input_6_0|         array|
|input_6_0_d0                 |  out|   32|   ap_memory|      input_6_0|         array|
|input_6_1_address0           |  out|   10|   ap_memory|      input_6_1|         array|
|input_6_1_ce0                |  out|    1|   ap_memory|      input_6_1|         array|
|input_6_1_we0                |  out|    1|   ap_memory|      input_6_1|         array|
|input_6_1_d0                 |  out|   32|   ap_memory|      input_6_1|         array|
|input_6_2_address0           |  out|   10|   ap_memory|      input_6_2|         array|
|input_6_2_ce0                |  out|    1|   ap_memory|      input_6_2|         array|
|input_6_2_we0                |  out|    1|   ap_memory|      input_6_2|         array|
|input_6_2_d0                 |  out|   32|   ap_memory|      input_6_2|         array|
|input_6_3_address0           |  out|   10|   ap_memory|      input_6_3|         array|
|input_6_3_ce0                |  out|    1|   ap_memory|      input_6_3|         array|
|input_6_3_we0                |  out|    1|   ap_memory|      input_6_3|         array|
|input_6_3_d0                 |  out|   32|   ap_memory|      input_6_3|         array|
|input_6_4_address0           |  out|   10|   ap_memory|      input_6_4|         array|
|input_6_4_ce0                |  out|    1|   ap_memory|      input_6_4|         array|
|input_6_4_we0                |  out|    1|   ap_memory|      input_6_4|         array|
|input_6_4_d0                 |  out|   32|   ap_memory|      input_6_4|         array|
|input_6_5_address0           |  out|   10|   ap_memory|      input_6_5|         array|
|input_6_5_ce0                |  out|    1|   ap_memory|      input_6_5|         array|
|input_6_5_we0                |  out|    1|   ap_memory|      input_6_5|         array|
|input_6_5_d0                 |  out|   32|   ap_memory|      input_6_5|         array|
|input_6_6_address0           |  out|   10|   ap_memory|      input_6_6|         array|
|input_6_6_ce0                |  out|    1|   ap_memory|      input_6_6|         array|
|input_6_6_we0                |  out|    1|   ap_memory|      input_6_6|         array|
|input_6_6_d0                 |  out|   32|   ap_memory|      input_6_6|         array|
|input_6_7_address0           |  out|   10|   ap_memory|      input_6_7|         array|
|input_6_7_ce0                |  out|    1|   ap_memory|      input_6_7|         array|
|input_6_7_we0                |  out|    1|   ap_memory|      input_6_7|         array|
|input_6_7_d0                 |  out|   32|   ap_memory|      input_6_7|         array|
|input_6_8_address0           |  out|   10|   ap_memory|      input_6_8|         array|
|input_6_8_ce0                |  out|    1|   ap_memory|      input_6_8|         array|
|input_6_8_we0                |  out|    1|   ap_memory|      input_6_8|         array|
|input_6_8_d0                 |  out|   32|   ap_memory|      input_6_8|         array|
|input_6_9_address0           |  out|   10|   ap_memory|      input_6_9|         array|
|input_6_9_ce0                |  out|    1|   ap_memory|      input_6_9|         array|
|input_6_9_we0                |  out|    1|   ap_memory|      input_6_9|         array|
|input_6_9_d0                 |  out|   32|   ap_memory|      input_6_9|         array|
|input_6_10_address0          |  out|   10|   ap_memory|     input_6_10|         array|
|input_6_10_ce0               |  out|    1|   ap_memory|     input_6_10|         array|
|input_6_10_we0               |  out|    1|   ap_memory|     input_6_10|         array|
|input_6_10_d0                |  out|   32|   ap_memory|     input_6_10|         array|
|input_6_11_address0          |  out|   10|   ap_memory|     input_6_11|         array|
|input_6_11_ce0               |  out|    1|   ap_memory|     input_6_11|         array|
|input_6_11_we0               |  out|    1|   ap_memory|     input_6_11|         array|
|input_6_11_d0                |  out|   32|   ap_memory|     input_6_11|         array|
|input_7_0_address0           |  out|   10|   ap_memory|      input_7_0|         array|
|input_7_0_ce0                |  out|    1|   ap_memory|      input_7_0|         array|
|input_7_0_we0                |  out|    1|   ap_memory|      input_7_0|         array|
|input_7_0_d0                 |  out|   32|   ap_memory|      input_7_0|         array|
|input_7_1_address0           |  out|   10|   ap_memory|      input_7_1|         array|
|input_7_1_ce0                |  out|    1|   ap_memory|      input_7_1|         array|
|input_7_1_we0                |  out|    1|   ap_memory|      input_7_1|         array|
|input_7_1_d0                 |  out|   32|   ap_memory|      input_7_1|         array|
|input_7_2_address0           |  out|   10|   ap_memory|      input_7_2|         array|
|input_7_2_ce0                |  out|    1|   ap_memory|      input_7_2|         array|
|input_7_2_we0                |  out|    1|   ap_memory|      input_7_2|         array|
|input_7_2_d0                 |  out|   32|   ap_memory|      input_7_2|         array|
|input_7_3_address0           |  out|   10|   ap_memory|      input_7_3|         array|
|input_7_3_ce0                |  out|    1|   ap_memory|      input_7_3|         array|
|input_7_3_we0                |  out|    1|   ap_memory|      input_7_3|         array|
|input_7_3_d0                 |  out|   32|   ap_memory|      input_7_3|         array|
|input_7_4_address0           |  out|   10|   ap_memory|      input_7_4|         array|
|input_7_4_ce0                |  out|    1|   ap_memory|      input_7_4|         array|
|input_7_4_we0                |  out|    1|   ap_memory|      input_7_4|         array|
|input_7_4_d0                 |  out|   32|   ap_memory|      input_7_4|         array|
|input_7_5_address0           |  out|   10|   ap_memory|      input_7_5|         array|
|input_7_5_ce0                |  out|    1|   ap_memory|      input_7_5|         array|
|input_7_5_we0                |  out|    1|   ap_memory|      input_7_5|         array|
|input_7_5_d0                 |  out|   32|   ap_memory|      input_7_5|         array|
|input_7_6_address0           |  out|   10|   ap_memory|      input_7_6|         array|
|input_7_6_ce0                |  out|    1|   ap_memory|      input_7_6|         array|
|input_7_6_we0                |  out|    1|   ap_memory|      input_7_6|         array|
|input_7_6_d0                 |  out|   32|   ap_memory|      input_7_6|         array|
|input_7_7_address0           |  out|   10|   ap_memory|      input_7_7|         array|
|input_7_7_ce0                |  out|    1|   ap_memory|      input_7_7|         array|
|input_7_7_we0                |  out|    1|   ap_memory|      input_7_7|         array|
|input_7_7_d0                 |  out|   32|   ap_memory|      input_7_7|         array|
|input_7_8_address0           |  out|   10|   ap_memory|      input_7_8|         array|
|input_7_8_ce0                |  out|    1|   ap_memory|      input_7_8|         array|
|input_7_8_we0                |  out|    1|   ap_memory|      input_7_8|         array|
|input_7_8_d0                 |  out|   32|   ap_memory|      input_7_8|         array|
|input_7_9_address0           |  out|   10|   ap_memory|      input_7_9|         array|
|input_7_9_ce0                |  out|    1|   ap_memory|      input_7_9|         array|
|input_7_9_we0                |  out|    1|   ap_memory|      input_7_9|         array|
|input_7_9_d0                 |  out|   32|   ap_memory|      input_7_9|         array|
|input_7_10_address0          |  out|   10|   ap_memory|     input_7_10|         array|
|input_7_10_ce0               |  out|    1|   ap_memory|     input_7_10|         array|
|input_7_10_we0               |  out|    1|   ap_memory|     input_7_10|         array|
|input_7_10_d0                |  out|   32|   ap_memory|     input_7_10|         array|
|input_7_11_address0          |  out|   10|   ap_memory|     input_7_11|         array|
|input_7_11_ce0               |  out|    1|   ap_memory|     input_7_11|         array|
|input_7_11_we0               |  out|    1|   ap_memory|     input_7_11|         array|
|input_7_11_d0                |  out|   32|   ap_memory|     input_7_11|         array|
|m_axi_kernel_input_AWVALID   |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREADY   |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWADDR    |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWID      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLEN     |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWSIZE    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWBURST   |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLOCK    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWCACHE   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWPROT    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWQOS     |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREGION  |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWUSER    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WVALID    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WREADY    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WDATA     |  out|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WSTRB     |  out|   16|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WLAST     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WID       |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WUSER     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARVALID   |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREADY   |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARADDR    |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARID      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLEN     |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARSIZE    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARBURST   |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLOCK    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARCACHE   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARPROT    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARQOS     |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREGION  |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARUSER    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RVALID    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RREADY    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RDATA     |   in|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RLAST     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RID       |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RFIFONUM  |   in|    9|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RUSER     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RRESP     |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BVALID    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BREADY    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BRESP     |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BID       |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BUSER     |   in|    1|       m_axi|   kernel_input|       pointer|
|vinput                       |   in|   64|     ap_none|         vinput|        scalar|
|d0                           |   in|    8|     ap_none|             d0|        scalar|
+-----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%d0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %d0"   --->   Operation 76 'read' 'd0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%d0_cast = zext i8 %d0_read"   --->   Operation 77 'zext' 'd0_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.92ns)   --->   "%mul9 = mul i22 %d0_cast, i22 12996"   --->   Operation 78 'mul' 'mul9' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%vinput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vinput"   --->   Operation 79 'read' 'vinput_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i22.i4, i22 %mul9, i4 0" [cnn.cpp:58]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i26 %shl_ln" [cnn.cpp:58]   --->   Operation 81 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.14ns)   --->   "%add_ln58 = add i64 %zext_ln58, i64 %vinput_read" [cnn.cpp:58]   --->   Operation 82 'add' 'add_ln58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln58, i32 4, i32 63" [cnn.cpp:58]   --->   Operation 83 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i60 %trunc_ln" [cnn.cpp:58]   --->   Operation 84 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_input_addr = getelementptr i128 %kernel_input, i64 %sext_ln58" [cnn.cpp:58]   --->   Operation 85 'getelementptr' 'kernel_input_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [71/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 87 [70/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 88 [69/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 89 [68/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 90 [67/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 91 [66/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 92 [65/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 93 [64/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 94 [63/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 95 [62/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 96 [61/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 97 [60/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 98 [59/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 99 [58/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 100 [57/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 101 [56/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 102 [55/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 102 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 103 [54/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 104 [53/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 105 [52/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 106 [51/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 107 [50/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 108 [49/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 109 [48/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 110 [47/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 111 [46/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 112 [45/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 113 [44/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 114 [43/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 115 [42/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 116 [41/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 117 [40/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 118 [39/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 119 [38/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 120 [37/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 121 [36/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 122 [35/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 123 [34/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.92>
ST_41 : Operation 124 [33/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 125 [32/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 126 [31/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 127 [30/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 128 [29/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 129 [28/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 130 [27/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 131 [26/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 131 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 132 [25/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 133 [24/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 134 [23/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 135 [22/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 136 [21/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.92>
ST_54 : Operation 137 [20/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.92>
ST_55 : Operation 138 [19/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.92>
ST_56 : Operation 139 [18/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.92>
ST_57 : Operation 140 [17/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.92>
ST_58 : Operation 141 [16/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.92>
ST_59 : Operation 142 [15/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.92>
ST_60 : Operation 143 [14/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.92>
ST_61 : Operation 144 [13/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.92>
ST_62 : Operation 145 [12/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.92>
ST_63 : Operation 146 [11/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.92>
ST_64 : Operation 147 [10/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 148 [9/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 149 [8/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 150 [7/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 151 [6/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 152 [5/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 153 [4/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 154 [3/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.92>
ST_72 : Operation 155 [2/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.92>
ST_73 : Operation 156 [1/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %kernel_input_addr, i32 12996" [cnn.cpp:58]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln58 = call void @load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3, i128 %kernel_input, i60 %trunc_ln, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_0_5, i32 %input_0_6, i32 %input_0_7, i32 %input_0_8, i32 %input_0_9, i32 %input_0_10, i32 %input_0_11, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_1_5, i32 %input_1_6, i32 %input_1_7, i32 %input_1_8, i32 %input_1_9, i32 %input_1_10, i32 %input_1_11, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_2_5, i32 %input_2_6, i32 %input_2_7, i32 %input_2_8, i32 %input_2_9, i32 %input_2_10, i32 %input_2_11, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_3_5, i32 %input_3_6, i32 %input_3_7, i32 %input_3_8, i32 %input_3_9, i32 %input_3_10, i32 %input_3_11, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i32 %input_4_5, i32 %input_4_6, i32 %input_4_7, i32 %input_4_8, i32 %input_4_9, i32 %input_4_10, i32 %input_4_11, i32 %input_5_0, i32 %input_5_1, i32 %input_5_2, i32 %input_5_3, i32 %input_5_4, i32 %input_5_5, i32 %input_5_6, i32 %input_5_7, i32 %input_5_8, i32 %input_5_9, i32 %input_5_10, i32 %input_5_11, i32 %input_6_0, i32 %input_6_1, i32 %input_6_2, i32 %input_6_3, i32 %input_6_4, i32 %input_6_5, i32 %input_6_6, i32 %input_6_7, i32 %input_6_8, i32 %input_6_9, i32 %input_6_10, i32 %input_6_11, i32 %input_7_0, i32 %input_7_1, i32 %input_7_2, i32 %input_7_3, i32 %input_7_4, i32 %input_7_5, i32 %input_7_6, i32 %input_7_7, i32 %input_7_8, i32 %input_7_9, i32 %input_7_10, i32 %input_7_11" [cnn.cpp:58]   --->   Operation 157 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %kernel_input, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_6, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln58 = call void @load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3, i128 %kernel_input, i60 %trunc_ln, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_0_5, i32 %input_0_6, i32 %input_0_7, i32 %input_0_8, i32 %input_0_9, i32 %input_0_10, i32 %input_0_11, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_1_5, i32 %input_1_6, i32 %input_1_7, i32 %input_1_8, i32 %input_1_9, i32 %input_1_10, i32 %input_1_11, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_2_5, i32 %input_2_6, i32 %input_2_7, i32 %input_2_8, i32 %input_2_9, i32 %input_2_10, i32 %input_2_11, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_3_5, i32 %input_3_6, i32 %input_3_7, i32 %input_3_8, i32 %input_3_9, i32 %input_3_10, i32 %input_3_11, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i32 %input_4_5, i32 %input_4_6, i32 %input_4_7, i32 %input_4_8, i32 %input_4_9, i32 %input_4_10, i32 %input_4_11, i32 %input_5_0, i32 %input_5_1, i32 %input_5_2, i32 %input_5_3, i32 %input_5_4, i32 %input_5_5, i32 %input_5_6, i32 %input_5_7, i32 %input_5_8, i32 %input_5_9, i32 %input_5_10, i32 %input_5_11, i32 %input_6_0, i32 %input_6_1, i32 %input_6_2, i32 %input_6_3, i32 %input_6_4, i32 %input_6_5, i32 %input_6_6, i32 %input_6_7, i32 %input_6_8, i32 %input_6_9, i32 %input_6_10, i32 %input_6_11, i32 %input_7_0, i32 %input_7_1, i32 %input_7_2, i32 %input_7_3, i32 %input_7_4, i32 %input_7_5, i32 %input_7_6, i32 %input_7_7, i32 %input_7_8, i32 %input_7_9, i32 %input_7_10, i32 %input_7_11" [cnn.cpp:58]   --->   Operation 159 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [cnn.cpp:84]   --->   Operation 160 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_0_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_1_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_2_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_3_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_4_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_5_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_6_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_7_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kernel_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ vinput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d0_read           (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
d0_cast           (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
mul9              (mul           ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000]
vinput_read       (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln58         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln58          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln          (partselect    ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln58         (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
kernel_input_addr (getelementptr ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111100]
empty             (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln58         (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln84          (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_0_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_0_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_0_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_0_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_0_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_0_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_0_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_1_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_1_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_1_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_1_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_1_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="input_1_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="input_1_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="input_1_8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_1_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_1_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="input_1_11">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="input_2_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="input_2_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="input_2_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="input_2_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="input_2_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="input_2_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="input_2_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="input_2_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="input_2_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="input_2_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="input_2_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="input_2_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="input_3_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="input_3_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="input_3_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="input_3_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="input_3_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="input_3_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="input_3_6">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="input_3_7">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="input_3_8">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="input_3_9">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="input_3_10">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="input_3_11">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="input_4_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="input_4_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="input_4_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="input_4_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="input_4_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="input_4_5">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="input_4_6">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="input_4_7">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="input_4_8">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="input_4_9">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="input_4_10">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="input_4_11">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="input_5_0">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="input_5_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="input_5_2">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="input_5_3">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="input_5_4">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="input_5_5">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="input_5_6">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="input_5_7">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="input_5_8">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="input_5_9">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="input_5_10">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="input_5_11">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="input_6_0">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="input_6_1">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="input_6_2">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="input_6_3">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="input_6_4">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="input_6_5">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="input_6_6">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="input_6_7">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="input_6_8">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="input_6_9">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="input_6_10">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="input_6_11">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="input_7_0">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="input_7_1">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="input_7_2">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="input_7_3">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="input_7_4">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="input_7_5">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="input_7_6">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="input_7_7">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="input_7_8">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="input_7_9">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="input_7_10">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="input_7_11">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="kernel_input">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_input"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="vinput">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vinput"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="d0">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d0"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i22.i4"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1004" name="d0_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d0_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="vinput_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vinput_read/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_readreq_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="128" slack="0"/>
<pin id="253" dir="0" index="2" bw="15" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="128" slack="0"/>
<pin id="260" dir="0" index="2" bw="60" slack="72"/>
<pin id="261" dir="0" index="3" bw="32" slack="0"/>
<pin id="262" dir="0" index="4" bw="32" slack="0"/>
<pin id="263" dir="0" index="5" bw="32" slack="0"/>
<pin id="264" dir="0" index="6" bw="32" slack="0"/>
<pin id="265" dir="0" index="7" bw="32" slack="0"/>
<pin id="266" dir="0" index="8" bw="32" slack="0"/>
<pin id="267" dir="0" index="9" bw="32" slack="0"/>
<pin id="268" dir="0" index="10" bw="32" slack="0"/>
<pin id="269" dir="0" index="11" bw="32" slack="0"/>
<pin id="270" dir="0" index="12" bw="32" slack="0"/>
<pin id="271" dir="0" index="13" bw="32" slack="0"/>
<pin id="272" dir="0" index="14" bw="32" slack="0"/>
<pin id="273" dir="0" index="15" bw="32" slack="0"/>
<pin id="274" dir="0" index="16" bw="32" slack="0"/>
<pin id="275" dir="0" index="17" bw="32" slack="0"/>
<pin id="276" dir="0" index="18" bw="32" slack="0"/>
<pin id="277" dir="0" index="19" bw="32" slack="0"/>
<pin id="278" dir="0" index="20" bw="32" slack="0"/>
<pin id="279" dir="0" index="21" bw="32" slack="0"/>
<pin id="280" dir="0" index="22" bw="32" slack="0"/>
<pin id="281" dir="0" index="23" bw="32" slack="0"/>
<pin id="282" dir="0" index="24" bw="32" slack="0"/>
<pin id="283" dir="0" index="25" bw="32" slack="0"/>
<pin id="284" dir="0" index="26" bw="32" slack="0"/>
<pin id="285" dir="0" index="27" bw="32" slack="0"/>
<pin id="286" dir="0" index="28" bw="32" slack="0"/>
<pin id="287" dir="0" index="29" bw="32" slack="0"/>
<pin id="288" dir="0" index="30" bw="32" slack="0"/>
<pin id="289" dir="0" index="31" bw="32" slack="0"/>
<pin id="290" dir="0" index="32" bw="32" slack="0"/>
<pin id="291" dir="0" index="33" bw="32" slack="0"/>
<pin id="292" dir="0" index="34" bw="32" slack="0"/>
<pin id="293" dir="0" index="35" bw="32" slack="0"/>
<pin id="294" dir="0" index="36" bw="32" slack="0"/>
<pin id="295" dir="0" index="37" bw="32" slack="0"/>
<pin id="296" dir="0" index="38" bw="32" slack="0"/>
<pin id="297" dir="0" index="39" bw="32" slack="0"/>
<pin id="298" dir="0" index="40" bw="32" slack="0"/>
<pin id="299" dir="0" index="41" bw="32" slack="0"/>
<pin id="300" dir="0" index="42" bw="32" slack="0"/>
<pin id="301" dir="0" index="43" bw="32" slack="0"/>
<pin id="302" dir="0" index="44" bw="32" slack="0"/>
<pin id="303" dir="0" index="45" bw="32" slack="0"/>
<pin id="304" dir="0" index="46" bw="32" slack="0"/>
<pin id="305" dir="0" index="47" bw="32" slack="0"/>
<pin id="306" dir="0" index="48" bw="32" slack="0"/>
<pin id="307" dir="0" index="49" bw="32" slack="0"/>
<pin id="308" dir="0" index="50" bw="32" slack="0"/>
<pin id="309" dir="0" index="51" bw="32" slack="0"/>
<pin id="310" dir="0" index="52" bw="32" slack="0"/>
<pin id="311" dir="0" index="53" bw="32" slack="0"/>
<pin id="312" dir="0" index="54" bw="32" slack="0"/>
<pin id="313" dir="0" index="55" bw="32" slack="0"/>
<pin id="314" dir="0" index="56" bw="32" slack="0"/>
<pin id="315" dir="0" index="57" bw="32" slack="0"/>
<pin id="316" dir="0" index="58" bw="32" slack="0"/>
<pin id="317" dir="0" index="59" bw="32" slack="0"/>
<pin id="318" dir="0" index="60" bw="32" slack="0"/>
<pin id="319" dir="0" index="61" bw="32" slack="0"/>
<pin id="320" dir="0" index="62" bw="32" slack="0"/>
<pin id="321" dir="0" index="63" bw="32" slack="0"/>
<pin id="322" dir="0" index="64" bw="32" slack="0"/>
<pin id="323" dir="0" index="65" bw="32" slack="0"/>
<pin id="324" dir="0" index="66" bw="32" slack="0"/>
<pin id="325" dir="0" index="67" bw="32" slack="0"/>
<pin id="326" dir="0" index="68" bw="32" slack="0"/>
<pin id="327" dir="0" index="69" bw="32" slack="0"/>
<pin id="328" dir="0" index="70" bw="32" slack="0"/>
<pin id="329" dir="0" index="71" bw="32" slack="0"/>
<pin id="330" dir="0" index="72" bw="32" slack="0"/>
<pin id="331" dir="0" index="73" bw="32" slack="0"/>
<pin id="332" dir="0" index="74" bw="32" slack="0"/>
<pin id="333" dir="0" index="75" bw="32" slack="0"/>
<pin id="334" dir="0" index="76" bw="32" slack="0"/>
<pin id="335" dir="0" index="77" bw="32" slack="0"/>
<pin id="336" dir="0" index="78" bw="32" slack="0"/>
<pin id="337" dir="0" index="79" bw="32" slack="0"/>
<pin id="338" dir="0" index="80" bw="32" slack="0"/>
<pin id="339" dir="0" index="81" bw="32" slack="0"/>
<pin id="340" dir="0" index="82" bw="32" slack="0"/>
<pin id="341" dir="0" index="83" bw="32" slack="0"/>
<pin id="342" dir="0" index="84" bw="32" slack="0"/>
<pin id="343" dir="0" index="85" bw="32" slack="0"/>
<pin id="344" dir="0" index="86" bw="32" slack="0"/>
<pin id="345" dir="0" index="87" bw="32" slack="0"/>
<pin id="346" dir="0" index="88" bw="32" slack="0"/>
<pin id="347" dir="0" index="89" bw="32" slack="0"/>
<pin id="348" dir="0" index="90" bw="32" slack="0"/>
<pin id="349" dir="0" index="91" bw="32" slack="0"/>
<pin id="350" dir="0" index="92" bw="32" slack="0"/>
<pin id="351" dir="0" index="93" bw="32" slack="0"/>
<pin id="352" dir="0" index="94" bw="32" slack="0"/>
<pin id="353" dir="0" index="95" bw="32" slack="0"/>
<pin id="354" dir="0" index="96" bw="32" slack="0"/>
<pin id="355" dir="0" index="97" bw="32" slack="0"/>
<pin id="356" dir="0" index="98" bw="32" slack="0"/>
<pin id="357" dir="1" index="99" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/74 "/>
</bind>
</comp>

<comp id="456" class="1004" name="d0_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d0_cast/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mul9_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="15" slack="0"/>
<pin id="463" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul9/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="shl_ln_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="26" slack="0"/>
<pin id="468" dir="0" index="1" bw="22" slack="1"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln58_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="26" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln58_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="26" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="60" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="0" index="2" bw="4" slack="0"/>
<pin id="487" dir="0" index="3" bw="7" slack="0"/>
<pin id="488" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln58_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="60" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="kernel_input_addr_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_input_addr/3 "/>
</bind>
</comp>

<comp id="503" class="1005" name="mul9_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="22" slack="1"/>
<pin id="505" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul9 "/>
</bind>
</comp>

<comp id="508" class="1005" name="trunc_ln_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="60" slack="1"/>
<pin id="510" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="514" class="1005" name="kernel_input_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="128" slack="1"/>
<pin id="516" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="kernel_input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="242"><net_src comp="198" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="196" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="202" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="194" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="214" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="216" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="358"><net_src comp="218" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="359"><net_src comp="192" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="360"><net_src comp="0" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="361"><net_src comp="2" pin="0"/><net_sink comp="257" pin=4"/></net>

<net id="362"><net_src comp="4" pin="0"/><net_sink comp="257" pin=5"/></net>

<net id="363"><net_src comp="6" pin="0"/><net_sink comp="257" pin=6"/></net>

<net id="364"><net_src comp="8" pin="0"/><net_sink comp="257" pin=7"/></net>

<net id="365"><net_src comp="10" pin="0"/><net_sink comp="257" pin=8"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="257" pin=9"/></net>

<net id="367"><net_src comp="14" pin="0"/><net_sink comp="257" pin=10"/></net>

<net id="368"><net_src comp="16" pin="0"/><net_sink comp="257" pin=11"/></net>

<net id="369"><net_src comp="18" pin="0"/><net_sink comp="257" pin=12"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="257" pin=13"/></net>

<net id="371"><net_src comp="22" pin="0"/><net_sink comp="257" pin=14"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="257" pin=15"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="257" pin=16"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="257" pin=17"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="257" pin=18"/></net>

<net id="376"><net_src comp="32" pin="0"/><net_sink comp="257" pin=19"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="257" pin=20"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="257" pin=21"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="257" pin=22"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="257" pin=23"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="257" pin=24"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="257" pin=25"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="257" pin=26"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="257" pin=27"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="257" pin=28"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="257" pin=29"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="257" pin=30"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="257" pin=31"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="257" pin=32"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="257" pin=33"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="257" pin=34"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="257" pin=35"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="257" pin=36"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="257" pin=37"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="257" pin=38"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="257" pin=39"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="257" pin=40"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="257" pin=41"/></net>

<net id="399"><net_src comp="78" pin="0"/><net_sink comp="257" pin=42"/></net>

<net id="400"><net_src comp="80" pin="0"/><net_sink comp="257" pin=43"/></net>

<net id="401"><net_src comp="82" pin="0"/><net_sink comp="257" pin=44"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="257" pin=45"/></net>

<net id="403"><net_src comp="86" pin="0"/><net_sink comp="257" pin=46"/></net>

<net id="404"><net_src comp="88" pin="0"/><net_sink comp="257" pin=47"/></net>

<net id="405"><net_src comp="90" pin="0"/><net_sink comp="257" pin=48"/></net>

<net id="406"><net_src comp="92" pin="0"/><net_sink comp="257" pin=49"/></net>

<net id="407"><net_src comp="94" pin="0"/><net_sink comp="257" pin=50"/></net>

<net id="408"><net_src comp="96" pin="0"/><net_sink comp="257" pin=51"/></net>

<net id="409"><net_src comp="98" pin="0"/><net_sink comp="257" pin=52"/></net>

<net id="410"><net_src comp="100" pin="0"/><net_sink comp="257" pin=53"/></net>

<net id="411"><net_src comp="102" pin="0"/><net_sink comp="257" pin=54"/></net>

<net id="412"><net_src comp="104" pin="0"/><net_sink comp="257" pin=55"/></net>

<net id="413"><net_src comp="106" pin="0"/><net_sink comp="257" pin=56"/></net>

<net id="414"><net_src comp="108" pin="0"/><net_sink comp="257" pin=57"/></net>

<net id="415"><net_src comp="110" pin="0"/><net_sink comp="257" pin=58"/></net>

<net id="416"><net_src comp="112" pin="0"/><net_sink comp="257" pin=59"/></net>

<net id="417"><net_src comp="114" pin="0"/><net_sink comp="257" pin=60"/></net>

<net id="418"><net_src comp="116" pin="0"/><net_sink comp="257" pin=61"/></net>

<net id="419"><net_src comp="118" pin="0"/><net_sink comp="257" pin=62"/></net>

<net id="420"><net_src comp="120" pin="0"/><net_sink comp="257" pin=63"/></net>

<net id="421"><net_src comp="122" pin="0"/><net_sink comp="257" pin=64"/></net>

<net id="422"><net_src comp="124" pin="0"/><net_sink comp="257" pin=65"/></net>

<net id="423"><net_src comp="126" pin="0"/><net_sink comp="257" pin=66"/></net>

<net id="424"><net_src comp="128" pin="0"/><net_sink comp="257" pin=67"/></net>

<net id="425"><net_src comp="130" pin="0"/><net_sink comp="257" pin=68"/></net>

<net id="426"><net_src comp="132" pin="0"/><net_sink comp="257" pin=69"/></net>

<net id="427"><net_src comp="134" pin="0"/><net_sink comp="257" pin=70"/></net>

<net id="428"><net_src comp="136" pin="0"/><net_sink comp="257" pin=71"/></net>

<net id="429"><net_src comp="138" pin="0"/><net_sink comp="257" pin=72"/></net>

<net id="430"><net_src comp="140" pin="0"/><net_sink comp="257" pin=73"/></net>

<net id="431"><net_src comp="142" pin="0"/><net_sink comp="257" pin=74"/></net>

<net id="432"><net_src comp="144" pin="0"/><net_sink comp="257" pin=75"/></net>

<net id="433"><net_src comp="146" pin="0"/><net_sink comp="257" pin=76"/></net>

<net id="434"><net_src comp="148" pin="0"/><net_sink comp="257" pin=77"/></net>

<net id="435"><net_src comp="150" pin="0"/><net_sink comp="257" pin=78"/></net>

<net id="436"><net_src comp="152" pin="0"/><net_sink comp="257" pin=79"/></net>

<net id="437"><net_src comp="154" pin="0"/><net_sink comp="257" pin=80"/></net>

<net id="438"><net_src comp="156" pin="0"/><net_sink comp="257" pin=81"/></net>

<net id="439"><net_src comp="158" pin="0"/><net_sink comp="257" pin=82"/></net>

<net id="440"><net_src comp="160" pin="0"/><net_sink comp="257" pin=83"/></net>

<net id="441"><net_src comp="162" pin="0"/><net_sink comp="257" pin=84"/></net>

<net id="442"><net_src comp="164" pin="0"/><net_sink comp="257" pin=85"/></net>

<net id="443"><net_src comp="166" pin="0"/><net_sink comp="257" pin=86"/></net>

<net id="444"><net_src comp="168" pin="0"/><net_sink comp="257" pin=87"/></net>

<net id="445"><net_src comp="170" pin="0"/><net_sink comp="257" pin=88"/></net>

<net id="446"><net_src comp="172" pin="0"/><net_sink comp="257" pin=89"/></net>

<net id="447"><net_src comp="174" pin="0"/><net_sink comp="257" pin=90"/></net>

<net id="448"><net_src comp="176" pin="0"/><net_sink comp="257" pin=91"/></net>

<net id="449"><net_src comp="178" pin="0"/><net_sink comp="257" pin=92"/></net>

<net id="450"><net_src comp="180" pin="0"/><net_sink comp="257" pin=93"/></net>

<net id="451"><net_src comp="182" pin="0"/><net_sink comp="257" pin=94"/></net>

<net id="452"><net_src comp="184" pin="0"/><net_sink comp="257" pin=95"/></net>

<net id="453"><net_src comp="186" pin="0"/><net_sink comp="257" pin=96"/></net>

<net id="454"><net_src comp="188" pin="0"/><net_sink comp="257" pin=97"/></net>

<net id="455"><net_src comp="190" pin="0"/><net_sink comp="257" pin=98"/></net>

<net id="459"><net_src comp="238" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="200" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="204" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="206" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="476"><net_src comp="466" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="244" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="208" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="210" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="212" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="500"><net_src comp="192" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="496" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="506"><net_src comp="460" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="511"><net_src comp="483" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="517"><net_src comp="496" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="250" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_0_0 | {74 75 }
	Port: input_0_1 | {74 75 }
	Port: input_0_2 | {74 75 }
	Port: input_0_3 | {74 75 }
	Port: input_0_4 | {74 75 }
	Port: input_0_5 | {74 75 }
	Port: input_0_6 | {74 75 }
	Port: input_0_7 | {74 75 }
	Port: input_0_8 | {74 75 }
	Port: input_0_9 | {74 75 }
	Port: input_0_10 | {74 75 }
	Port: input_0_11 | {74 75 }
	Port: input_1_0 | {74 75 }
	Port: input_1_1 | {74 75 }
	Port: input_1_2 | {74 75 }
	Port: input_1_3 | {74 75 }
	Port: input_1_4 | {74 75 }
	Port: input_1_5 | {74 75 }
	Port: input_1_6 | {74 75 }
	Port: input_1_7 | {74 75 }
	Port: input_1_8 | {74 75 }
	Port: input_1_9 | {74 75 }
	Port: input_1_10 | {74 75 }
	Port: input_1_11 | {74 75 }
	Port: input_2_0 | {74 75 }
	Port: input_2_1 | {74 75 }
	Port: input_2_2 | {74 75 }
	Port: input_2_3 | {74 75 }
	Port: input_2_4 | {74 75 }
	Port: input_2_5 | {74 75 }
	Port: input_2_6 | {74 75 }
	Port: input_2_7 | {74 75 }
	Port: input_2_8 | {74 75 }
	Port: input_2_9 | {74 75 }
	Port: input_2_10 | {74 75 }
	Port: input_2_11 | {74 75 }
	Port: input_3_0 | {74 75 }
	Port: input_3_1 | {74 75 }
	Port: input_3_2 | {74 75 }
	Port: input_3_3 | {74 75 }
	Port: input_3_4 | {74 75 }
	Port: input_3_5 | {74 75 }
	Port: input_3_6 | {74 75 }
	Port: input_3_7 | {74 75 }
	Port: input_3_8 | {74 75 }
	Port: input_3_9 | {74 75 }
	Port: input_3_10 | {74 75 }
	Port: input_3_11 | {74 75 }
	Port: input_4_0 | {74 75 }
	Port: input_4_1 | {74 75 }
	Port: input_4_2 | {74 75 }
	Port: input_4_3 | {74 75 }
	Port: input_4_4 | {74 75 }
	Port: input_4_5 | {74 75 }
	Port: input_4_6 | {74 75 }
	Port: input_4_7 | {74 75 }
	Port: input_4_8 | {74 75 }
	Port: input_4_9 | {74 75 }
	Port: input_4_10 | {74 75 }
	Port: input_4_11 | {74 75 }
	Port: input_5_0 | {74 75 }
	Port: input_5_1 | {74 75 }
	Port: input_5_2 | {74 75 }
	Port: input_5_3 | {74 75 }
	Port: input_5_4 | {74 75 }
	Port: input_5_5 | {74 75 }
	Port: input_5_6 | {74 75 }
	Port: input_5_7 | {74 75 }
	Port: input_5_8 | {74 75 }
	Port: input_5_9 | {74 75 }
	Port: input_5_10 | {74 75 }
	Port: input_5_11 | {74 75 }
	Port: input_6_0 | {74 75 }
	Port: input_6_1 | {74 75 }
	Port: input_6_2 | {74 75 }
	Port: input_6_3 | {74 75 }
	Port: input_6_4 | {74 75 }
	Port: input_6_5 | {74 75 }
	Port: input_6_6 | {74 75 }
	Port: input_6_7 | {74 75 }
	Port: input_6_8 | {74 75 }
	Port: input_6_9 | {74 75 }
	Port: input_6_10 | {74 75 }
	Port: input_6_11 | {74 75 }
	Port: input_7_0 | {74 75 }
	Port: input_7_1 | {74 75 }
	Port: input_7_2 | {74 75 }
	Port: input_7_3 | {74 75 }
	Port: input_7_4 | {74 75 }
	Port: input_7_5 | {74 75 }
	Port: input_7_6 | {74 75 }
	Port: input_7_7 | {74 75 }
	Port: input_7_8 | {74 75 }
	Port: input_7_9 | {74 75 }
	Port: input_7_10 | {74 75 }
	Port: input_7_11 | {74 75 }
	Port: kernel_input | {}
 - Input state : 
	Port: load_input_S0 : input_0_0 | {}
	Port: load_input_S0 : input_0_1 | {}
	Port: load_input_S0 : input_0_2 | {}
	Port: load_input_S0 : input_0_3 | {}
	Port: load_input_S0 : input_0_4 | {}
	Port: load_input_S0 : input_0_5 | {}
	Port: load_input_S0 : input_0_6 | {}
	Port: load_input_S0 : input_0_7 | {}
	Port: load_input_S0 : input_0_8 | {}
	Port: load_input_S0 : input_0_9 | {}
	Port: load_input_S0 : input_0_10 | {}
	Port: load_input_S0 : input_0_11 | {}
	Port: load_input_S0 : input_1_0 | {}
	Port: load_input_S0 : input_1_1 | {}
	Port: load_input_S0 : input_1_2 | {}
	Port: load_input_S0 : input_1_3 | {}
	Port: load_input_S0 : input_1_4 | {}
	Port: load_input_S0 : input_1_5 | {}
	Port: load_input_S0 : input_1_6 | {}
	Port: load_input_S0 : input_1_7 | {}
	Port: load_input_S0 : input_1_8 | {}
	Port: load_input_S0 : input_1_9 | {}
	Port: load_input_S0 : input_1_10 | {}
	Port: load_input_S0 : input_1_11 | {}
	Port: load_input_S0 : input_2_0 | {}
	Port: load_input_S0 : input_2_1 | {}
	Port: load_input_S0 : input_2_2 | {}
	Port: load_input_S0 : input_2_3 | {}
	Port: load_input_S0 : input_2_4 | {}
	Port: load_input_S0 : input_2_5 | {}
	Port: load_input_S0 : input_2_6 | {}
	Port: load_input_S0 : input_2_7 | {}
	Port: load_input_S0 : input_2_8 | {}
	Port: load_input_S0 : input_2_9 | {}
	Port: load_input_S0 : input_2_10 | {}
	Port: load_input_S0 : input_2_11 | {}
	Port: load_input_S0 : input_3_0 | {}
	Port: load_input_S0 : input_3_1 | {}
	Port: load_input_S0 : input_3_2 | {}
	Port: load_input_S0 : input_3_3 | {}
	Port: load_input_S0 : input_3_4 | {}
	Port: load_input_S0 : input_3_5 | {}
	Port: load_input_S0 : input_3_6 | {}
	Port: load_input_S0 : input_3_7 | {}
	Port: load_input_S0 : input_3_8 | {}
	Port: load_input_S0 : input_3_9 | {}
	Port: load_input_S0 : input_3_10 | {}
	Port: load_input_S0 : input_3_11 | {}
	Port: load_input_S0 : input_4_0 | {}
	Port: load_input_S0 : input_4_1 | {}
	Port: load_input_S0 : input_4_2 | {}
	Port: load_input_S0 : input_4_3 | {}
	Port: load_input_S0 : input_4_4 | {}
	Port: load_input_S0 : input_4_5 | {}
	Port: load_input_S0 : input_4_6 | {}
	Port: load_input_S0 : input_4_7 | {}
	Port: load_input_S0 : input_4_8 | {}
	Port: load_input_S0 : input_4_9 | {}
	Port: load_input_S0 : input_4_10 | {}
	Port: load_input_S0 : input_4_11 | {}
	Port: load_input_S0 : input_5_0 | {}
	Port: load_input_S0 : input_5_1 | {}
	Port: load_input_S0 : input_5_2 | {}
	Port: load_input_S0 : input_5_3 | {}
	Port: load_input_S0 : input_5_4 | {}
	Port: load_input_S0 : input_5_5 | {}
	Port: load_input_S0 : input_5_6 | {}
	Port: load_input_S0 : input_5_7 | {}
	Port: load_input_S0 : input_5_8 | {}
	Port: load_input_S0 : input_5_9 | {}
	Port: load_input_S0 : input_5_10 | {}
	Port: load_input_S0 : input_5_11 | {}
	Port: load_input_S0 : input_6_0 | {}
	Port: load_input_S0 : input_6_1 | {}
	Port: load_input_S0 : input_6_2 | {}
	Port: load_input_S0 : input_6_3 | {}
	Port: load_input_S0 : input_6_4 | {}
	Port: load_input_S0 : input_6_5 | {}
	Port: load_input_S0 : input_6_6 | {}
	Port: load_input_S0 : input_6_7 | {}
	Port: load_input_S0 : input_6_8 | {}
	Port: load_input_S0 : input_6_9 | {}
	Port: load_input_S0 : input_6_10 | {}
	Port: load_input_S0 : input_6_11 | {}
	Port: load_input_S0 : input_7_0 | {}
	Port: load_input_S0 : input_7_1 | {}
	Port: load_input_S0 : input_7_2 | {}
	Port: load_input_S0 : input_7_3 | {}
	Port: load_input_S0 : input_7_4 | {}
	Port: load_input_S0 : input_7_5 | {}
	Port: load_input_S0 : input_7_6 | {}
	Port: load_input_S0 : input_7_7 | {}
	Port: load_input_S0 : input_7_8 | {}
	Port: load_input_S0 : input_7_9 | {}
	Port: load_input_S0 : input_7_10 | {}
	Port: load_input_S0 : input_7_11 | {}
	Port: load_input_S0 : kernel_input | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
	Port: load_input_S0 : vinput | {2 }
	Port: load_input_S0 : d0 | {1 }
  - Chain level:
	State 1
		mul9 : 1
	State 2
		zext_ln58 : 1
		add_ln58 : 2
		trunc_ln : 3
	State 3
		kernel_input_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257 |    1    | 44.6216 |   459   |   2235  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                          add_ln58_fu_477                          |    0    |    0    |    0    |    71   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                            mul9_fu_460                            |    1    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                        d0_read_read_fu_238                        |    0    |    0    |    0    |    0    |
|          |                      vinput_read_read_fu_244                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                         grp_readreq_fu_250                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                           d0_cast_fu_456                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln58_fu_473                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           shl_ln_fu_466                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                          trunc_ln_fu_483                          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                          sext_ln58_fu_493                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    2    | 44.6216 |   459   |   2308  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|kernel_input_addr_reg_514|   128  |
|       mul9_reg_503      |   22   |
|     trunc_ln_reg_508    |   60   |
+-------------------------+--------+
|          Total          |   210  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_250 |  p1  |   2  |  128 |   256  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   256  ||  0.387  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   44   |   459  |  2308  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   210  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   45   |   669  |  2317  |
+-----------+--------+--------+--------+--------+
