-- VHDL for IBM SMS ALD page 13.66.03.1
-- Title: F CH END OF XFR LAST INPUT CY-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/8/2020 2:08:49 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_66_03_1_F_CH_END_OF_XFR_LAST_INPUT_CY_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_F1_REG_FULL:	 in STD_LOGIC;
		MS_F2_REG_FULL:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_OR_W:	 in STD_LOGIC;
		PS_F_CYCLE:	 in STD_LOGIC;
		PS_F_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_OR_T:	 in STD_LOGIC;
		PS_INPUT_CYCLE:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_OR_S:	 in STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRANSFER:	 in STD_LOGIC;
		MS_F_CH_STATUS_SPL_A_DOT_U_OP_CODE:	 in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE:	 in STD_LOGIC;
		MS_MAR_WRAP_AROUND:	 in STD_LOGIC;
		MS_I_O_GRP_MK_END_OF_RECORD:	 in STD_LOGIC;
		PS_F1_REG_FULL:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		PS_F2_REG_FULL:	 in STD_LOGIC;
		MS_F_CH_OVERLAP_END_OF_RECORD:	 in STD_LOGIC;
		MS_F_CH_RESET:	 in STD_LOGIC;
		MS_F_CH_END_OF_2ND_ADDR_TRF:	 in STD_LOGIC;
		MS_F_CH_LAST_INPUT_CYCLE:	 out STD_LOGIC;
		PS_F_CH_INT_END_OF_TRANSFER:	 out STD_LOGIC;
		MS_F_CH_INT_END_OF_TRANSFER:	 out STD_LOGIC);
end ALD_13_66_03_1_F_CH_END_OF_XFR_LAST_INPUT_CY_ACC;

architecture behavioral of ALD_13_66_03_1_F_CH_END_OF_XFR_LAST_INPUT_CY_ACC is 

	signal OUT_5A_G: STD_LOGIC;
	signal OUT_5B_G: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_5C_F: STD_LOGIC;
	signal OUT_5C_F_Latch: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_4C_NoPin_Latch: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_3D_P: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_5F_G: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_5G_NoPin: STD_LOGIC;
	signal OUT_5G_NoPin_Latch: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_3G_P_Latch: STD_LOGIC;
	signal OUT_2H_B: STD_LOGIC;
	signal OUT_4I_R: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;
	signal OUT_DOT_5F: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;
	signal OUT_DOT_1I: STD_LOGIC;

begin

	OUT_5A_G <= NOT(PS_F_CH_EXT_END_OF_TRANSFER AND MS_F1_REG_FULL AND MS_F2_REG_FULL );
	OUT_5B_G <= NOT(PS_F_CYCLE AND PS_F_CH_INPUT_MODE AND PS_LOGIC_GATE_C_OR_T );
	OUT_1B_C <= NOT(PS_LOGIC_GATE_F_OR_W AND OUT_2C_D );
	OUT_5C_F_Latch <= NOT(PS_INPUT_CYCLE AND MS_LOGIC_GATE_B_OR_S AND OUT_4C_NoPin );
	OUT_4C_NoPin_Latch <= NOT(OUT_5C_F AND OUT_DOT_5B );
	OUT_3C_E <= NOT OUT_4C_NoPin;
	OUT_2C_D <= NOT OUT_5C_F;
	OUT_3D_P <= NOT(MS_F_CH_STATUS_SPL_A_DOT_U_OP_CODE );
	OUT_5E_G <= NOT(PS_F_CH_EXT_END_OF_TRANSFER AND PS_F_CH_OUTPUT_MODE );
	OUT_5F_G <= NOT(PS_F1_REG_FULL AND PS_2ND_CLOCK_PULSE_2 AND PS_F2_REG_FULL );
	OUT_3F_D <= NOT(MS_MAR_WRAP_AROUND AND MS_I_O_GRP_MK_END_OF_RECORD AND MS_F_CH_OVERLAP_END_OF_RECORD );
	OUT_5G_NoPin_Latch <= NOT(OUT_DOT_3G AND MS_F_CH_RESET AND MS_F_CH_END_OF_2ND_ADDR_TRF );
	OUT_3G_P_Latch <= NOT(OUT_1B_C AND OUT_5G_NoPin AND OUT_DOT_5F );
	OUT_2H_B <= NOT OUT_5G_NoPin;
	OUT_4I_R <= NOT MS_F_CH_END_OF_2ND_ADDR_TRF;
	OUT_2I_C <= NOT OUT_DOT_3G;
	OUT_DOT_5B <= OUT_5A_G OR OUT_5B_G;
	OUT_DOT_5F <= OUT_5E_G OR OUT_5F_G;
	OUT_DOT_3G <= OUT_3D_P OR OUT_3F_D OR OUT_3G_P;
	OUT_DOT_1I <= OUT_4I_R OR OUT_2I_C;

	MS_F_CH_LAST_INPUT_CYCLE <= OUT_3C_E;
	PS_F_CH_INT_END_OF_TRANSFER <= OUT_2H_B;
	MS_F_CH_INT_END_OF_TRANSFER <= OUT_DOT_1I;

	Latch_5C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5C_F_Latch,
		Q => OUT_5C_F,
		QBar => OPEN );

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_NoPin_Latch,
		Q => OUT_4C_NoPin,
		QBar => OPEN );

	Latch_5G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5G_NoPin_Latch,
		Q => OUT_5G_NoPin,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_P_Latch,
		Q => OUT_3G_P,
		QBar => OPEN );


end;
