%%% Local Variables:
%%% mode: latex
%%% TeX-master: t
%%% End:
\documentclass{article}
\usepackage[T1]{fontenc}
\usepackage[utf8]{inputenc}
\usepackage{amsmath}
\usepackage{amssymb}
\usepackage{hyperref}
\usepackage{parskip}
\usepackage{float}
\usepackage{graphicx}
\usepackage{listings}
\usepackage{cleveref}
\usepackage{listings}

\lstset{
  language=VHDL,
  basicstyle=\small\sffamily,
  numbers=left,
  numberstyle=\tiny,
  frame=tb,
  columns=fullflexible,
  showstringspaces=false
}

\title{Design of Digital systems 1 TFE4141 - Assignment 5}
\author{Sindre Hansen \\ Laurits Telle Riple}
\date{Fall 2016}

\renewcommand\thesection{Task \arabic{section}: }
\renewcommand\thesubsection{\arabic{section}.\arabic{subsection}}


\begin{document}
\begin{figure}
  \centering
  \includegraphics[width=0.5\textwidth]{images/logontnu_eng}
\end{figure}
\maketitle
\rule{\linewidth}{0.5mm}

\section{Draw a block diagram}
\section{Simulate the circuit}
The testbench gives the following inputs:
\begin{align*}
  0x00000030000000200000001000000000 &= 100925952 \\
  0x00000003000000020000000100000000 &= 50462976
\end{align*}

Which sums up to the following result:
\begin{align*}
  0x00000033000000220000001100000000 &= 151388928
\end{align*}

Which look correct. So the adder is working!
\section{Count the number of flip flops that should be inferred during synthesis}
Seems like the synthesised model is using 384 flipflops
\section{Synthesize the design and report the max clock frequency}
We see that we get a negative slack og 1ns, but how does that
transelate to 166Mhz? Ask the student assistent!

\section{Find the critical path in the design and improve timing}

\section{Write RTL code, test and synthesize the new design}


\end{document}
