
servo_control_baqu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ebf8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e58  0800eda8  0800eda8  0000fda8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010c00  08010c00  000121ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010c00  08010c00  00011c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010c08  08010c08  000121ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010c08  08010c08  00011c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010c0c  08010c0c  00011c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08010c10  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000121ec  2**0
                  CONTENTS
 10 .bss          0000d4cc  200001ec  200001ec  000121ec  2**2
                  ALLOC
 11 ._user_heap_stack 00003000  2000d6b8  2000d6b8  000121ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000121ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001fd01  00000000  00000000  0001221c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000602c  00000000  00000000  00031f1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a80  00000000  00000000  00037f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001458  00000000  00000000  000399d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00032070  00000000  00000000  0003ae28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002aae4  00000000  00000000  0006ce98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fed4e  00000000  00000000  0009797c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001966ca  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007a24  00000000  00000000  00196710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  0019e134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ed90 	.word	0x0800ed90

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	0800ed90 	.word	0x0800ed90

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000efa:	463b      	mov	r3, r7
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f06:	4b21      	ldr	r3, [pc, #132]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f08:	4a21      	ldr	r2, [pc, #132]	@ (8000f90 <MX_ADC1_Init+0x9c>)
 8000f0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f0e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f14:	4b1d      	ldr	r3, [pc, #116]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f20:	4b1a      	ldr	r3, [pc, #104]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f26:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f2e:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f34:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f36:	4a17      	ldr	r2, [pc, #92]	@ (8000f94 <MX_ADC1_Init+0xa0>)
 8000f38:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f40:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f46:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f54:	480d      	ldr	r0, [pc, #52]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f56:	f001 fd13 	bl	8002980 <HAL_ADC_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f60:	f000 fd78 	bl	8001a54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f64:	2304      	movs	r3, #4
 8000f66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f70:	463b      	mov	r3, r7
 8000f72:	4619      	mov	r1, r3
 8000f74:	4805      	ldr	r0, [pc, #20]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f76:	f001 fd47 	bl	8002a08 <HAL_ADC_ConfigChannel>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f80:	f000 fd68 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f84:	bf00      	nop
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000208 	.word	0x20000208
 8000f90:	40012000 	.word	0x40012000
 8000f94:	0f000001 	.word	0x0f000001

08000f98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	@ 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a17      	ldr	r2, [pc, #92]	@ (8001014 <HAL_ADC_MspInit+0x7c>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d127      	bne.n	800100a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	4b16      	ldr	r3, [pc, #88]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc2:	4a15      	ldr	r2, [pc, #84]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a0e      	ldr	r2, [pc, #56]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ff2:	2310      	movs	r3, #16
 8000ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	4619      	mov	r1, r3
 8001004:	4805      	ldr	r0, [pc, #20]	@ (800101c <HAL_ADC_MspInit+0x84>)
 8001006:	f003 fa8f 	bl	8004528 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800100a:	bf00      	nop
 800100c:	3728      	adds	r7, #40	@ 0x28
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40012000 	.word	0x40012000
 8001018:	40023800 	.word	0x40023800
 800101c:	40020000 	.word	0x40020000

08001020 <EncoderReader_Init>:
#define PULSE_PER_REV 12000      // 12000 PPR (4  48000 count/rev)
#define QUADRATURE    4          // TIM2 Encoder Mode = 4
#define COUNT_PER_REV (PULSE_PER_REV * QUADRATURE)  // 48000
#define DEG_PER_COUNT (360.0f / COUNT_PER_REV)      // 0.0075/

int EncoderReader_Init(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    encoder_count = 0;
 8001024:	4b09      	ldr	r3, [pc, #36]	@ (800104c <EncoderReader_Init+0x2c>)
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
    encoder_offset = 0;
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <EncoderReader_Init+0x30>)
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&ENCODER_TIMER, 32768);  //   ( )
 8001030:	4b08      	ldr	r3, [pc, #32]	@ (8001054 <EncoderReader_Init+0x34>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001038:	625a      	str	r2, [r3, #36]	@ 0x24
    initialized = 1;
 800103a:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <EncoderReader_Init+0x38>)
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
    printf("[Encoder] Initialized\n");
 8001040:	4806      	ldr	r0, [pc, #24]	@ (800105c <EncoderReader_Init+0x3c>)
 8001042:	f00b ff2b 	bl	800ce9c <puts>
    return 0;
 8001046:	2300      	movs	r3, #0
}
 8001048:	4618      	mov	r0, r3
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000250 	.word	0x20000250
 8001050:	20000254 	.word	0x20000254
 8001054:	20000308 	.word	0x20000308
 8001058:	20000258 	.word	0x20000258
 800105c:	0800eda8 	.word	0x0800eda8

08001060 <EncoderReader_GetAngleDeg>:

float EncoderReader_GetAngleDeg(void) {
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
    //     
    uint16_t raw = __HAL_TIM_GET_COUNTER(&ENCODER_TIMER);
 8001066:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <EncoderReader_GetAngleDeg+0x44>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800106c:	80fb      	strh	r3, [r7, #6]
    encoder_count = (int32_t)raw - 32768;  // 16    (0~65535)
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8001074:	4a0c      	ldr	r2, [pc, #48]	@ (80010a8 <EncoderReader_GetAngleDeg+0x48>)
 8001076:	6013      	str	r3, [r2, #0]
    int32_t adjusted_count = encoder_count - encoder_offset;
 8001078:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <EncoderReader_GetAngleDeg+0x48>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <EncoderReader_GetAngleDeg+0x4c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	603b      	str	r3, [r7, #0]
    return (float)adjusted_count * DEG_PER_COUNT;
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80010b0 <EncoderReader_GetAngleDeg+0x50>
 8001092:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001096:	eeb0 0a67 	vmov.f32	s0, s15
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	20000308 	.word	0x20000308
 80010a8:	20000250 	.word	0x20000250
 80010ac:	20000254 	.word	0x20000254
 80010b0:	3bf5c28f 	.word	0x3bf5c28f

080010b4 <EncoderReader_Reset>:
    uint16_t raw = __HAL_TIM_GET_COUNTER(&ENCODER_TIMER);
    encoder_count = (int32_t)raw - 32768;
    return encoder_count;
}

void EncoderReader_Reset(void) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&ENCODER_TIMER, 32768);  // TIM4   
 80010b8:	4b07      	ldr	r3, [pc, #28]	@ (80010d8 <EncoderReader_Reset+0x24>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010c0:	625a      	str	r2, [r3, #36]	@ 0x24
    encoder_count = 0;
 80010c2:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <EncoderReader_Reset+0x28>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
    encoder_offset = 0;
 80010c8:	4b05      	ldr	r3, [pc, #20]	@ (80010e0 <EncoderReader_Reset+0x2c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
    printf("[Encoder] Reset\n");
 80010ce:	4805      	ldr	r0, [pc, #20]	@ (80010e4 <EncoderReader_Reset+0x30>)
 80010d0:	f00b fee4 	bl	800ce9c <puts>
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000308 	.word	0x20000308
 80010dc:	20000250 	.word	0x20000250
 80010e0:	20000254 	.word	0x20000254
 80010e4:	0800edc0 	.word	0x0800edc0

080010e8 <clamp_deg>:
#define PC_IP_LAST_OCTET     1U
#define ASMS_PACKET_SIZE     5U
#define PC_PACKET_SIZE       9U

static float clamp_deg(float v)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	ed87 0a01 	vstr	s0, [r7, #4]
    if (v > 360.0f) return 360.0f;
 80010f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80010f6:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001134 <clamp_deg+0x4c>
 80010fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001102:	dd01      	ble.n	8001108 <clamp_deg+0x20>
 8001104:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <clamp_deg+0x50>)
 8001106:	e00b      	b.n	8001120 <clamp_deg+0x38>
    if (v < -360.0f) return -360.0f;
 8001108:	edd7 7a01 	vldr	s15, [r7, #4]
 800110c:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800113c <clamp_deg+0x54>
 8001110:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001118:	d501      	bpl.n	800111e <clamp_deg+0x36>
 800111a:	4b09      	ldr	r3, [pc, #36]	@ (8001140 <clamp_deg+0x58>)
 800111c:	e000      	b.n	8001120 <clamp_deg+0x38>
    return v;
 800111e:	687b      	ldr	r3, [r7, #4]
}
 8001120:	ee07 3a90 	vmov	s15, r3
 8001124:	eeb0 0a67 	vmov.f32	s0, s15
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	43b40000 	.word	0x43b40000
 8001138:	43b40000 	.word	0x43b40000
 800113c:	c3b40000 	.word	0xc3b40000
 8001140:	c3b40000 	.word	0xc3b40000

08001144 <joy_to_deg>:

static float joy_to_deg(int16_t joy_y)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	80fb      	strh	r3, [r7, #6]
    if (joy_y > 2047) joy_y = 2047;
 800114e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001152:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001156:	db02      	blt.n	800115e <joy_to_deg+0x1a>
 8001158:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800115c:	80fb      	strh	r3, [r7, #6]
    if (joy_y < -2048) joy_y = -2048;
 800115e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001162:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 8001166:	da02      	bge.n	800116e <joy_to_deg+0x2a>
 8001168:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800116c:	80fb      	strh	r3, [r7, #6]
    return clamp_deg((360.0f * (float)joy_y) / 2047.0f);
 800116e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001172:	ee07 3a90 	vmov	s15, r3
 8001176:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800117a:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80011a0 <joy_to_deg+0x5c>
 800117e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001182:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80011a4 <joy_to_deg+0x60>
 8001186:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800118a:	eeb0 0a47 	vmov.f32	s0, s14
 800118e:	f7ff ffab 	bl	80010e8 <clamp_deg>
 8001192:	eef0 7a40 	vmov.f32	s15, s0
}
 8001196:	eeb0 0a67 	vmov.f32	s0, s15
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	43b40000 	.word	0x43b40000
 80011a4:	44ffe000 	.word	0x44ffe000

080011a8 <udp_recv_cb>:
static void udp_recv_cb(void *arg,
                        struct udp_pcb *pcb,
                        struct pbuf *p,
                        const ip_addr_t *addr,
                        u16_t port)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08c      	sub	sp, #48	@ 0x30
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	603b      	str	r3, [r7, #0]
    (void)arg; (void)pcb; (void)port;

    if (p == NULL) {
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f000 80cc 	beq.w	8001356 <udp_recv_cb+0x1ae>
        return;
    }

    uint16_t len = p->tot_len;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	891b      	ldrh	r3, [r3, #8]
 80011c2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    uint8_t buffer[16] = {0};
 80011c4:	f107 0310 	add.w	r3, r7, #16
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]

    if (len > (uint16_t)sizeof(buffer)) {
 80011d2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80011d4:	2b10      	cmp	r3, #16
 80011d6:	d903      	bls.n	80011e0 <udp_recv_cb+0x38>
        pbuf_free(p);
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f007 ff41 	bl	8009060 <pbuf_free>
        return;
 80011de:	e0bd      	b.n	800135c <udp_recv_cb+0x1b4>
    }

    pbuf_copy_partial(p, buffer, len, 0);
 80011e0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80011e2:	f107 0110 	add.w	r1, r7, #16
 80011e6:	2300      	movs	r3, #0
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f008 f923 	bl	8009434 <pbuf_copy_partial>
    pbuf_free(p);   /* LwIP    (!) */
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f007 ff36 	bl	8009060 <pbuf_free>

    if (addr == NULL || !IP_IS_V4(addr)) {
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d103      	bne.n	8001202 <udp_recv_cb+0x5a>
        printf("[EthComm][RX] drop: non-IPv4\r\n");
 80011fa:	485a      	ldr	r0, [pc, #360]	@ (8001364 <udp_recv_cb+0x1bc>)
 80011fc:	f00b fe4e 	bl	800ce9c <puts>
        return;
 8001200:	e0ac      	b.n	800135c <udp_recv_cb+0x1b4>
    }
    uint8_t sender = ip4_addr4(ip_2_ip4(addr));
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	3303      	adds	r3, #3
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    printf("[EthComm][RX] len:%u sender:%u port:%u\r\n",
 800120c:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 800120e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001212:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001214:	4854      	ldr	r0, [pc, #336]	@ (8001368 <udp_recv_cb+0x1c0>)
 8001216:	f00b fdd9 	bl	800cdcc <iprintf>
    /*  5 bytes: ASMS mode + joystick 
     *  :
     * -   ASMS(.5) 
     * -  PC    PC(.1)  
     */
    if (len == ASMS_PACKET_SIZE &&
 800121a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800121c:	2b05      	cmp	r3, #5
 800121e:	d140      	bne.n	80012a2 <udp_recv_cb+0xfa>
 8001220:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001224:	2b05      	cmp	r3, #5
 8001226:	d003      	beq.n	8001230 <udp_recv_cb+0x88>
        (sender == ASMS_IP_LAST_OCTET || sender == PC_IP_LAST_OCTET)) {
 8001228:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800122c:	2b01      	cmp	r3, #1
 800122e:	d138      	bne.n	80012a2 <udp_recv_cb+0xfa>
        uint8_t mode = buffer[0];
 8001230:	7c3b      	ldrb	r3, [r7, #16]
 8001232:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
        int16_t joy_y = (int16_t)((buffer[4] << 8) | buffer[3]);
 8001236:	7d3b      	ldrb	r3, [r7, #20]
 8001238:	b21b      	sxth	r3, r3
 800123a:	021b      	lsls	r3, r3, #8
 800123c:	b21a      	sxth	r2, r3
 800123e:	7cfb      	ldrb	r3, [r7, #19]
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	857b      	strh	r3, [r7, #42]	@ 0x2a

        if (mode <= (uint8_t)STEER_MODE_ESTOP) {
 8001246:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800124a:	2b03      	cmp	r3, #3
 800124c:	d80b      	bhi.n	8001266 <udp_recv_cb+0xbe>
            g_current_mode = (SteerMode_t)mode;
 800124e:	4a47      	ldr	r2, [pc, #284]	@ (800136c <udp_recv_cb+0x1c4>)
 8001250:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001254:	7013      	strb	r3, [r2, #0]
            printf("[EthComm][ASMS] mode:%u joyY:%d\r\n",
 8001256:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800125a:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 800125e:	4619      	mov	r1, r3
 8001260:	4843      	ldr	r0, [pc, #268]	@ (8001370 <udp_recv_cb+0x1c8>)
 8001262:	f00b fdb3 	bl	800cdcc <iprintf>
                   (unsigned)mode, (int)joy_y);
        }

        if (g_current_mode == STEER_MODE_MANUAL) {
 8001266:	4b41      	ldr	r3, [pc, #260]	@ (800136c <udp_recv_cb+0x1c4>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	b2db      	uxtb	r3, r3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d10f      	bne.n	8001290 <udp_recv_cb+0xe8>
            g_latest_pkt.steering_angle = joy_to_deg(joy_y);
 8001270:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ff65 	bl	8001144 <joy_to_deg>
 800127a:	eef0 7a40 	vmov.f32	s15, s0
 800127e:	4b3d      	ldr	r3, [pc, #244]	@ (8001374 <udp_recv_cb+0x1cc>)
 8001280:	ee17 2a90 	vmov	r2, s15
 8001284:	f8c3 2002 	str.w	r2, [r3, #2]
            g_new_data = true;
 8001288:	4b3b      	ldr	r3, [pc, #236]	@ (8001378 <udp_recv_cb+0x1d0>)
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]
        } else if (g_current_mode == STEER_MODE_ESTOP) {
            g_emergency_request = true;
        }
        return;
 800128e:	e064      	b.n	800135a <udp_recv_cb+0x1b2>
        } else if (g_current_mode == STEER_MODE_ESTOP) {
 8001290:	4b36      	ldr	r3, [pc, #216]	@ (800136c <udp_recv_cb+0x1c4>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b03      	cmp	r3, #3
 8001298:	d15f      	bne.n	800135a <udp_recv_cb+0x1b2>
            g_emergency_request = true;
 800129a:	4b38      	ldr	r3, [pc, #224]	@ (800137c <udp_recv_cb+0x1d4>)
 800129c:	2201      	movs	r2, #1
 800129e:	701a      	strb	r2, [r3, #0]
        return;
 80012a0:	e05b      	b.n	800135a <udp_recv_cb+0x1b2>
    }

    /*  9 bytes: PC steer/speed/misc (AUTO mode only)  */
    if (len == PC_PACKET_SIZE && sender == PC_IP_LAST_OCTET) {
 80012a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80012a4:	2b09      	cmp	r3, #9
 80012a6:	d14e      	bne.n	8001346 <udp_recv_cb+0x19e>
 80012a8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d14a      	bne.n	8001346 <udp_recv_cb+0x19e>
        if (g_current_mode != STEER_MODE_AUTO) {
 80012b0:	4b2e      	ldr	r3, [pc, #184]	@ (800136c <udp_recv_cb+0x1c4>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d007      	beq.n	80012ca <udp_recv_cb+0x122>
            printf("[EthComm][PC] ignored: mode=%d\r\n", (int)g_current_mode);
 80012ba:	4b2c      	ldr	r3, [pc, #176]	@ (800136c <udp_recv_cb+0x1c4>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	4619      	mov	r1, r3
 80012c2:	482f      	ldr	r0, [pc, #188]	@ (8001380 <udp_recv_cb+0x1d8>)
 80012c4:	f00b fd82 	bl	800cdcc <iprintf>
            return;
 80012c8:	e048      	b.n	800135c <udp_recv_cb+0x1b4>
        }

        int32_t pc_steer = (int32_t)(
            ((uint32_t)buffer[0]) |
 80012ca:	7c3b      	ldrb	r3, [r7, #16]
 80012cc:	461a      	mov	r2, r3
            ((uint32_t)buffer[1] << 8) |
 80012ce:	7c7b      	ldrb	r3, [r7, #17]
 80012d0:	021b      	lsls	r3, r3, #8
            ((uint32_t)buffer[0]) |
 80012d2:	431a      	orrs	r2, r3
            ((uint32_t)buffer[2] << 16) |
 80012d4:	7cbb      	ldrb	r3, [r7, #18]
 80012d6:	041b      	lsls	r3, r3, #16
            ((uint32_t)buffer[1] << 8) |
 80012d8:	431a      	orrs	r2, r3
            ((uint32_t)buffer[3] << 24));
 80012da:	7cfb      	ldrb	r3, [r7, #19]
 80012dc:	061b      	lsls	r3, r3, #24
            ((uint32_t)buffer[2] << 16) |
 80012de:	4313      	orrs	r3, r2
        int32_t pc_steer = (int32_t)(
 80012e0:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t pc_misc = buffer[8];
 80012e2:	7e3b      	ldrb	r3, [r7, #24]
 80012e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if ((pc_misc >> 7) & 0x01U) {
 80012e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80012ec:	09db      	lsrs	r3, r3, #7
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d006      	beq.n	8001306 <udp_recv_cb+0x15e>
            g_emergency_request = true;
 80012f8:	4b20      	ldr	r3, [pc, #128]	@ (800137c <udp_recv_cb+0x1d4>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	701a      	strb	r2, [r3, #0]
            g_current_mode = STEER_MODE_ESTOP;
 80012fe:	4b1b      	ldr	r3, [pc, #108]	@ (800136c <udp_recv_cb+0x1c4>)
 8001300:	2203      	movs	r2, #3
 8001302:	701a      	strb	r2, [r3, #0]
            return;
 8001304:	e02a      	b.n	800135c <udp_recv_cb+0x1b4>
        }

        g_latest_pkt.steering_angle = clamp_deg((float)pc_steer);
 8001306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001308:	ee07 3a90 	vmov	s15, r3
 800130c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001310:	eeb0 0a67 	vmov.f32	s0, s15
 8001314:	f7ff fee8 	bl	80010e8 <clamp_deg>
 8001318:	eef0 7a40 	vmov.f32	s15, s0
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <udp_recv_cb+0x1cc>)
 800131e:	ee17 2a90 	vmov	r2, s15
 8001322:	f8c3 2002 	str.w	r2, [r3, #2]
        g_new_data = true;
 8001326:	4b14      	ldr	r3, [pc, #80]	@ (8001378 <udp_recv_cb+0x1d0>)
 8001328:	2201      	movs	r2, #1
 800132a:	701a      	strb	r2, [r3, #0]
        printf("[EthComm][PC] steer:%ld -> %.1f\r\n",
               (long)pc_steer, g_latest_pkt.steering_angle);
 800132c:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <udp_recv_cb+0x1cc>)
 800132e:	f8d3 3002 	ldr.w	r3, [r3, #2]
        printf("[EthComm][PC] steer:%ld -> %.1f\r\n",
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f918 	bl	8000568 <__aeabi_f2d>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800133e:	4811      	ldr	r0, [pc, #68]	@ (8001384 <udp_recv_cb+0x1dc>)
 8001340:	f00b fd44 	bl	800cdcc <iprintf>
        return;
 8001344:	e00a      	b.n	800135c <udp_recv_cb+0x1b4>
    }

    printf("[EthComm][RX] ignored: len=%u sender=%u\r\n",
 8001346:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001348:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800134c:	4619      	mov	r1, r3
 800134e:	480e      	ldr	r0, [pc, #56]	@ (8001388 <udp_recv_cb+0x1e0>)
 8001350:	f00b fd3c 	bl	800cdcc <iprintf>
 8001354:	e002      	b.n	800135c <udp_recv_cb+0x1b4>
        return;
 8001356:	bf00      	nop
 8001358:	e000      	b.n	800135c <udp_recv_cb+0x1b4>
        return;
 800135a:	bf00      	nop
           (unsigned)len, (unsigned)sender);
}
 800135c:	3730      	adds	r7, #48	@ 0x30
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	0800eeb0 	.word	0x0800eeb0
 8001368:	0800eed0 	.word	0x0800eed0
 800136c:	20000272 	.word	0x20000272
 8001370:	0800eefc 	.word	0x0800eefc
 8001374:	20000260 	.word	0x20000260
 8001378:	20000271 	.word	0x20000271
 800137c:	20000273 	.word	0x20000273
 8001380:	0800ef20 	.word	0x0800ef20
 8001384:	0800ef44 	.word	0x0800ef44
 8001388:	0800ef68 	.word	0x0800ef68

0800138c <EthComm_UDP_Init>:

/**
 * @brief UDP    (MX_LWIP_Init()  1 )
 */
void EthComm_UDP_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
    g_udp_pcb = udp_new();
 8001392:	f008 fcc1 	bl	8009d18 <udp_new>
 8001396:	4603      	mov	r3, r0
 8001398:	4a1a      	ldr	r2, [pc, #104]	@ (8001404 <EthComm_UDP_Init+0x78>)
 800139a:	6013      	str	r3, [r2, #0]
    if (g_udp_pcb == NULL) {
 800139c:	4b19      	ldr	r3, [pc, #100]	@ (8001404 <EthComm_UDP_Init+0x78>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d103      	bne.n	80013ac <EthComm_UDP_Init+0x20>
        printf("[EthComm] ERROR: udp_new() failed\r\n");
 80013a4:	4818      	ldr	r0, [pc, #96]	@ (8001408 <EthComm_UDP_Init+0x7c>)
 80013a6:	f00b fd79 	bl	800ce9c <puts>
        return;
 80013aa:	e028      	b.n	80013fe <EthComm_UDP_Init+0x72>
    }

    err_t err = udp_bind(g_udp_pcb, IP_ADDR_ANY, AUTODRIVE_UDP_PORT);
 80013ac:	4b15      	ldr	r3, [pc, #84]	@ (8001404 <EthComm_UDP_Init+0x78>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013b4:	4915      	ldr	r1, [pc, #84]	@ (800140c <EthComm_UDP_Init+0x80>)
 80013b6:	4618      	mov	r0, r3
 80013b8:	f008 fbc4 	bl	8009b44 <udp_bind>
 80013bc:	4603      	mov	r3, r0
 80013be:	71fb      	strb	r3, [r7, #7]
    if (err != ERR_OK) {
 80013c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d00e      	beq.n	80013e6 <EthComm_UDP_Init+0x5a>
        printf("[EthComm] ERROR: udp_bind() failed (%d)\r\n", (int)err);
 80013c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013cc:	4619      	mov	r1, r3
 80013ce:	4810      	ldr	r0, [pc, #64]	@ (8001410 <EthComm_UDP_Init+0x84>)
 80013d0:	f00b fcfc 	bl	800cdcc <iprintf>
        udp_remove(g_udp_pcb);
 80013d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <EthComm_UDP_Init+0x78>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f008 fc5b 	bl	8009c94 <udp_remove>
        g_udp_pcb = NULL;
 80013de:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <EthComm_UDP_Init+0x78>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
        return;
 80013e4:	e00b      	b.n	80013fe <EthComm_UDP_Init+0x72>
    }

    udp_recv(g_udp_pcb, udp_recv_cb, NULL);
 80013e6:	4b07      	ldr	r3, [pc, #28]	@ (8001404 <EthComm_UDP_Init+0x78>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2200      	movs	r2, #0
 80013ec:	4909      	ldr	r1, [pc, #36]	@ (8001414 <EthComm_UDP_Init+0x88>)
 80013ee:	4618      	mov	r0, r3
 80013f0:	f008 fc30 	bl	8009c54 <udp_recv>
    printf("[EthComm] UDP ready  PORT:%d\r\n", AUTODRIVE_UDP_PORT);
 80013f4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80013f8:	4807      	ldr	r0, [pc, #28]	@ (8001418 <EthComm_UDP_Init+0x8c>)
 80013fa:	f00b fce7 	bl	800cdcc <iprintf>
}
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	2000025c 	.word	0x2000025c
 8001408:	0800ef94 	.word	0x0800ef94
 800140c:	08010828 	.word	0x08010828
 8001410:	0800efb8 	.word	0x0800efb8
 8001414:	080011a9 	.word	0x080011a9
 8001418:	0800efe4 	.word	0x0800efe4

0800141c <EthComm_HasNewData>:
/**
 * @brief     
 * @return true :     EthComm_GetLatestData()   
 */
bool EthComm_HasNewData(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
    return g_new_data;
 8001420:	4b03      	ldr	r3, [pc, #12]	@ (8001430 <EthComm_HasNewData+0x14>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	b2db      	uxtb	r3, r3
}
 8001426:	4618      	mov	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	20000271 	.word	0x20000271

08001434 <EthComm_GetLatestData>:

/**
 * @brief      ( )
 */
AutoDrive_Packet_t EthComm_GetLatestData(void)
{
 8001434:	b4b0      	push	{r4, r5, r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
    g_new_data = false;
 800143c:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <EthComm_GetLatestData+0x30>)
 800143e:	2200      	movs	r2, #0
 8001440:	701a      	strb	r2, [r3, #0]
    return g_latest_pkt;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a08      	ldr	r2, [pc, #32]	@ (8001468 <EthComm_GetLatestData+0x34>)
 8001446:	461d      	mov	r5, r3
 8001448:	4614      	mov	r4, r2
 800144a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800144c:	6028      	str	r0, [r5, #0]
 800144e:	6069      	str	r1, [r5, #4]
 8001450:	60aa      	str	r2, [r5, #8]
 8001452:	60eb      	str	r3, [r5, #12]
 8001454:	7823      	ldrb	r3, [r4, #0]
 8001456:	742b      	strb	r3, [r5, #16]
}
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	bcb0      	pop	{r4, r5, r7}
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	20000271 	.word	0x20000271
 8001468:	20000260 	.word	0x20000260

0800146c <EthComm_GetCurrentMode>:

SteerMode_t EthComm_GetCurrentMode(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
    return g_current_mode;
 8001470:	4b03      	ldr	r3, [pc, #12]	@ (8001480 <EthComm_GetCurrentMode+0x14>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	b2db      	uxtb	r3, r3
}
 8001476:	4618      	mov	r0, r3
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	20000272 	.word	0x20000272

08001484 <EthComm_ConsumeEmergencyRequest>:

bool EthComm_ConsumeEmergencyRequest(void)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
    bool req = g_emergency_request;
 800148a:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <EthComm_ConsumeEmergencyRequest+0x20>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	71fb      	strb	r3, [r7, #7]
    g_emergency_request = false;
 8001490:	4b04      	ldr	r3, [pc, #16]	@ (80014a4 <EthComm_ConsumeEmergencyRequest+0x20>)
 8001492:	2200      	movs	r2, #0
 8001494:	701a      	strb	r2, [r3, #0]
    return req;
 8001496:	79fb      	ldrb	r3, [r7, #7]
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	20000273 	.word	0x20000273

080014a8 <MX_GPIO_Init>:
     PA8   ------> USB_OTG_FS_SOF
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08c      	sub	sp, #48	@ 0x30
 80014ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
 80014c2:	4b73      	ldr	r3, [pc, #460]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a72      	ldr	r2, [pc, #456]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 80014c8:	f043 0304 	orr.w	r3, r3, #4
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b70      	ldr	r3, [pc, #448]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f003 0304 	and.w	r3, r3, #4
 80014d6:	61bb      	str	r3, [r7, #24]
 80014d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
 80014de:	4b6c      	ldr	r3, [pc, #432]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a6b      	ldr	r2, [pc, #428]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 80014e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b69      	ldr	r3, [pc, #420]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	613b      	str	r3, [r7, #16]
 80014fa:	4b65      	ldr	r3, [pc, #404]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a64      	ldr	r2, [pc, #400]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b62      	ldr	r3, [pc, #392]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	4b5e      	ldr	r3, [pc, #376]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	4a5d      	ldr	r2, [pc, #372]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	6313      	str	r3, [r2, #48]	@ 0x30
 8001522:	4b5b      	ldr	r3, [pc, #364]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	4b57      	ldr	r3, [pc, #348]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	4a56      	ldr	r2, [pc, #344]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001538:	f043 0310 	orr.w	r3, r3, #16
 800153c:	6313      	str	r3, [r2, #48]	@ 0x30
 800153e:	4b54      	ldr	r3, [pc, #336]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	f003 0310 	and.w	r3, r3, #16
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	4b50      	ldr	r3, [pc, #320]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	4a4f      	ldr	r2, [pc, #316]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001554:	f043 0308 	orr.w	r3, r3, #8
 8001558:	6313      	str	r3, [r2, #48]	@ 0x30
 800155a:	4b4d      	ldr	r3, [pc, #308]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	f003 0308 	and.w	r3, r3, #8
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	603b      	str	r3, [r7, #0]
 800156a:	4b49      	ldr	r3, [pc, #292]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	4a48      	ldr	r2, [pc, #288]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001570:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001574:	6313      	str	r3, [r2, #48]	@ 0x30
 8001576:	4b46      	ldr	r3, [pc, #280]	@ (8001690 <MX_GPIO_Init+0x1e8>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800157e:	603b      	str	r3, [r7, #0]
 8001580:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_DE_Pin|LD_REN_Pin, GPIO_PIN_SET);
 8001582:	2201      	movs	r2, #1
 8001584:	2181      	movs	r1, #129	@ 0x81
 8001586:	4843      	ldr	r0, [pc, #268]	@ (8001694 <MX_GPIO_Init+0x1ec>)
 8001588:	f003 f992 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 800158c:	2200      	movs	r2, #0
 800158e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001592:	4841      	ldr	r0, [pc, #260]	@ (8001698 <MX_GPIO_Init+0x1f0>)
 8001594:	f003 f98c 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001598:	2200      	movs	r2, #0
 800159a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800159e:	483d      	ldr	r0, [pc, #244]	@ (8001694 <MX_GPIO_Init+0x1ec>)
 80015a0:	f003 f986 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SVON_PIN_Pin|EMG_PIN_Pin, GPIO_PIN_SET);
 80015a4:	2201      	movs	r2, #1
 80015a6:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80015aa:	483c      	ldr	r0, [pc, #240]	@ (800169c <MX_GPIO_Init+0x1f4>)
 80015ac:	f003 f980 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80015b0:	2200      	movs	r2, #0
 80015b2:	2140      	movs	r1, #64	@ 0x40
 80015b4:	483a      	ldr	r0, [pc, #232]	@ (80016a0 <MX_GPIO_Init+0x1f8>)
 80015b6:	f003 f97b 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80015ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015c0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80015ca:	f107 031c 	add.w	r3, r7, #28
 80015ce:	4619      	mov	r1, r3
 80015d0:	4834      	ldr	r0, [pc, #208]	@ (80016a4 <MX_GPIO_Init+0x1fc>)
 80015d2:	f002 ffa9 	bl	8004528 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_DE_Pin LD3_Pin LD_REN_Pin */
  GPIO_InitStruct.Pin = LD_DE_Pin|LD3_Pin|LD_REN_Pin;
 80015d6:	f244 0381 	movw	r3, #16513	@ 0x4081
 80015da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015dc:	2301      	movs	r3, #1
 80015de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e4:	2300      	movs	r3, #0
 80015e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e8:	f107 031c 	add.w	r3, r7, #28
 80015ec:	4619      	mov	r1, r3
 80015ee:	4829      	ldr	r0, [pc, #164]	@ (8001694 <MX_GPIO_Init+0x1ec>)
 80015f0:	f002 ff9a 	bl	8004528 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_PIN_Pin */
  GPIO_InitStruct.Pin = DIR_PIN_Pin;
 80015f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fa:	2301      	movs	r3, #1
 80015fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001602:	2300      	movs	r3, #0
 8001604:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_PIN_GPIO_Port, &GPIO_InitStruct);
 8001606:	f107 031c 	add.w	r3, r7, #28
 800160a:	4619      	mov	r1, r3
 800160c:	4822      	ldr	r0, [pc, #136]	@ (8001698 <MX_GPIO_Init+0x1f0>)
 800160e:	f002 ff8b 	bl	8004528 <HAL_GPIO_Init>

  /*Configure GPIO pins : SVON_PIN_Pin EMG_PIN_Pin */
  GPIO_InitStruct.Pin = SVON_PIN_Pin|EMG_PIN_Pin;
 8001612:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001616:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2300      	movs	r3, #0
 8001622:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001624:	f107 031c 	add.w	r3, r7, #28
 8001628:	4619      	mov	r1, r3
 800162a:	481c      	ldr	r0, [pc, #112]	@ (800169c <MX_GPIO_Init+0x1f4>)
 800162c:	f002 ff7c 	bl	8004528 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001630:	2340      	movs	r3, #64	@ 0x40
 8001632:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001634:	2301      	movs	r3, #1
 8001636:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001640:	f107 031c 	add.w	r3, r7, #28
 8001644:	4619      	mov	r1, r3
 8001646:	4816      	ldr	r0, [pc, #88]	@ (80016a0 <MX_GPIO_Init+0x1f8>)
 8001648:	f002 ff6e 	bl	8004528 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800164c:	2380      	movs	r3, #128	@ 0x80
 800164e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001650:	2300      	movs	r3, #0
 8001652:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001658:	f107 031c 	add.w	r3, r7, #28
 800165c:	4619      	mov	r1, r3
 800165e:	4810      	ldr	r0, [pc, #64]	@ (80016a0 <MX_GPIO_Init+0x1f8>)
 8001660:	f002 ff62 	bl	8004528 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8001664:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001668:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166a:	2302      	movs	r3, #2
 800166c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001672:	2303      	movs	r3, #3
 8001674:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001676:	230a      	movs	r3, #10
 8001678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167a:	f107 031c 	add.w	r3, r7, #28
 800167e:	4619      	mov	r1, r3
 8001680:	4809      	ldr	r0, [pc, #36]	@ (80016a8 <MX_GPIO_Init+0x200>)
 8001682:	f002 ff51 	bl	8004528 <HAL_GPIO_Init>

}
 8001686:	bf00      	nop
 8001688:	3730      	adds	r7, #48	@ 0x30
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40023800 	.word	0x40023800
 8001694:	40020400 	.word	0x40020400
 8001698:	40021000 	.word	0x40021000
 800169c:	40020c00 	.word	0x40020c00
 80016a0:	40021800 	.word	0x40021800
 80016a4:	40020800 	.word	0x40020800
 80016a8:	40020000 	.word	0x40020000

080016ac <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80016b0:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <MX_IWDG_Init+0x2c>)
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <MX_IWDG_Init+0x30>)
 80016b4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80016b6:	4b08      	ldr	r3, [pc, #32]	@ (80016d8 <MX_IWDG_Init+0x2c>)
 80016b8:	2206      	movs	r2, #6
 80016ba:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80016bc:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <MX_IWDG_Init+0x2c>)
 80016be:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80016c2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80016c4:	4804      	ldr	r0, [pc, #16]	@ (80016d8 <MX_IWDG_Init+0x2c>)
 80016c6:	f003 f90c 	bl	80048e2 <HAL_IWDG_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80016d0:	f000 f9c0 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000274 	.word	0x20000274
 80016dc:	40003000 	.word	0x40003000

080016e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016e4:	b0ab      	sub	sp, #172	@ 0xac
 80016e6:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e8:	f001 f8b4 	bl	8002854 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ec:	f000 f92e 	bl	800194c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f0:	f7ff feda 	bl	80014a8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80016f4:	f000 fed4 	bl	80024a0 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 80016f8:	f000 fea8 	bl	800244c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80016fc:	f7ff fbfa 	bl	8000ef4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001700:	f000 fcea 	bl	80020d8 <MX_TIM1_Init>
  MX_IWDG_Init();
 8001704:	f7ff ffd2 	bl	80016ac <MX_IWDG_Init>
  MX_TIM4_Init();
 8001708:	f000 fda2 	bl	8002250 <MX_TIM4_Init>
  MX_LWIP_Init();
 800170c:	f005 fc9e 	bl	800704c <MX_LWIP_Init>
  /* USER CODE BEGIN 2 */

  // PE10(DIR) GPIO Output   ( )
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001720:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001724:	64fb      	str	r3, [r7, #76]	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001726:	2301      	movs	r3, #1
 8001728:	653b      	str	r3, [r7, #80]	@ 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	657b      	str	r3, [r7, #84]	@ 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172e:	2300      	movs	r3, #0
 8001730:	65bb      	str	r3, [r7, #88]	@ 0x58
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001732:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001736:	4619      	mov	r1, r3
 8001738:	487a      	ldr	r0, [pc, #488]	@ (8001924 <main+0x244>)
 800173a:	f002 fef5 	bl	8004528 <HAL_GPIO_Init>

  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800173e:	213c      	movs	r1, #60	@ 0x3c
 8001740:	4879      	ldr	r0, [pc, #484]	@ (8001928 <main+0x248>)
 8001742:	f004 f94f 	bl	80059e4 <HAL_TIM_Encoder_Start>

  Relay_Init();        // EMG  HIGH  ( 24V  GPIO  )
 8001746:	f000 fb5b 	bl	8001e00 <Relay_Init>
  PulseControl_Init(); // DIR   (PWM   )
 800174a:	f000 fa8b 	bl	8001c64 <PulseControl_Init>
  EncoderReader_Init();
 800174e:	f7ff fc67 	bl	8001020 <EncoderReader_Init>
  PositionControl_Init();
 8001752:	f000 f985 	bl	8001a60 <PositionControl_Init>
  // PWM PulseControl_SetFrequency()  /   .

  //    SVON ON   ServoOn .
  // EMG  24V  Relay_Init() GPIO HIGH  .
  // P2-02 EMG     EMG DI .
  Relay_ServoOn();
 8001756:	f000 fb65 	bl	8001e24 <Relay_ServoOn>
  HAL_Delay(500); //  ON  
 800175a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800175e:	f001 f8eb 	bl	8002938 <HAL_Delay>

  char msg[] = "Servo Start!\r\n";
 8001762:	4b72      	ldr	r3, [pc, #456]	@ (800192c <main+0x24c>)
 8001764:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001768:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800176a:	c407      	stmia	r4!, {r0, r1, r2}
 800176c:	8023      	strh	r3, [r4, #0]
 800176e:	3402      	adds	r4, #2
 8001770:	0c1b      	lsrs	r3, r3, #16
 8001772:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 8001774:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fd89 	bl	8000290 <strlen>
 800177e:	4603      	mov	r3, r0
 8001780:	b29a      	uxth	r2, r3
 8001782:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001786:	2364      	movs	r3, #100	@ 0x64
 8001788:	4869      	ldr	r0, [pc, #420]	@ (8001930 <main+0x250>)
 800178a:	f005 f8a3 	bl	80068d4 <HAL_UART_Transmit>
  //if (!Homing_IsComplete()) {
  //    printf("[Main] Homing failed!\n");
  //    while (1);
  //}
  //HAL_Delay(500);
  EncoderReader_Reset(); //    (0 )
 800178e:	f7ff fc91 	bl	80010b4 <EncoderReader_Reset>
  PositionControl_SetTarget(0.0f); //   0 (UDP  )
 8001792:	ed9f 0a68 	vldr	s0, [pc, #416]	@ 8001934 <main+0x254>
 8001796:	f000 f98b 	bl	8001ab0 <PositionControl_SetTarget>
  PositionControl_Enable();
 800179a:	f000 f9db 	bl	8001b54 <PositionControl_Enable>

  EthComm_UDP_Init(); // UDP    (MX_LWIP_Init   )
 800179e:	f7ff fdf5 	bl	800138c <EthComm_UDP_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t debug_cnt = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	677b      	str	r3, [r7, #116]	@ 0x74
  SteerMode_t prev_mode = STEER_MODE_NONE;
 80017a6:	2300      	movs	r3, #0
 80017a8:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /*  LwIP :      */
    MX_LWIP_Process();
 80017ac:	f005 fd8e 	bl	80072cc <MX_LWIP_Process>

    SteerMode_t mode = EthComm_GetCurrentMode();
 80017b0:	f7ff fe5c 	bl	800146c <EthComm_GetCurrentMode>
 80017b4:	4603      	mov	r3, r0
 80017b6:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72

    /*      */
    if (mode == STEER_MODE_ESTOP) {
 80017ba:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80017be:	2b03      	cmp	r3, #3
 80017c0:	d106      	bne.n	80017d0 <main+0xf0>
        if (prev_mode != STEER_MODE_ESTOP) {
 80017c2:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d01b      	beq.n	8001802 <main+0x122>
            PositionControl_EmergencyStop();
 80017ca:	f000 fa17 	bl	8001bfc <PositionControl_EmergencyStop>
 80017ce:	e018      	b.n	8001802 <main+0x122>
        }
    } else if (mode == STEER_MODE_NONE) {
 80017d0:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d106      	bne.n	80017e6 <main+0x106>
        if (prev_mode != STEER_MODE_NONE) {
 80017d8:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d010      	beq.n	8001802 <main+0x122>
            PositionControl_Disable();
 80017e0:	f000 f9f2 	bl	8001bc8 <PositionControl_Disable>
 80017e4:	e00d      	b.n	8001802 <main+0x122>
        }
    } else if (prev_mode == STEER_MODE_ESTOP &&
 80017e6:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80017ea:	2b03      	cmp	r3, #3
 80017ec:	d109      	bne.n	8001802 <main+0x122>
 80017ee:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d003      	beq.n	80017fe <main+0x11e>
               (mode == STEER_MODE_AUTO || mode == STEER_MODE_MANUAL)) {
 80017f6:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d101      	bne.n	8001802 <main+0x122>
        PositionControl_Enable();
 80017fe:	f000 f9a9 	bl	8001b54 <PositionControl_Enable>
    }

    /*  PC misc brake  one-shot ESTOP    */
    if (EthComm_ConsumeEmergencyRequest()) {
 8001802:	f7ff fe3f 	bl	8001484 <EthComm_ConsumeEmergencyRequest>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d004      	beq.n	8001816 <main+0x136>
        PositionControl_EmergencyStop();
 800180c:	f000 f9f6 	bl	8001bfc <PositionControl_EmergencyStop>
        mode = STEER_MODE_ESTOP;
 8001810:	2303      	movs	r3, #3
 8001812:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
    }

    /*  UDP        */
    if (EthComm_HasNewData()) {
 8001816:	f7ff fe01 	bl	800141c <EthComm_HasNewData>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d012      	beq.n	8001846 <main+0x166>
        AutoDrive_Packet_t pkt = EthComm_GetLatestData();
 8001820:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fe05 	bl	8001434 <EthComm_GetLatestData>
        if (mode == STEER_MODE_AUTO || mode == STEER_MODE_MANUAL) {
 800182a:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800182e:	2b01      	cmp	r3, #1
 8001830:	d003      	beq.n	800183a <main+0x15a>
 8001832:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001836:	2b02      	cmp	r3, #2
 8001838:	d105      	bne.n	8001846 <main+0x166>
            PositionControl_SetTarget(pkt.steering_angle);  // degree 
 800183a:	f8d7 302a 	ldr.w	r3, [r7, #42]	@ 0x2a
 800183e:	ee00 3a10 	vmov	s0, r3
 8001842:	f000 f935 	bl	8001ab0 <PositionControl_SetTarget>
        }
    }
    prev_mode = mode;
 8001846:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800184a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73

    /*  1ms    */
    if (interrupt_flag) {
 800184e:	4b3a      	ldr	r3, [pc, #232]	@ (8001938 <main+0x258>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	d061      	beq.n	800191c <main+0x23c>
        interrupt_flag = 0;
 8001858:	4b37      	ldr	r3, [pc, #220]	@ (8001938 <main+0x258>)
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
#if AUTO_FIXED_PULSE_TEST
        if (mode == STEER_MODE_AUTO) {
 800185e:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001862:	2b01      	cmp	r3, #1
 8001864:	d103      	bne.n	800186e <main+0x18e>
            PulseControl_SetFrequency(AUTO_FIXED_PULSE_HZ);
 8001866:	4835      	ldr	r0, [pc, #212]	@ (800193c <main+0x25c>)
 8001868:	f000 fa14 	bl	8001c94 <PulseControl_SetFrequency>
 800186c:	e001      	b.n	8001872 <main+0x192>
        } else {
            PulseControl_Stop();
 800186e:	f000 faa7 	bl	8001dc0 <PulseControl_Stop>
        }
#else
        PositionControl_Update();
#endif

        if (++debug_cnt >= 100) {
 8001872:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001874:	3301      	adds	r3, #1
 8001876:	677b      	str	r3, [r7, #116]	@ 0x74
 8001878:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800187a:	2b63      	cmp	r3, #99	@ 0x63
 800187c:	d94e      	bls.n	800191c <main+0x23c>
            uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);
 800187e:	4b30      	ldr	r3, [pc, #192]	@ (8001940 <main+0x260>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001884:	66fb      	str	r3, [r7, #108]	@ 0x6c
            uint32_t ccr = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1);
 8001886:	4b2e      	ldr	r3, [pc, #184]	@ (8001940 <main+0x260>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800188c:	66bb      	str	r3, [r7, #104]	@ 0x68
            uint32_t enc_raw = __HAL_TIM_GET_COUNTER(&htim4);
 800188e:	4b26      	ldr	r3, [pc, #152]	@ (8001928 <main+0x248>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001894:	667b      	str	r3, [r7, #100]	@ 0x64
            GPIO_PinState dir_state = HAL_GPIO_ReadPin(DIR_PIN_GPIO_Port, DIR_PIN_Pin);
 8001896:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800189a:	4822      	ldr	r0, [pc, #136]	@ (8001924 <main+0x244>)
 800189c:	f002 fff0 	bl	8004880 <HAL_GPIO_ReadPin>
 80018a0:	4603      	mov	r3, r0
 80018a2:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
            PositionControl_State_t s = PositionControl_GetState();
 80018a6:	f107 030c 	add.w	r3, r7, #12
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 f934 	bl	8001b18 <PositionControl_GetState>
            debug_cnt = 0;
 80018b0:	2300      	movs	r3, #0
 80018b2:	677b      	str	r3, [r7, #116]	@ 0x74
            printf("[DIAG] COMM_MODE:%d CTRL_MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 80018b4:	f897 6072 	ldrb.w	r6, [r7, #114]	@ 0x72
                   (int)mode,
                   (int)PositionControl_GetMode(),
 80018b8:	f000 f944 	bl	8001b44 <PositionControl_GetMode>
 80018bc:	4603      	mov	r3, r0
            printf("[DIAG] COMM_MODE:%d CTRL_MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 80018be:	607b      	str	r3, [r7, #4]
                   s.target_angle,
 80018c0:	68fb      	ldr	r3, [r7, #12]
            printf("[DIAG] COMM_MODE:%d CTRL_MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7fe fe50 	bl	8000568 <__aeabi_f2d>
 80018c8:	4604      	mov	r4, r0
 80018ca:	460d      	mov	r5, r1
                   s.current_angle,
 80018cc:	693b      	ldr	r3, [r7, #16]
            printf("[DIAG] COMM_MODE:%d CTRL_MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7fe fe4a 	bl	8000568 <__aeabi_f2d>
 80018d4:	4680      	mov	r8, r0
 80018d6:	4689      	mov	r9, r1
                   s.error,
 80018d8:	697b      	ldr	r3, [r7, #20]
            printf("[DIAG] COMM_MODE:%d CTRL_MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 80018da:	4618      	mov	r0, r3
 80018dc:	f7fe fe44 	bl	8000568 <__aeabi_f2d>
 80018e0:	4682      	mov	sl, r0
 80018e2:	468b      	mov	fp, r1
                   s.output,
 80018e4:	69bb      	ldr	r3, [r7, #24]
            printf("[DIAG] COMM_MODE:%d CTRL_MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fe3e 	bl	8000568 <__aeabi_f2d>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	f897 1063 	ldrb.w	r1, [r7, #99]	@ 0x63
 80018f4:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80018f6:	900b      	str	r0, [sp, #44]	@ 0x2c
 80018f8:	910a      	str	r1, [sp, #40]	@ 0x28
 80018fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80018fc:	9109      	str	r1, [sp, #36]	@ 0x24
 80018fe:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8001900:	9108      	str	r1, [sp, #32]
 8001902:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001906:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800190a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800190e:	e9cd 4500 	strd	r4, r5, [sp]
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	4631      	mov	r1, r6
 8001916:	480b      	ldr	r0, [pc, #44]	@ (8001944 <main+0x264>)
 8001918:	f00b fa58 	bl	800cdcc <iprintf>
                   (int)dir_state,
                   (unsigned long)enc_raw);
        }
    }

    HAL_IWDG_Refresh(&hiwdg);
 800191c:	480a      	ldr	r0, [pc, #40]	@ (8001948 <main+0x268>)
 800191e:	f003 f824 	bl	800496a <HAL_IWDG_Refresh>
  {
 8001922:	e743      	b.n	80017ac <main+0xcc>
 8001924:	40021000 	.word	0x40021000
 8001928:	20000308 	.word	0x20000308
 800192c:	0800f064 	.word	0x0800f064
 8001930:	20000398 	.word	0x20000398
 8001934:	00000000 	.word	0x00000000
 8001938:	200002b9 	.word	0x200002b9
 800193c:	0007a120 	.word	0x0007a120
 8001940:	200002c0 	.word	0x200002c0
 8001944:	0800f004 	.word	0x0800f004
 8001948:	20000274 	.word	0x20000274

0800194c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b094      	sub	sp, #80	@ 0x50
 8001950:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001952:	f107 0320 	add.w	r3, r7, #32
 8001956:	2230      	movs	r2, #48	@ 0x30
 8001958:	2100      	movs	r1, #0
 800195a:	4618      	mov	r0, r3
 800195c:	f00b fb8e 	bl	800d07c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001960:	f107 030c 	add.w	r3, r7, #12
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001970:	2300      	movs	r3, #0
 8001972:	60bb      	str	r3, [r7, #8]
 8001974:	4b2c      	ldr	r3, [pc, #176]	@ (8001a28 <SystemClock_Config+0xdc>)
 8001976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001978:	4a2b      	ldr	r2, [pc, #172]	@ (8001a28 <SystemClock_Config+0xdc>)
 800197a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800197e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001980:	4b29      	ldr	r3, [pc, #164]	@ (8001a28 <SystemClock_Config+0xdc>)
 8001982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001984:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001988:	60bb      	str	r3, [r7, #8]
 800198a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800198c:	2300      	movs	r3, #0
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	4b26      	ldr	r3, [pc, #152]	@ (8001a2c <SystemClock_Config+0xe0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a25      	ldr	r2, [pc, #148]	@ (8001a2c <SystemClock_Config+0xe0>)
 8001996:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800199a:	6013      	str	r3, [r2, #0]
 800199c:	4b23      	ldr	r3, [pc, #140]	@ (8001a2c <SystemClock_Config+0xe0>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019a4:	607b      	str	r3, [r7, #4]
 80019a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80019a8:	2309      	movs	r3, #9
 80019aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80019ac:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80019b2:	2301      	movs	r3, #1
 80019b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019b6:	2302      	movs	r3, #2
 80019b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019c0:	2304      	movs	r3, #4
 80019c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80019c4:	23b4      	movs	r3, #180	@ 0xb4
 80019c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019c8:	2302      	movs	r3, #2
 80019ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80019cc:	2307      	movs	r3, #7
 80019ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019d0:	f107 0320 	add.w	r3, r7, #32
 80019d4:	4618      	mov	r0, r3
 80019d6:	f003 f829 	bl	8004a2c <HAL_RCC_OscConfig>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80019e0:	f000 f838 	bl	8001a54 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80019e4:	f002 ffd2 	bl	800498c <HAL_PWREx_EnableOverDrive>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80019ee:	f000 f831 	bl	8001a54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019f2:	230f      	movs	r3, #15
 80019f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019f6:	2302      	movs	r3, #2
 80019f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019fe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a02:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a08:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a0a:	f107 030c 	add.w	r3, r7, #12
 8001a0e:	2105      	movs	r1, #5
 8001a10:	4618      	mov	r0, r3
 8001a12:	f003 fa83 	bl	8004f1c <HAL_RCC_ClockConfig>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001a1c:	f000 f81a 	bl	8001a54 <Error_Handler>
  }
}
 8001a20:	bf00      	nop
 8001a22:	3750      	adds	r7, #80	@ 0x50
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40007000 	.word	0x40007000

08001a30 <__io_putchar>:

/* USER CODE BEGIN 4 */

// printf UART 
int __io_putchar(int ch)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001a38:	1d39      	adds	r1, r7, #4
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3e:	2201      	movs	r2, #1
 8001a40:	4803      	ldr	r0, [pc, #12]	@ (8001a50 <__io_putchar+0x20>)
 8001a42:	f004 ff47 	bl	80068d4 <HAL_UART_Transmit>
    return ch;
 8001a46:	687b      	ldr	r3, [r7, #4]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20000398 	.word	0x20000398

08001a54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a58:	b672      	cpsid	i
}
 8001a5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <Error_Handler+0x8>

08001a60 <PositionControl_Init>:

// ==========  ==========
// Init()        .
//   

int PositionControl_Init(void) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
    pid_state.prev_error = 0.0f;  //D : ( - )/dt,    
 8001a64:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa0 <PositionControl_Init+0x40>)
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
    pid_state.integral = 0.0f;   //  
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <PositionControl_Init+0x40>)
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	605a      	str	r2, [r3, #4]
    pid_state.last_time_ms = HAL_GetTick();  //HAL_GetTick():STM32HAL,     (dt   )
 8001a74:	f000 ff54 	bl	8002920 <HAL_GetTick>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	4a09      	ldr	r2, [pc, #36]	@ (8001aa0 <PositionControl_Init+0x40>)
 8001a7c:	6093      	str	r3, [r2, #8]
    
    state.target_angle = 0.0f;
 8001a7e:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <PositionControl_Init+0x44>)
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
    state.current_angle = 0.0f;
 8001a86:	4b07      	ldr	r3, [pc, #28]	@ (8001aa4 <PositionControl_Init+0x44>)
 8001a88:	f04f 0200 	mov.w	r2, #0
 8001a8c:	605a      	str	r2, [r3, #4]
    control_enabled = false; //   , , Enable()     
 8001a8e:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <PositionControl_Init+0x48>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]

    printf("[PosCtrl] Initialized\n");
 8001a94:	4805      	ldr	r0, [pc, #20]	@ (8001aac <PositionControl_Init+0x4c>)
 8001a96:	f00b fa01 	bl	800ce9c <puts>
    return POS_CTRL_OK;  // 
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000284 	.word	0x20000284
 8001aa4:	20000290 	.word	0x20000290
 8001aa8:	200002ac 	.word	0x200002ac
 8001aac:	0800f074 	.word	0x0800f074

08001ab0 <PositionControl_SetTarget>:
        state.is_stable = false;
    }
}

// ==========   ==========
int PositionControl_SetTarget(float target_deg) {
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	ed87 0a01 	vstr	s0, [r7, #4]
    //  
    if (target_deg > MAX_ANGLE_DEG || target_deg < MIN_ANGLE_DEG) {
 8001aba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001abe:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001b0c <PositionControl_SetTarget+0x5c>
 8001ac2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aca:	dc08      	bgt.n	8001ade <PositionControl_SetTarget+0x2e>
 8001acc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ad0:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001b10 <PositionControl_SetTarget+0x60>
 8001ad4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001adc:	d502      	bpl.n	8001ae4 <PositionControl_SetTarget+0x34>
        return POS_CTRL_ERR_OVER_LIMIT;
 8001ade:	f06f 0302 	mvn.w	r3, #2
 8001ae2:	e00d      	b.n	8001b00 <PositionControl_SetTarget+0x50>
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae4:	b672      	cpsid	i
}
 8001ae6:	bf00      	nop
    }

    __disable_irq();
    state.target_angle = target_deg;
 8001ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <PositionControl_SetTarget+0x64>)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6013      	str	r3, [r2, #0]
    state.is_stable = false;
 8001aee:	4b09      	ldr	r3, [pc, #36]	@ (8001b14 <PositionControl_SetTarget+0x64>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	741a      	strb	r2, [r3, #16]
    state.stable_time_ms = 0;
 8001af4:	4b07      	ldr	r3, [pc, #28]	@ (8001b14 <PositionControl_SetTarget+0x64>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8001afa:	b662      	cpsie	i
}
 8001afc:	bf00      	nop
    __enable_irq();

    return POS_CTRL_OK;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	43b40000 	.word	0x43b40000
 8001b10:	c3b40000 	.word	0xc3b40000
 8001b14:	20000290 	.word	0x20000290

08001b18 <PositionControl_GetState>:
void PositionControl_GetPID(PID_Params_t* params) {
    if (params != NULL) {
        *params = pid_params;
    }
}
PositionControl_State_t PositionControl_GetState(void) {
 8001b18:	b4b0      	push	{r4, r5, r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
    return state;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a07      	ldr	r2, [pc, #28]	@ (8001b40 <PositionControl_GetState+0x28>)
 8001b24:	461c      	mov	r4, r3
 8001b26:	4615      	mov	r5, r2
 8001b28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b2c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b30:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bcb0      	pop	{r4, r5, r7}
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	20000290 	.word	0x20000290

08001b44 <PositionControl_GetMode>:
// ==========   ==========
void PositionControl_SetMode(ControlMode_t mode) {
    //    
    (void)mode; //    
}
ControlMode_t PositionControl_GetMode(void) {
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
    return CTRL_MODE_POSITION;
 8001b48:	2301      	movs	r3, #1
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <PositionControl_Enable>:

int PositionControl_Enable(void) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
    control_enabled = true;
 8001b58:	4b16      	ldr	r3, [pc, #88]	@ (8001bb4 <PositionControl_Enable+0x60>)
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	701a      	strb	r2, [r3, #0]
    fault_flag = 0;              // EmergencyStop    fault 
 8001b5e:	4b16      	ldr	r3, [pc, #88]	@ (8001bb8 <PositionControl_Enable+0x64>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]

    // [BUG FIX] D   (Derivative Kick Prevention)
    // : prev_error=0      D=(error-0)/0.001=10000  d_term=200000  MAX cap
    // : Enable    prev_error    D = (error-error)/dt = 0
    state.current_angle = EncoderReader_GetAngleDeg();
 8001b64:	f7ff fa7c 	bl	8001060 <EncoderReader_GetAngleDeg>
 8001b68:	eef0 7a40 	vmov.f32	s15, s0
 8001b6c:	4b13      	ldr	r3, [pc, #76]	@ (8001bbc <PositionControl_Enable+0x68>)
 8001b6e:	edc3 7a01 	vstr	s15, [r3, #4]
    pid_state.prev_error = state.target_angle - state.current_angle;
 8001b72:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <PositionControl_Enable+0x68>)
 8001b74:	ed93 7a00 	vldr	s14, [r3]
 8001b78:	4b10      	ldr	r3, [pc, #64]	@ (8001bbc <PositionControl_Enable+0x68>)
 8001b7a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b82:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc0 <PositionControl_Enable+0x6c>)
 8001b84:	edc3 7a00 	vstr	s15, [r3]
    pid_state.integral = 0.0f;
 8001b88:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc0 <PositionControl_Enable+0x6c>)
 8001b8a:	f04f 0200 	mov.w	r2, #0
 8001b8e:	605a      	str	r2, [r3, #4]
    pid_state.last_time_ms = HAL_GetTick();
 8001b90:	f000 fec6 	bl	8002920 <HAL_GetTick>
 8001b94:	4603      	mov	r3, r0
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <PositionControl_Enable+0x6c>)
 8001b98:	6093      	str	r3, [r2, #8]
    printf("[PosCtrl] Enabled (FLT cleared, angle=%.2f)\r\n", state.current_angle);
 8001b9a:	4b08      	ldr	r3, [pc, #32]	@ (8001bbc <PositionControl_Enable+0x68>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fce2 	bl	8000568 <__aeabi_f2d>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4806      	ldr	r0, [pc, #24]	@ (8001bc4 <PositionControl_Enable+0x70>)
 8001baa:	f00b f90f 	bl	800cdcc <iprintf>
    return POS_CTRL_OK;
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	200002ac 	.word	0x200002ac
 8001bb8:	20000280 	.word	0x20000280
 8001bbc:	20000290 	.word	0x20000290
 8001bc0:	20000284 	.word	0x20000284
 8001bc4:	0800f0c0 	.word	0x0800f0c0

08001bc8 <PositionControl_Disable>:

void PositionControl_Disable(void) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
    if (!control_enabled) {
 8001bcc:	4b09      	ldr	r3, [pc, #36]	@ (8001bf4 <PositionControl_Disable+0x2c>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	f083 0301 	eor.w	r3, r3, #1
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d108      	bne.n	8001bee <PositionControl_Disable+0x26>
        return;
    }
    control_enabled = false;
 8001bdc:	4b05      	ldr	r3, [pc, #20]	@ (8001bf4 <PositionControl_Disable+0x2c>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	701a      	strb	r2, [r3, #0]
    PulseControl_Stop();
 8001be2:	f000 f8ed 	bl	8001dc0 <PulseControl_Stop>
    printf("[PosCtrl] Disabled\r\n");
 8001be6:	4804      	ldr	r0, [pc, #16]	@ (8001bf8 <PositionControl_Disable+0x30>)
 8001be8:	f00b f958 	bl	800ce9c <puts>
 8001bec:	e000      	b.n	8001bf0 <PositionControl_Disable+0x28>
        return;
 8001bee:	bf00      	nop
}
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200002ac 	.word	0x200002ac
 8001bf8:	0800f0f0 	.word	0x0800f0f0

08001bfc <PositionControl_EmergencyStop>:
}
bool PositionControl_IsSafe(void) {
    return PositionControl_CheckSafety();
}

void PositionControl_EmergencyStop(void) {
 8001bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af02      	add	r7, sp, #8
    control_enabled = false;
 8001c02:	4b13      	ldr	r3, [pc, #76]	@ (8001c50 <PositionControl_EmergencyStop+0x54>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
    PulseControl_Stop();
 8001c08:	f000 f8da 	bl	8001dc0 <PulseControl_Stop>
    pid_state.integral = 0.0f;
 8001c0c:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <PositionControl_EmergencyStop+0x58>)
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	605a      	str	r2, [r3, #4]
    // [] fault    (fault_flag: 1=, 2=)
    printf("[PosCtrl] EMERGENCY STOP! FLT=%d Ang:%.1f Err:%.1f\r\n",
 8001c14:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <PositionControl_EmergencyStop+0x5c>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	461e      	mov	r6, r3
           (int)fault_flag, state.current_angle, state.error);
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <PositionControl_EmergencyStop+0x60>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
    printf("[PosCtrl] EMERGENCY STOP! FLT=%d Ang:%.1f Err:%.1f\r\n",
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fca1 	bl	8000568 <__aeabi_f2d>
 8001c26:	4604      	mov	r4, r0
 8001c28:	460d      	mov	r5, r1
           (int)fault_flag, state.current_angle, state.error);
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c5c <PositionControl_EmergencyStop+0x60>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
    printf("[PosCtrl] EMERGENCY STOP! FLT=%d Ang:%.1f Err:%.1f\r\n",
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7fe fc9a 	bl	8000568 <__aeabi_f2d>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	e9cd 2300 	strd	r2, r3, [sp]
 8001c3c:	4622      	mov	r2, r4
 8001c3e:	462b      	mov	r3, r5
 8001c40:	4631      	mov	r1, r6
 8001c42:	4807      	ldr	r0, [pc, #28]	@ (8001c60 <PositionControl_EmergencyStop+0x64>)
 8001c44:	f00b f8c2 	bl	800cdcc <iprintf>
    // EMG  24V   Relay_Emergency()   .
    // P2-02 EMG      .
    // : PositionControl_Enable()   .
}
 8001c48:	bf00      	nop
 8001c4a:	3704      	adds	r7, #4
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c50:	200002ac 	.word	0x200002ac
 8001c54:	20000284 	.word	0x20000284
 8001c58:	20000280 	.word	0x20000280
 8001c5c:	20000290 	.word	0x20000290
 8001c60:	0800f118 	.word	0x0800f118

08001c64 <PulseControl_Init>:
extern TIM_HandleTypeDef htim1;

/**
  * @brief   
  */
void PulseControl_Init(void) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
    p_htim1 = &htim1;
 8001c68:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <PulseControl_Init+0x20>)
 8001c6a:	4a07      	ldr	r2, [pc, #28]	@ (8001c88 <PulseControl_Init+0x24>)
 8001c6c:	601a      	str	r2, [r3, #0]
    is_busy = 0;
 8001c6e:	4b07      	ldr	r3, [pc, #28]	@ (8001c8c <PulseControl_Init+0x28>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	701a      	strb	r2, [r3, #0]

    //      (Safety)
    // CubeMX(main.c) PE10 GPIO_Output   .
    HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 8001c74:	2200      	movs	r2, #0
 8001c76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c7a:	4805      	ldr	r0, [pc, #20]	@ (8001c90 <PulseControl_Init+0x2c>)
 8001c7c:	f002 fe18 	bl	80048b0 <HAL_GPIO_WritePin>
}
 8001c80:	bf00      	nop
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	200002b0 	.word	0x200002b0
 8001c88:	200002c0 	.word	0x200002c0
 8001c8c:	200002b8 	.word	0x200002b8
 8001c90:	40021000 	.word	0x40021000

08001c94 <PulseControl_SetFrequency>:
 * * [  ]
 *    (DIR_PIN)   , PID   
 *     .    (+, -) 
 * DIR  High/Low   .
 */
void PulseControl_SetFrequency(int32_t freq_hz) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
    // 1.   
    if (freq_hz == 0) {
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d106      	bne.n	8001cb0 <PulseControl_SetFrequency+0x1c>
        //     Stop  (PID  )
        HAL_TIM_PWM_Stop(p_htim1, TIM_CHANNEL_1); 
 8001ca2:	4b2d      	ldr	r3, [pc, #180]	@ (8001d58 <PulseControl_SetFrequency+0xc4>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f003 fcc7 	bl	800563c <HAL_TIM_PWM_Stop>
        return;
 8001cae:	e04f      	b.n	8001d50 <PulseControl_SetFrequency+0xbc>
    }

    // 2.   ( !)
    // freq_hz  CW,  CCW (     )
    if (freq_hz > 0) {
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	dd06      	ble.n	8001cc4 <PulseControl_SetFrequency+0x30>
        HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_SET);   // 
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cbc:	4827      	ldr	r0, [pc, #156]	@ (8001d5c <PulseControl_SetFrequency+0xc8>)
 8001cbe:	f002 fdf7 	bl	80048b0 <HAL_GPIO_WritePin>
 8001cc2:	e008      	b.n	8001cd6 <PulseControl_SetFrequency+0x42>
    } else {
        HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET); // 
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cca:	4824      	ldr	r0, [pc, #144]	@ (8001d5c <PulseControl_SetFrequency+0xc8>)
 8001ccc:	f002 fdf0 	bl	80048b0 <HAL_GPIO_WritePin>
        freq_hz = -freq_hz; //     
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	425b      	negs	r3, r3
 8001cd4:	607b      	str	r3, [r7, #4]
    }

    // 3.    (, : 100kHz)
    if (freq_hz > 100000) freq_hz = 100000;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a21      	ldr	r2, [pc, #132]	@ (8001d60 <PulseControl_SetFrequency+0xcc>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	dd01      	ble.n	8001ce2 <PulseControl_SetFrequency+0x4e>
 8001cde:	4b20      	ldr	r3, [pc, #128]	@ (8001d60 <PulseControl_SetFrequency+0xcc>)
 8001ce0:	607b      	str	r3, [r7, #4]
    //     (   )
    if (freq_hz < 10) freq_hz = 10;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b09      	cmp	r3, #9
 8001ce6:	dc01      	bgt.n	8001cec <PulseControl_SetFrequency+0x58>
 8001ce8:	230a      	movs	r3, #10
 8001cea:	607b      	str	r3, [r7, #4]

    // 4. (ARR) 
    // : TimerClock / ((PSC+1) * TargetFreq) - 1
    // MCU TIM1  180MHz PSC 215  (CubeMX   )
    uint32_t timer_clk = 180000000; 
 8001cec:	4b1d      	ldr	r3, [pc, #116]	@ (8001d64 <PulseControl_SetFrequency+0xd0>)
 8001cee:	613b      	str	r3, [r7, #16]
    uint32_t psc = p_htim1->Instance->PSC;
 8001cf0:	4b19      	ldr	r3, [pc, #100]	@ (8001d58 <PulseControl_SetFrequency+0xc4>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf8:	60fb      	str	r3, [r7, #12]
    
    
    
    // 0  
    uint32_t arr = (timer_clk / ((psc + 1) * freq_hz)) - 1;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	fb02 f303 	mul.w	r3, r2, r3
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	617b      	str	r3, [r7, #20]

    if (arr > 0xFFFF) arr = 0xFFFF; //16 
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d14:	d302      	bcc.n	8001d1c <PulseControl_SetFrequency+0x88>
 8001d16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d1a:	617b      	str	r3, [r7, #20]
    if (arr < 1) arr = 1; //  (0 ) 
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <PulseControl_SetFrequency+0x92>
 8001d22:	2301      	movs	r3, #1
 8001d24:	617b      	str	r3, [r7, #20]

    // 5.   (   50% )
    __HAL_TIM_SET_AUTORELOAD(p_htim1, arr);
 8001d26:	4b0c      	ldr	r3, [pc, #48]	@ (8001d58 <PulseControl_SetFrequency+0xc4>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	697a      	ldr	r2, [r7, #20]
 8001d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d30:	4b09      	ldr	r3, [pc, #36]	@ (8001d58 <PulseControl_SetFrequency+0xc4>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(p_htim1, TIM_CHANNEL_1, arr / 2);
 8001d38:	4b07      	ldr	r3, [pc, #28]	@ (8001d58 <PulseControl_SetFrequency+0xc4>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	0852      	lsrs	r2, r2, #1
 8001d42:	635a      	str	r2, [r3, #52]	@ 0x34

    // 6. PWM 
    // PID   (_IT)     .
    HAL_TIM_PWM_Start(p_htim1, TIM_CHANNEL_1);
 8001d44:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <PulseControl_SetFrequency+0xc4>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f003 fbae 	bl	80054ac <HAL_TIM_PWM_Start>
}
 8001d50:	3718      	adds	r7, #24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	200002b0 	.word	0x200002b0
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	000186a0 	.word	0x000186a0
 8001d64:	0aba9500 	.word	0x0aba9500

08001d68 <HAL_TIM_PWM_PulseFinishedCallback>:

/**
  * @brief PWM    ( )
  *  1    remaining_steps .
  */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
    // TIM1  
    if (htim->Instance == TIM1) {
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a0e      	ldr	r2, [pc, #56]	@ (8001db0 <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d115      	bne.n	8001da6 <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
        if (remaining_steps > 0) {
 8001d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001db4 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d004      	beq.n	8001d8c <HAL_TIM_PWM_PulseFinishedCallback+0x24>
            remaining_steps--; //    
 8001d82:	4b0c      	ldr	r3, [pc, #48]	@ (8001db4 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	4a0a      	ldr	r2, [pc, #40]	@ (8001db4 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001d8a:	6013      	str	r3, [r2, #0]
        }

        if (remaining_steps == 0) {
 8001d8c:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d108      	bne.n	8001da6 <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
            //     PWM 
            HAL_TIM_PWM_Stop_IT(p_htim1, TIM_CHANNEL_1);
 8001d94:	4b08      	ldr	r3, [pc, #32]	@ (8001db8 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f003 fcbe 	bl	800571c <HAL_TIM_PWM_Stop_IT>
            is_busy = 0;
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40010000 	.word	0x40010000
 8001db4:	200002b4 	.word	0x200002b4
 8001db8:	200002b0 	.word	0x200002b0
 8001dbc:	200002b8 	.word	0x200002b8

08001dc0 <PulseControl_Stop>:
  * @brief  
  * [] PID (non-IT) Step (IT)  :
  * - Stop_IT  HAL State=READY  Stop  State!=BUSY  HAL_ERROR    
  * - CC   , HAL_TIM_PWM_Stop   
  */
void PulseControl_Stop(void) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
    __HAL_TIM_DISABLE_IT(p_htim1, TIM_IT_CC1); // Step    
 8001dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001df4 <PulseControl_Stop+0x34>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68da      	ldr	r2, [r3, #12]
 8001dcc:	4b09      	ldr	r3, [pc, #36]	@ (8001df4 <PulseControl_Stop+0x34>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f022 0202 	bic.w	r2, r2, #2
 8001dd6:	60da      	str	r2, [r3, #12]
    HAL_TIM_PWM_Stop(p_htim1, TIM_CHANNEL_1);  // PWM  , HAL State=READY 
 8001dd8:	4b06      	ldr	r3, [pc, #24]	@ (8001df4 <PulseControl_Stop+0x34>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f003 fc2c 	bl	800563c <HAL_TIM_PWM_Stop>
    remaining_steps = 0;
 8001de4:	4b04      	ldr	r3, [pc, #16]	@ (8001df8 <PulseControl_Stop+0x38>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
    is_busy = 0;
 8001dea:	4b04      	ldr	r3, [pc, #16]	@ (8001dfc <PulseControl_Stop+0x3c>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	701a      	strb	r2, [r3, #0]
}
 8001df0:	bf00      	nop
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	200002b0 	.word	0x200002b0
 8001df8:	200002b4 	.word	0x200002b4
 8001dfc:	200002b8 	.word	0x200002b8

08001e00 <Relay_Init>:
 * @brief Initialize relay control
 * SVON: Active LOW (LOW=ON, HIGH=OFF)
 * EMG: Active LOW, B (LOW=, HIGH=)
 */
void Relay_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
    // Default state: Servo OFF, EMG released ( )
    HAL_GPIO_WritePin(SVON_PORT, SVON_PIN_CTRL, GPIO_PIN_SET);   // SVON OFF (Active LOW)
 8001e04:	2201      	movs	r2, #1
 8001e06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e0a:	4805      	ldr	r0, [pc, #20]	@ (8001e20 <Relay_Init+0x20>)
 8001e0c:	f002 fd50 	bl	80048b0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMG_PORT, EMG_PIN_CTRL, GPIO_PIN_SET);     // EMG  ()
 8001e10:	2201      	movs	r2, #1
 8001e12:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e16:	4802      	ldr	r0, [pc, #8]	@ (8001e20 <Relay_Init+0x20>)
 8001e18:	f002 fd4a 	bl	80048b0 <HAL_GPIO_WritePin>
}
 8001e1c:	bf00      	nop
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40020c00 	.word	0x40020c00

08001e24 <Relay_ServoOn>:

/**
 * @brief Turn servo ON (Active LOW: LOW=ON)
 */
void Relay_ServoOn(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SVON_PORT, SVON_PIN_CTRL, GPIO_PIN_RESET); // LOW = Servo ON
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e2e:	4802      	ldr	r0, [pc, #8]	@ (8001e38 <Relay_ServoOn+0x14>)
 8001e30:	f002 fd3e 	bl	80048b0 <HAL_GPIO_WritePin>
}
 8001e34:	bf00      	nop
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40020c00 	.word	0x40020c00

08001e3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	4b10      	ldr	r3, [pc, #64]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e52:	4b0d      	ldr	r3, [pc, #52]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	603b      	str	r3, [r7, #0]
 8001e62:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	4a08      	ldr	r2, [pc, #32]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e76:	603b      	str	r3, [r7, #0]
 8001e78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40023800 	.word	0x40023800

08001e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e90:	bf00      	nop
 8001e92:	e7fd      	b.n	8001e90 <NMI_Handler+0x4>

08001e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e98:	bf00      	nop
 8001e9a:	e7fd      	b.n	8001e98 <HardFault_Handler+0x4>

08001e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ea0:	bf00      	nop
 8001ea2:	e7fd      	b.n	8001ea0 <MemManage_Handler+0x4>

08001ea4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <BusFault_Handler+0x4>

08001eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <UsageFault_Handler+0x4>

08001eb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
	...

08001ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ee4:	f000 fd08 	bl	80028f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  interrupt_flag = 1;
 8001ee8:	4b02      	ldr	r3, [pc, #8]	@ (8001ef4 <SysTick_Handler+0x14>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	200002b9 	.word	0x200002b9

08001ef8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001efc:	4802      	ldr	r0, [pc, #8]	@ (8001f08 <TIM1_CC_IRQHandler+0x10>)
 8001efe:	f003 fdff 	bl	8005b00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	200002c0 	.word	0x200002c0

08001f0c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001f10:	4802      	ldr	r0, [pc, #8]	@ (8001f1c <ETH_IRQHandler+0x10>)
 8001f12:	f001 fc1b 	bl	800374c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20004f00 	.word	0x20004f00

08001f20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  return 1;
 8001f24:	2301      	movs	r3, #1
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <_kill>:

int _kill(int pid, int sig)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f3a:	4b05      	ldr	r3, [pc, #20]	@ (8001f50 <_kill+0x20>)
 8001f3c:	2216      	movs	r2, #22
 8001f3e:	601a      	str	r2, [r3, #0]
  return -1;
 8001f40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	2000d6a8 	.word	0x2000d6a8

08001f54 <_exit>:

void _exit (int status)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ffe5 	bl	8001f30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f66:	bf00      	nop
 8001f68:	e7fd      	b.n	8001f66 <_exit+0x12>

08001f6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b086      	sub	sp, #24
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	60f8      	str	r0, [r7, #12]
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
 8001f7a:	e00a      	b.n	8001f92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f7c:	f3af 8000 	nop.w
 8001f80:	4601      	mov	r1, r0
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	60ba      	str	r2, [r7, #8]
 8001f88:	b2ca      	uxtb	r2, r1
 8001f8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	dbf0      	blt.n	8001f7c <_read+0x12>
  }

  return len;
 8001f9a:	687b      	ldr	r3, [r7, #4]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	e009      	b.n	8001fca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	1c5a      	adds	r2, r3, #1
 8001fba:	60ba      	str	r2, [r7, #8]
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fd36 	bl	8001a30 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	dbf1      	blt.n	8001fb6 <_write+0x12>
  }
  return len;
 8001fd2:	687b      	ldr	r3, [r7, #4]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <_close>:

int _close(int file)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fe4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002004:	605a      	str	r2, [r3, #4]
  return 0;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <_isatty>:

int _isatty(int file)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800201c:	2301      	movs	r3, #1
}
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800202a:	b480      	push	{r7}
 800202c:	b085      	sub	sp, #20
 800202e:	af00      	add	r7, sp, #0
 8002030:	60f8      	str	r0, [r7, #12]
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002044:	b480      	push	{r7}
 8002046:	b087      	sub	sp, #28
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800204c:	4a14      	ldr	r2, [pc, #80]	@ (80020a0 <_sbrk+0x5c>)
 800204e:	4b15      	ldr	r3, [pc, #84]	@ (80020a4 <_sbrk+0x60>)
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002058:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <_sbrk+0x64>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d102      	bne.n	8002066 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002060:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <_sbrk+0x64>)
 8002062:	4a12      	ldr	r2, [pc, #72]	@ (80020ac <_sbrk+0x68>)
 8002064:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002066:	4b10      	ldr	r3, [pc, #64]	@ (80020a8 <_sbrk+0x64>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4413      	add	r3, r2
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	429a      	cmp	r2, r3
 8002072:	d205      	bcs.n	8002080 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002074:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <_sbrk+0x6c>)
 8002076:	220c      	movs	r2, #12
 8002078:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800207a:	f04f 33ff 	mov.w	r3, #4294967295
 800207e:	e009      	b.n	8002094 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002080:	4b09      	ldr	r3, [pc, #36]	@ (80020a8 <_sbrk+0x64>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002086:	4b08      	ldr	r3, [pc, #32]	@ (80020a8 <_sbrk+0x64>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	4a06      	ldr	r2, [pc, #24]	@ (80020a8 <_sbrk+0x64>)
 8002090:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002092:	68fb      	ldr	r3, [r7, #12]
}
 8002094:	4618      	mov	r0, r3
 8002096:	371c      	adds	r7, #28
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	20030000 	.word	0x20030000
 80020a4:	00001000 	.word	0x00001000
 80020a8:	200002bc 	.word	0x200002bc
 80020ac:	2000d6b8 	.word	0x2000d6b8
 80020b0:	2000d6a8 	.word	0x2000d6a8

080020b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020b8:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <SystemInit+0x20>)
 80020ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020be:	4a05      	ldr	r2, [pc, #20]	@ (80020d4 <SystemInit+0x20>)
 80020c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b096      	sub	sp, #88	@ 0x58
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	605a      	str	r2, [r3, #4]
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	605a      	str	r2, [r3, #4]
 8002100:	609a      	str	r2, [r3, #8]
 8002102:	60da      	str	r2, [r3, #12]
 8002104:	611a      	str	r2, [r3, #16]
 8002106:	615a      	str	r2, [r3, #20]
 8002108:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800210a:	1d3b      	adds	r3, r7, #4
 800210c:	2220      	movs	r2, #32
 800210e:	2100      	movs	r1, #0
 8002110:	4618      	mov	r0, r3
 8002112:	f00a ffb3 	bl	800d07c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002116:	4b4c      	ldr	r3, [pc, #304]	@ (8002248 <MX_TIM1_Init+0x170>)
 8002118:	4a4c      	ldr	r2, [pc, #304]	@ (800224c <MX_TIM1_Init+0x174>)
 800211a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 215;
 800211c:	4b4a      	ldr	r3, [pc, #296]	@ (8002248 <MX_TIM1_Init+0x170>)
 800211e:	22d7      	movs	r2, #215	@ 0xd7
 8002120:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002122:	4b49      	ldr	r3, [pc, #292]	@ (8002248 <MX_TIM1_Init+0x170>)
 8002124:	2200      	movs	r2, #0
 8002126:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 8002128:	4b47      	ldr	r3, [pc, #284]	@ (8002248 <MX_TIM1_Init+0x170>)
 800212a:	2209      	movs	r2, #9
 800212c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800212e:	4b46      	ldr	r3, [pc, #280]	@ (8002248 <MX_TIM1_Init+0x170>)
 8002130:	2200      	movs	r2, #0
 8002132:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002134:	4b44      	ldr	r3, [pc, #272]	@ (8002248 <MX_TIM1_Init+0x170>)
 8002136:	2200      	movs	r2, #0
 8002138:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800213a:	4b43      	ldr	r3, [pc, #268]	@ (8002248 <MX_TIM1_Init+0x170>)
 800213c:	2200      	movs	r2, #0
 800213e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002140:	4841      	ldr	r0, [pc, #260]	@ (8002248 <MX_TIM1_Init+0x170>)
 8002142:	f003 f90b 	bl	800535c <HAL_TIM_Base_Init>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800214c:	f7ff fc82 	bl	8001a54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002150:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002154:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002156:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800215a:	4619      	mov	r1, r3
 800215c:	483a      	ldr	r0, [pc, #232]	@ (8002248 <MX_TIM1_Init+0x170>)
 800215e:	f003 fe81 	bl	8005e64 <HAL_TIM_ConfigClockSource>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002168:	f7ff fc74 	bl	8001a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800216c:	4836      	ldr	r0, [pc, #216]	@ (8002248 <MX_TIM1_Init+0x170>)
 800216e:	f003 f944 	bl	80053fa <HAL_TIM_PWM_Init>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002178:	f7ff fc6c 	bl	8001a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800217c:	2300      	movs	r3, #0
 800217e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002180:	2300      	movs	r3, #0
 8002182:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002184:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002188:	4619      	mov	r1, r3
 800218a:	482f      	ldr	r0, [pc, #188]	@ (8002248 <MX_TIM1_Init+0x170>)
 800218c:	f004 fa70 	bl	8006670 <HAL_TIMEx_MasterConfigSynchronization>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002196:	f7ff fc5d 	bl	8001a54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800219a:	2360      	movs	r3, #96	@ 0x60
 800219c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 5;
 800219e:	2305      	movs	r3, #5
 80021a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021a2:	2300      	movs	r3, #0
 80021a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021a6:	2300      	movs	r3, #0
 80021a8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021aa:	2300      	movs	r3, #0
 80021ac:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80021ae:	2300      	movs	r3, #0
 80021b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80021b2:	2300      	movs	r3, #0
 80021b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ba:	2200      	movs	r2, #0
 80021bc:	4619      	mov	r1, r3
 80021be:	4822      	ldr	r0, [pc, #136]	@ (8002248 <MX_TIM1_Init+0x170>)
 80021c0:	f003 fd8e 	bl	8005ce0 <HAL_TIM_PWM_ConfigChannel>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80021ca:	f7ff fc43 	bl	8001a54 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 80021ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002248 <MX_TIM1_Init+0x170>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	699a      	ldr	r2, [r3, #24]
 80021d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <MX_TIM1_Init+0x170>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f022 0208 	bic.w	r2, r2, #8
 80021dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021e2:	2204      	movs	r2, #4
 80021e4:	4619      	mov	r1, r3
 80021e6:	4818      	ldr	r0, [pc, #96]	@ (8002248 <MX_TIM1_Init+0x170>)
 80021e8:	f003 fd7a 	bl	8005ce0 <HAL_TIM_PWM_ConfigChannel>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 80021f2:	f7ff fc2f 	bl	8001a54 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 80021f6:	4b14      	ldr	r3, [pc, #80]	@ (8002248 <MX_TIM1_Init+0x170>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	699a      	ldr	r2, [r3, #24]
 80021fc:	4b12      	ldr	r3, [pc, #72]	@ (8002248 <MX_TIM1_Init+0x170>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002204:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002206:	2300      	movs	r3, #0
 8002208:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800220a:	2300      	movs	r3, #0
 800220c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800221a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800221e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002220:	2300      	movs	r3, #0
 8002222:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002224:	1d3b      	adds	r3, r7, #4
 8002226:	4619      	mov	r1, r3
 8002228:	4807      	ldr	r0, [pc, #28]	@ (8002248 <MX_TIM1_Init+0x170>)
 800222a:	f004 fa9d 	bl	8006768 <HAL_TIMEx_ConfigBreakDeadTime>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8002234:	f7ff fc0e 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002238:	4803      	ldr	r0, [pc, #12]	@ (8002248 <MX_TIM1_Init+0x170>)
 800223a:	f000 f8cd 	bl	80023d8 <HAL_TIM_MspPostInit>

}
 800223e:	bf00      	nop
 8002240:	3758      	adds	r7, #88	@ 0x58
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	200002c0 	.word	0x200002c0
 800224c:	40010000 	.word	0x40010000

08002250 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08c      	sub	sp, #48	@ 0x30
 8002254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002256:	f107 030c 	add.w	r3, r7, #12
 800225a:	2224      	movs	r2, #36	@ 0x24
 800225c:	2100      	movs	r1, #0
 800225e:	4618      	mov	r0, r3
 8002260:	f00a ff0c 	bl	800d07c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800226c:	4b20      	ldr	r3, [pc, #128]	@ (80022f0 <MX_TIM4_Init+0xa0>)
 800226e:	4a21      	ldr	r2, [pc, #132]	@ (80022f4 <MX_TIM4_Init+0xa4>)
 8002270:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002272:	4b1f      	ldr	r3, [pc, #124]	@ (80022f0 <MX_TIM4_Init+0xa0>)
 8002274:	2200      	movs	r2, #0
 8002276:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002278:	4b1d      	ldr	r3, [pc, #116]	@ (80022f0 <MX_TIM4_Init+0xa0>)
 800227a:	2200      	movs	r2, #0
 800227c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800227e:	4b1c      	ldr	r3, [pc, #112]	@ (80022f0 <MX_TIM4_Init+0xa0>)
 8002280:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002284:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002286:	4b1a      	ldr	r3, [pc, #104]	@ (80022f0 <MX_TIM4_Init+0xa0>)
 8002288:	2200      	movs	r2, #0
 800228a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800228c:	4b18      	ldr	r3, [pc, #96]	@ (80022f0 <MX_TIM4_Init+0xa0>)
 800228e:	2200      	movs	r2, #0
 8002290:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002292:	2303      	movs	r3, #3
 8002294:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800229a:	2301      	movs	r3, #1
 800229c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800229e:	2300      	movs	r3, #0
 80022a0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 80022a2:	2304      	movs	r3, #4
 80022a4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022a6:	2300      	movs	r3, #0
 80022a8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022aa:	2301      	movs	r3, #1
 80022ac:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022ae:	2300      	movs	r3, #0
 80022b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80022b2:	2300      	movs	r3, #0
 80022b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80022b6:	f107 030c 	add.w	r3, r7, #12
 80022ba:	4619      	mov	r1, r3
 80022bc:	480c      	ldr	r0, [pc, #48]	@ (80022f0 <MX_TIM4_Init+0xa0>)
 80022be:	f003 faeb 	bl	8005898 <HAL_TIM_Encoder_Init>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80022c8:	f7ff fbc4 	bl	8001a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022cc:	2300      	movs	r3, #0
 80022ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022d0:	2300      	movs	r3, #0
 80022d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022d4:	1d3b      	adds	r3, r7, #4
 80022d6:	4619      	mov	r1, r3
 80022d8:	4805      	ldr	r0, [pc, #20]	@ (80022f0 <MX_TIM4_Init+0xa0>)
 80022da:	f004 f9c9 	bl	8006670 <HAL_TIMEx_MasterConfigSynchronization>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80022e4:	f7ff fbb6 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80022e8:	bf00      	nop
 80022ea:	3730      	adds	r7, #48	@ 0x30
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20000308 	.word	0x20000308
 80022f4:	40000800 	.word	0x40000800

080022f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a0e      	ldr	r2, [pc, #56]	@ (8002340 <HAL_TIM_Base_MspInit+0x48>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d115      	bne.n	8002336 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	4b0d      	ldr	r3, [pc, #52]	@ (8002344 <HAL_TIM_Base_MspInit+0x4c>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002312:	4a0c      	ldr	r2, [pc, #48]	@ (8002344 <HAL_TIM_Base_MspInit+0x4c>)
 8002314:	f043 0301 	orr.w	r3, r3, #1
 8002318:	6453      	str	r3, [r2, #68]	@ 0x44
 800231a:	4b0a      	ldr	r3, [pc, #40]	@ (8002344 <HAL_TIM_Base_MspInit+0x4c>)
 800231c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8002326:	2200      	movs	r2, #0
 8002328:	2101      	movs	r1, #1
 800232a:	201b      	movs	r0, #27
 800232c:	f000 fe75 	bl	800301a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002330:	201b      	movs	r0, #27
 8002332:	f000 fe8e 	bl	8003052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002336:	bf00      	nop
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40010000 	.word	0x40010000
 8002344:	40023800 	.word	0x40023800

08002348 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08a      	sub	sp, #40	@ 0x28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002350:	f107 0314 	add.w	r3, r7, #20
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	605a      	str	r2, [r3, #4]
 800235a:	609a      	str	r2, [r3, #8]
 800235c:	60da      	str	r2, [r3, #12]
 800235e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a19      	ldr	r2, [pc, #100]	@ (80023cc <HAL_TIM_Encoder_MspInit+0x84>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d12c      	bne.n	80023c4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	4b18      	ldr	r3, [pc, #96]	@ (80023d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	4a17      	ldr	r2, [pc, #92]	@ (80023d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002374:	f043 0304 	orr.w	r3, r3, #4
 8002378:	6413      	str	r3, [r2, #64]	@ 0x40
 800237a:	4b15      	ldr	r3, [pc, #84]	@ (80023d0 <HAL_TIM_Encoder_MspInit+0x88>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	f003 0304 	and.w	r3, r3, #4
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	4b11      	ldr	r3, [pc, #68]	@ (80023d0 <HAL_TIM_Encoder_MspInit+0x88>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	4a10      	ldr	r2, [pc, #64]	@ (80023d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002390:	f043 0308 	orr.w	r3, r3, #8
 8002394:	6313      	str	r3, [r2, #48]	@ 0x30
 8002396:	4b0e      	ldr	r3, [pc, #56]	@ (80023d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	f003 0308 	and.w	r3, r3, #8
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80023a2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80023a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a8:	2302      	movs	r3, #2
 80023aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b0:	2300      	movs	r3, #0
 80023b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80023b4:	2302      	movs	r3, #2
 80023b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023b8:	f107 0314 	add.w	r3, r7, #20
 80023bc:	4619      	mov	r1, r3
 80023be:	4805      	ldr	r0, [pc, #20]	@ (80023d4 <HAL_TIM_Encoder_MspInit+0x8c>)
 80023c0:	f002 f8b2 	bl	8004528 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80023c4:	bf00      	nop
 80023c6:	3728      	adds	r7, #40	@ 0x28
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40000800 	.word	0x40000800
 80023d0:	40023800 	.word	0x40023800
 80023d4:	40020c00 	.word	0x40020c00

080023d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 030c 	add.w	r3, r7, #12
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a12      	ldr	r2, [pc, #72]	@ (8002440 <HAL_TIM_MspPostInit+0x68>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d11e      	bne.n	8002438 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	4b11      	ldr	r3, [pc, #68]	@ (8002444 <HAL_TIM_MspPostInit+0x6c>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002402:	4a10      	ldr	r2, [pc, #64]	@ (8002444 <HAL_TIM_MspPostInit+0x6c>)
 8002404:	f043 0310 	orr.w	r3, r3, #16
 8002408:	6313      	str	r3, [r2, #48]	@ 0x30
 800240a:	4b0e      	ldr	r3, [pc, #56]	@ (8002444 <HAL_TIM_MspPostInit+0x6c>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	f003 0310 	and.w	r3, r3, #16
 8002412:	60bb      	str	r3, [r7, #8]
 8002414:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002416:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800241a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241c:	2302      	movs	r3, #2
 800241e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002424:	2300      	movs	r3, #0
 8002426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002428:	2301      	movs	r3, #1
 800242a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800242c:	f107 030c 	add.w	r3, r7, #12
 8002430:	4619      	mov	r1, r3
 8002432:	4805      	ldr	r0, [pc, #20]	@ (8002448 <HAL_TIM_MspPostInit+0x70>)
 8002434:	f002 f878 	bl	8004528 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002438:	bf00      	nop
 800243a:	3720      	adds	r7, #32
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40010000 	.word	0x40010000
 8002444:	40023800 	.word	0x40023800
 8002448:	40021000 	.word	0x40021000

0800244c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002450:	4b11      	ldr	r3, [pc, #68]	@ (8002498 <MX_USART1_UART_Init+0x4c>)
 8002452:	4a12      	ldr	r2, [pc, #72]	@ (800249c <MX_USART1_UART_Init+0x50>)
 8002454:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002456:	4b10      	ldr	r3, [pc, #64]	@ (8002498 <MX_USART1_UART_Init+0x4c>)
 8002458:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800245c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800245e:	4b0e      	ldr	r3, [pc, #56]	@ (8002498 <MX_USART1_UART_Init+0x4c>)
 8002460:	2200      	movs	r2, #0
 8002462:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002464:	4b0c      	ldr	r3, [pc, #48]	@ (8002498 <MX_USART1_UART_Init+0x4c>)
 8002466:	2200      	movs	r2, #0
 8002468:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800246a:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <MX_USART1_UART_Init+0x4c>)
 800246c:	2200      	movs	r2, #0
 800246e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002470:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <MX_USART1_UART_Init+0x4c>)
 8002472:	220c      	movs	r2, #12
 8002474:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002476:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <MX_USART1_UART_Init+0x4c>)
 8002478:	2200      	movs	r2, #0
 800247a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800247c:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <MX_USART1_UART_Init+0x4c>)
 800247e:	2200      	movs	r2, #0
 8002480:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002482:	4805      	ldr	r0, [pc, #20]	@ (8002498 <MX_USART1_UART_Init+0x4c>)
 8002484:	f004 f9d6 	bl	8006834 <HAL_UART_Init>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800248e:	f7ff fae1 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000350 	.word	0x20000350
 800249c:	40011000 	.word	0x40011000

080024a0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80024a4:	4b11      	ldr	r3, [pc, #68]	@ (80024ec <MX_USART3_UART_Init+0x4c>)
 80024a6:	4a12      	ldr	r2, [pc, #72]	@ (80024f0 <MX_USART3_UART_Init+0x50>)
 80024a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80024aa:	4b10      	ldr	r3, [pc, #64]	@ (80024ec <MX_USART3_UART_Init+0x4c>)
 80024ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024b2:	4b0e      	ldr	r3, [pc, #56]	@ (80024ec <MX_USART3_UART_Init+0x4c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024b8:	4b0c      	ldr	r3, [pc, #48]	@ (80024ec <MX_USART3_UART_Init+0x4c>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024be:	4b0b      	ldr	r3, [pc, #44]	@ (80024ec <MX_USART3_UART_Init+0x4c>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024c4:	4b09      	ldr	r3, [pc, #36]	@ (80024ec <MX_USART3_UART_Init+0x4c>)
 80024c6:	220c      	movs	r2, #12
 80024c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024ca:	4b08      	ldr	r3, [pc, #32]	@ (80024ec <MX_USART3_UART_Init+0x4c>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <MX_USART3_UART_Init+0x4c>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024d6:	4805      	ldr	r0, [pc, #20]	@ (80024ec <MX_USART3_UART_Init+0x4c>)
 80024d8:	f004 f9ac 	bl	8006834 <HAL_UART_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80024e2:	f7ff fab7 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000398 	.word	0x20000398
 80024f0:	40004800 	.word	0x40004800

080024f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b08c      	sub	sp, #48	@ 0x30
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024fc:	f107 031c 	add.w	r3, r7, #28
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a33      	ldr	r2, [pc, #204]	@ (80025e0 <HAL_UART_MspInit+0xec>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d12d      	bne.n	8002572 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	61bb      	str	r3, [r7, #24]
 800251a:	4b32      	ldr	r3, [pc, #200]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 800251c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251e:	4a31      	ldr	r2, [pc, #196]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 8002520:	f043 0310 	orr.w	r3, r3, #16
 8002524:	6453      	str	r3, [r2, #68]	@ 0x44
 8002526:	4b2f      	ldr	r3, [pc, #188]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 8002528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252a:	f003 0310 	and.w	r3, r3, #16
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]
 8002536:	4b2b      	ldr	r3, [pc, #172]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253a:	4a2a      	ldr	r2, [pc, #168]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	6313      	str	r3, [r2, #48]	@ 0x30
 8002542:	4b28      	ldr	r3, [pc, #160]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800254e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002552:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002554:	2302      	movs	r3, #2
 8002556:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800255c:	2303      	movs	r3, #3
 800255e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002560:	2307      	movs	r3, #7
 8002562:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002564:	f107 031c 	add.w	r3, r7, #28
 8002568:	4619      	mov	r1, r3
 800256a:	481f      	ldr	r0, [pc, #124]	@ (80025e8 <HAL_UART_MspInit+0xf4>)
 800256c:	f001 ffdc 	bl	8004528 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002570:	e031      	b.n	80025d6 <HAL_UART_MspInit+0xe2>
  else if(uartHandle->Instance==USART3)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a1d      	ldr	r2, [pc, #116]	@ (80025ec <HAL_UART_MspInit+0xf8>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d12c      	bne.n	80025d6 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800257c:	2300      	movs	r3, #0
 800257e:	613b      	str	r3, [r7, #16]
 8002580:	4b18      	ldr	r3, [pc, #96]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 8002582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002584:	4a17      	ldr	r2, [pc, #92]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 8002586:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800258a:	6413      	str	r3, [r2, #64]	@ 0x40
 800258c:	4b15      	ldr	r3, [pc, #84]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002594:	613b      	str	r3, [r7, #16]
 8002596:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002598:	2300      	movs	r3, #0
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	4b11      	ldr	r3, [pc, #68]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 800259e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a0:	4a10      	ldr	r2, [pc, #64]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 80025a2:	f043 0308 	orr.w	r3, r3, #8
 80025a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a8:	4b0e      	ldr	r3, [pc, #56]	@ (80025e4 <HAL_UART_MspInit+0xf0>)
 80025aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ac:	f003 0308 	and.w	r3, r3, #8
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80025b4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ba:	2302      	movs	r3, #2
 80025bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c2:	2303      	movs	r3, #3
 80025c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025c6:	2307      	movs	r3, #7
 80025c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ca:	f107 031c 	add.w	r3, r7, #28
 80025ce:	4619      	mov	r1, r3
 80025d0:	4807      	ldr	r0, [pc, #28]	@ (80025f0 <HAL_UART_MspInit+0xfc>)
 80025d2:	f001 ffa9 	bl	8004528 <HAL_GPIO_Init>
}
 80025d6:	bf00      	nop
 80025d8:	3730      	adds	r7, #48	@ 0x30
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40011000 	.word	0x40011000
 80025e4:	40023800 	.word	0x40023800
 80025e8:	40020000 	.word	0x40020000
 80025ec:	40004800 	.word	0x40004800
 80025f0:	40020c00 	.word	0x40020c00

080025f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
 	  ldr   sp, =_estack       /* set stack pointer */
 80025f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800262c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025f8:	f7ff fd5c 	bl	80020b4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025fc:	480c      	ldr	r0, [pc, #48]	@ (8002630 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025fe:	490d      	ldr	r1, [pc, #52]	@ (8002634 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002600:	4a0d      	ldr	r2, [pc, #52]	@ (8002638 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002602:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002604:	e002      	b.n	800260c <LoopCopyDataInit>

08002606 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002606:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002608:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800260a:	3304      	adds	r3, #4

0800260c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800260c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800260e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002610:	d3f9      	bcc.n	8002606 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002612:	4a0a      	ldr	r2, [pc, #40]	@ (800263c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002614:	4c0a      	ldr	r4, [pc, #40]	@ (8002640 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002616:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002618:	e001      	b.n	800261e <LoopFillZerobss>

0800261a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800261a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800261c:	3204      	adds	r2, #4

0800261e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800261e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002620:	d3fb      	bcc.n	800261a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002622:	f00a fd7d 	bl	800d120 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002626:	f7ff f85b 	bl	80016e0 <main>
  bx  lr    
 800262a:	4770      	bx	lr
 	  ldr   sp, =_estack       /* set stack pointer */
 800262c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002630:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002634:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002638:	08010c10 	.word	0x08010c10
  ldr r2, =_sbss
 800263c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002640:	2000d6b8 	.word	0x2000d6b8

08002644 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002644:	e7fe      	b.n	8002644 <ADC_IRQHandler>

08002646 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
 800264e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00b      	beq.n	800266e <LAN8742_RegisterBusIO+0x28>
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d007      	beq.n	800266e <LAN8742_RegisterBusIO+0x28>
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <LAN8742_RegisterBusIO+0x28>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d102      	bne.n	8002674 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295
 8002672:	e014      	b.n	800269e <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	68da      	ldr	r2, [r3, #12]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	691a      	ldr	r2, [r3, #16]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b086      	sub	sp, #24
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80026ba:	2300      	movs	r3, #0
 80026bc:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d139      	bne.n	800273a <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d002      	beq.n	80026d4 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2220      	movs	r2, #32
 80026d8:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
 80026de:	e01c      	b.n	800271a <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	f107 020c 	add.w	r2, r7, #12
 80026e8:	2112      	movs	r1, #18
 80026ea:	6978      	ldr	r0, [r7, #20]
 80026ec:	4798      	blx	r3
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	da03      	bge.n	80026fc <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80026f4:	f06f 0304 	mvn.w	r3, #4
 80026f8:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80026fa:	e00b      	b.n	8002714 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f003 031f 	and.w	r3, r3, #31
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	429a      	cmp	r2, r3
 8002706:	d105      	bne.n	8002714 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	613b      	str	r3, [r7, #16]
         break;
 8002712:	e005      	b.n	8002720 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	3301      	adds	r3, #1
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2b1f      	cmp	r3, #31
 800271e:	d9df      	bls.n	80026e0 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2b1f      	cmp	r3, #31
 8002726:	d902      	bls.n	800272e <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002728:	f06f 0302 	mvn.w	r3, #2
 800272c:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d102      	bne.n	800273a <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 800273a:	693b      	ldr	r3, [r7, #16]
 }
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800274c:	2300      	movs	r3, #0
 800274e:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6810      	ldr	r0, [r2, #0]
 8002758:	f107 020c 	add.w	r2, r7, #12
 800275c:	2101      	movs	r1, #1
 800275e:	4798      	blx	r3
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	da02      	bge.n	800276c <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002766:	f06f 0304 	mvn.w	r3, #4
 800276a:	e06e      	b.n	800284a <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	695b      	ldr	r3, [r3, #20]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6810      	ldr	r0, [r2, #0]
 8002774:	f107 020c 	add.w	r2, r7, #12
 8002778:	2101      	movs	r1, #1
 800277a:	4798      	blx	r3
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	da02      	bge.n	8002788 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002782:	f06f 0304 	mvn.w	r3, #4
 8002786:	e060      	b.n	800284a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f003 0304 	and.w	r3, r3, #4
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8002792:	2301      	movs	r3, #1
 8002794:	e059      	b.n	800284a <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	6810      	ldr	r0, [r2, #0]
 800279e:	f107 020c 	add.w	r2, r7, #12
 80027a2:	2100      	movs	r1, #0
 80027a4:	4798      	blx	r3
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	da02      	bge.n	80027b2 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80027ac:	f06f 0304 	mvn.w	r3, #4
 80027b0:	e04b      	b.n	800284a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d11b      	bne.n	80027f4 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d006      	beq.n	80027d4 <LAN8742_GetLinkState+0x90>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80027d0:	2302      	movs	r3, #2
 80027d2:	e03a      	b.n	800284a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80027de:	2303      	movs	r3, #3
 80027e0:	e033      	b.n	800284a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80027ec:	2304      	movs	r3, #4
 80027ee:	e02c      	b.n	800284a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80027f0:	2305      	movs	r3, #5
 80027f2:	e02a      	b.n	800284a <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	6810      	ldr	r0, [r2, #0]
 80027fc:	f107 020c 	add.w	r2, r7, #12
 8002800:	211f      	movs	r1, #31
 8002802:	4798      	blx	r3
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	da02      	bge.n	8002810 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800280a:	f06f 0304 	mvn.w	r3, #4
 800280e:	e01c      	b.n	800284a <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800281a:	2306      	movs	r3, #6
 800281c:	e015      	b.n	800284a <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f003 031c 	and.w	r3, r3, #28
 8002824:	2b18      	cmp	r3, #24
 8002826:	d101      	bne.n	800282c <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002828:	2302      	movs	r3, #2
 800282a:	e00e      	b.n	800284a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f003 031c 	and.w	r3, r3, #28
 8002832:	2b08      	cmp	r3, #8
 8002834:	d101      	bne.n	800283a <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002836:	2303      	movs	r3, #3
 8002838:	e007      	b.n	800284a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f003 031c 	and.w	r3, r3, #28
 8002840:	2b14      	cmp	r3, #20
 8002842:	d101      	bne.n	8002848 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002844:	2304      	movs	r3, #4
 8002846:	e000      	b.n	800284a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002848:	2305      	movs	r3, #5
    }
  }
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
	...

08002854 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002858:	4b0e      	ldr	r3, [pc, #56]	@ (8002894 <HAL_Init+0x40>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a0d      	ldr	r2, [pc, #52]	@ (8002894 <HAL_Init+0x40>)
 800285e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002862:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002864:	4b0b      	ldr	r3, [pc, #44]	@ (8002894 <HAL_Init+0x40>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a0a      	ldr	r2, [pc, #40]	@ (8002894 <HAL_Init+0x40>)
 800286a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800286e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002870:	4b08      	ldr	r3, [pc, #32]	@ (8002894 <HAL_Init+0x40>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a07      	ldr	r2, [pc, #28]	@ (8002894 <HAL_Init+0x40>)
 8002876:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800287a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800287c:	2003      	movs	r0, #3
 800287e:	f000 fbc1 	bl	8003004 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002882:	2000      	movs	r0, #0
 8002884:	f000 f808 	bl	8002898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002888:	f7ff fad8 	bl	8001e3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	40023c00 	.word	0x40023c00

08002898 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028a0:	4b12      	ldr	r3, [pc, #72]	@ (80028ec <HAL_InitTick+0x54>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4b12      	ldr	r3, [pc, #72]	@ (80028f0 <HAL_InitTick+0x58>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	4619      	mov	r1, r3
 80028aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80028b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b6:	4618      	mov	r0, r3
 80028b8:	f000 fbd9 	bl	800306e <HAL_SYSTICK_Config>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e00e      	b.n	80028e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b0f      	cmp	r3, #15
 80028ca:	d80a      	bhi.n	80028e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028cc:	2200      	movs	r2, #0
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	f04f 30ff 	mov.w	r0, #4294967295
 80028d4:	f000 fba1 	bl	800301a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028d8:	4a06      	ldr	r2, [pc, #24]	@ (80028f4 <HAL_InitTick+0x5c>)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028de:	2300      	movs	r3, #0
 80028e0:	e000      	b.n	80028e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	20000000 	.word	0x20000000
 80028f0:	20000008 	.word	0x20000008
 80028f4:	20000004 	.word	0x20000004

080028f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028fc:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <HAL_IncTick+0x20>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	461a      	mov	r2, r3
 8002902:	4b06      	ldr	r3, [pc, #24]	@ (800291c <HAL_IncTick+0x24>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4413      	add	r3, r2
 8002908:	4a04      	ldr	r2, [pc, #16]	@ (800291c <HAL_IncTick+0x24>)
 800290a:	6013      	str	r3, [r2, #0]
}
 800290c:	bf00      	nop
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	20000008 	.word	0x20000008
 800291c:	200003e0 	.word	0x200003e0

08002920 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  return uwTick;
 8002924:	4b03      	ldr	r3, [pc, #12]	@ (8002934 <HAL_GetTick+0x14>)
 8002926:	681b      	ldr	r3, [r3, #0]
}
 8002928:	4618      	mov	r0, r3
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	200003e0 	.word	0x200003e0

08002938 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002940:	f7ff ffee 	bl	8002920 <HAL_GetTick>
 8002944:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002950:	d005      	beq.n	800295e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002952:	4b0a      	ldr	r3, [pc, #40]	@ (800297c <HAL_Delay+0x44>)
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	461a      	mov	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	4413      	add	r3, r2
 800295c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800295e:	bf00      	nop
 8002960:	f7ff ffde 	bl	8002920 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	429a      	cmp	r2, r3
 800296e:	d8f7      	bhi.n	8002960 <HAL_Delay+0x28>
  {
  }
}
 8002970:	bf00      	nop
 8002972:	bf00      	nop
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	20000008 	.word	0x20000008

08002980 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002988:	2300      	movs	r3, #0
 800298a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e033      	b.n	80029fe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299a:	2b00      	cmp	r3, #0
 800299c:	d109      	bne.n	80029b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7fe fafa 	bl	8000f98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	f003 0310 	and.w	r3, r3, #16
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d118      	bne.n	80029f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80029c6:	f023 0302 	bic.w	r3, r3, #2
 80029ca:	f043 0202 	orr.w	r2, r3, #2
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f94a 	bl	8002c6c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	f023 0303 	bic.w	r3, r3, #3
 80029e6:	f043 0201 	orr.w	r2, r3, #1
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	641a      	str	r2, [r3, #64]	@ 0x40
 80029ee:	e001      	b.n	80029f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
	...

08002a08 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d101      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x1c>
 8002a20:	2302      	movs	r3, #2
 8002a22:	e113      	b.n	8002c4c <HAL_ADC_ConfigChannel+0x244>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b09      	cmp	r3, #9
 8002a32:	d925      	bls.n	8002a80 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	68d9      	ldr	r1, [r3, #12]
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	461a      	mov	r2, r3
 8002a42:	4613      	mov	r3, r2
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	4413      	add	r3, r2
 8002a48:	3b1e      	subs	r3, #30
 8002a4a:	2207      	movs	r2, #7
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43da      	mvns	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	400a      	ands	r2, r1
 8002a58:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68d9      	ldr	r1, [r3, #12]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	689a      	ldr	r2, [r3, #8]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	005b      	lsls	r3, r3, #1
 8002a70:	4403      	add	r3, r0
 8002a72:	3b1e      	subs	r3, #30
 8002a74:	409a      	lsls	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	60da      	str	r2, [r3, #12]
 8002a7e:	e022      	b.n	8002ac6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6919      	ldr	r1, [r3, #16]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4613      	mov	r3, r2
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	4413      	add	r3, r2
 8002a94:	2207      	movs	r2, #7
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43da      	mvns	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	400a      	ands	r2, r1
 8002aa2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6919      	ldr	r1, [r3, #16]
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	4403      	add	r3, r0
 8002abc:	409a      	lsls	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b06      	cmp	r3, #6
 8002acc:	d824      	bhi.n	8002b18 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4413      	add	r3, r2
 8002ade:	3b05      	subs	r3, #5
 8002ae0:	221f      	movs	r2, #31
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43da      	mvns	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	400a      	ands	r2, r1
 8002aee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	4618      	mov	r0, r3
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	3b05      	subs	r3, #5
 8002b0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b16:	e04c      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b0c      	cmp	r3, #12
 8002b1e:	d824      	bhi.n	8002b6a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4413      	add	r3, r2
 8002b30:	3b23      	subs	r3, #35	@ 0x23
 8002b32:	221f      	movs	r2, #31
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	43da      	mvns	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	400a      	ands	r2, r1
 8002b40:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	4618      	mov	r0, r3
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	4613      	mov	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4413      	add	r3, r2
 8002b5a:	3b23      	subs	r3, #35	@ 0x23
 8002b5c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	430a      	orrs	r2, r1
 8002b66:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b68:	e023      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4413      	add	r3, r2
 8002b7a:	3b41      	subs	r3, #65	@ 0x41
 8002b7c:	221f      	movs	r2, #31
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43da      	mvns	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	400a      	ands	r2, r1
 8002b8a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	4618      	mov	r0, r3
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685a      	ldr	r2, [r3, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	4413      	add	r3, r2
 8002ba4:	3b41      	subs	r3, #65	@ 0x41
 8002ba6:	fa00 f203 	lsl.w	r2, r0, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bb2:	4b29      	ldr	r3, [pc, #164]	@ (8002c58 <HAL_ADC_ConfigChannel+0x250>)
 8002bb4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a28      	ldr	r2, [pc, #160]	@ (8002c5c <HAL_ADC_ConfigChannel+0x254>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d10f      	bne.n	8002be0 <HAL_ADC_ConfigChannel+0x1d8>
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2b12      	cmp	r3, #18
 8002bc6:	d10b      	bne.n	8002be0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a1d      	ldr	r2, [pc, #116]	@ (8002c5c <HAL_ADC_ConfigChannel+0x254>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d12b      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x23a>
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a1c      	ldr	r2, [pc, #112]	@ (8002c60 <HAL_ADC_ConfigChannel+0x258>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d003      	beq.n	8002bfc <HAL_ADC_ConfigChannel+0x1f4>
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2b11      	cmp	r3, #17
 8002bfa:	d122      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a11      	ldr	r2, [pc, #68]	@ (8002c60 <HAL_ADC_ConfigChannel+0x258>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d111      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c1e:	4b11      	ldr	r3, [pc, #68]	@ (8002c64 <HAL_ADC_ConfigChannel+0x25c>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a11      	ldr	r2, [pc, #68]	@ (8002c68 <HAL_ADC_ConfigChannel+0x260>)
 8002c24:	fba2 2303 	umull	r2, r3, r2, r3
 8002c28:	0c9a      	lsrs	r2, r3, #18
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	4413      	add	r3, r2
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c34:	e002      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1f9      	bne.n	8002c36 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	40012300 	.word	0x40012300
 8002c5c:	40012000 	.word	0x40012000
 8002c60:	10000012 	.word	0x10000012
 8002c64:	20000000 	.word	0x20000000
 8002c68:	431bde83 	.word	0x431bde83

08002c6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c74:	4b79      	ldr	r3, [pc, #484]	@ (8002e5c <ADC_Init+0x1f0>)
 8002c76:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	685a      	ldr	r2, [r3, #4]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ca0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	6859      	ldr	r1, [r3, #4]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	021a      	lsls	r2, r3, #8
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002cc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6859      	ldr	r1, [r3, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689a      	ldr	r2, [r3, #8]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ce6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6899      	ldr	r1, [r3, #8]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfe:	4a58      	ldr	r2, [pc, #352]	@ (8002e60 <ADC_Init+0x1f4>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d022      	beq.n	8002d4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	689a      	ldr	r2, [r3, #8]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6899      	ldr	r1, [r3, #8]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	430a      	orrs	r2, r1
 8002d24:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6899      	ldr	r1, [r3, #8]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	430a      	orrs	r2, r1
 8002d46:	609a      	str	r2, [r3, #8]
 8002d48:	e00f      	b.n	8002d6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d68:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0202 	bic.w	r2, r2, #2
 8002d78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6899      	ldr	r1, [r3, #8]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	7e1b      	ldrb	r3, [r3, #24]
 8002d84:	005a      	lsls	r2, r3, #1
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d01b      	beq.n	8002dd0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002da6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685a      	ldr	r2, [r3, #4]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002db6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6859      	ldr	r1, [r3, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	035a      	lsls	r2, r3, #13
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	605a      	str	r2, [r3, #4]
 8002dce:	e007      	b.n	8002de0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	685a      	ldr	r2, [r3, #4]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dde:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002dee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	051a      	lsls	r2, r3, #20
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	430a      	orrs	r2, r1
 8002e04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6899      	ldr	r1, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e22:	025a      	lsls	r2, r3, #9
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689a      	ldr	r2, [r3, #8]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6899      	ldr	r1, [r3, #8]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	029a      	lsls	r2, r3, #10
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	609a      	str	r2, [r3, #8]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	40012300 	.word	0x40012300
 8002e60:	0f000001 	.word	0x0f000001

08002e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e80:	4013      	ands	r3, r2
 8002e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e96:	4a04      	ldr	r2, [pc, #16]	@ (8002ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	60d3      	str	r3, [r2, #12]
}
 8002e9c:	bf00      	nop
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr
 8002ea8:	e000ed00 	.word	0xe000ed00

08002eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb0:	4b04      	ldr	r3, [pc, #16]	@ (8002ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	0a1b      	lsrs	r3, r3, #8
 8002eb6:	f003 0307 	and.w	r3, r3, #7
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr
 8002ec4:	e000ed00 	.word	0xe000ed00

08002ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	db0b      	blt.n	8002ef2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	f003 021f 	and.w	r2, r3, #31
 8002ee0:	4907      	ldr	r1, [pc, #28]	@ (8002f00 <__NVIC_EnableIRQ+0x38>)
 8002ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee6:	095b      	lsrs	r3, r3, #5
 8002ee8:	2001      	movs	r0, #1
 8002eea:	fa00 f202 	lsl.w	r2, r0, r2
 8002eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	e000e100 	.word	0xe000e100

08002f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	6039      	str	r1, [r7, #0]
 8002f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	db0a      	blt.n	8002f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	b2da      	uxtb	r2, r3
 8002f1c:	490c      	ldr	r1, [pc, #48]	@ (8002f50 <__NVIC_SetPriority+0x4c>)
 8002f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f22:	0112      	lsls	r2, r2, #4
 8002f24:	b2d2      	uxtb	r2, r2
 8002f26:	440b      	add	r3, r1
 8002f28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f2c:	e00a      	b.n	8002f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	4908      	ldr	r1, [pc, #32]	@ (8002f54 <__NVIC_SetPriority+0x50>)
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	f003 030f 	and.w	r3, r3, #15
 8002f3a:	3b04      	subs	r3, #4
 8002f3c:	0112      	lsls	r2, r2, #4
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	440b      	add	r3, r1
 8002f42:	761a      	strb	r2, [r3, #24]
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr
 8002f50:	e000e100 	.word	0xe000e100
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b089      	sub	sp, #36	@ 0x24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	f1c3 0307 	rsb	r3, r3, #7
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	bf28      	it	cs
 8002f76:	2304      	movcs	r3, #4
 8002f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	3304      	adds	r3, #4
 8002f7e:	2b06      	cmp	r3, #6
 8002f80:	d902      	bls.n	8002f88 <NVIC_EncodePriority+0x30>
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	3b03      	subs	r3, #3
 8002f86:	e000      	b.n	8002f8a <NVIC_EncodePriority+0x32>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	fa02 f303 	lsl.w	r3, r2, r3
 8002f96:	43da      	mvns	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8002faa:	43d9      	mvns	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb0:	4313      	orrs	r3, r2
         );
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3724      	adds	r7, #36	@ 0x24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
	...

08002fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fd0:	d301      	bcc.n	8002fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e00f      	b.n	8002ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003000 <SysTick_Config+0x40>)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fde:	210f      	movs	r1, #15
 8002fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe4:	f7ff ff8e 	bl	8002f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fe8:	4b05      	ldr	r3, [pc, #20]	@ (8003000 <SysTick_Config+0x40>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fee:	4b04      	ldr	r3, [pc, #16]	@ (8003000 <SysTick_Config+0x40>)
 8002ff0:	2207      	movs	r2, #7
 8002ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	e000e010 	.word	0xe000e010

08003004 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f7ff ff29 	bl	8002e64 <__NVIC_SetPriorityGrouping>
}
 8003012:	bf00      	nop
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800301a:	b580      	push	{r7, lr}
 800301c:	b086      	sub	sp, #24
 800301e:	af00      	add	r7, sp, #0
 8003020:	4603      	mov	r3, r0
 8003022:	60b9      	str	r1, [r7, #8]
 8003024:	607a      	str	r2, [r7, #4]
 8003026:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003028:	2300      	movs	r3, #0
 800302a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800302c:	f7ff ff3e 	bl	8002eac <__NVIC_GetPriorityGrouping>
 8003030:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	68b9      	ldr	r1, [r7, #8]
 8003036:	6978      	ldr	r0, [r7, #20]
 8003038:	f7ff ff8e 	bl	8002f58 <NVIC_EncodePriority>
 800303c:	4602      	mov	r2, r0
 800303e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003042:	4611      	mov	r1, r2
 8003044:	4618      	mov	r0, r3
 8003046:	f7ff ff5d 	bl	8002f04 <__NVIC_SetPriority>
}
 800304a:	bf00      	nop
 800304c:	3718      	adds	r7, #24
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b082      	sub	sp, #8
 8003056:	af00      	add	r7, sp, #0
 8003058:	4603      	mov	r3, r0
 800305a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800305c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff ff31 	bl	8002ec8 <__NVIC_EnableIRQ>
}
 8003066:	bf00      	nop
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b082      	sub	sp, #8
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f7ff ffa2 	bl	8002fc0 <SysTick_Config>
 800307c:	4603      	mov	r3, r0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
	...

08003088 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e08a      	b.n	80031b0 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d106      	bne.n	80030b2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2220      	movs	r2, #32
 80030a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f004 fad1 	bl	8007654 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	60bb      	str	r3, [r7, #8]
 80030b6:	4b40      	ldr	r3, [pc, #256]	@ (80031b8 <HAL_ETH_Init+0x130>)
 80030b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ba:	4a3f      	ldr	r2, [pc, #252]	@ (80031b8 <HAL_ETH_Init+0x130>)
 80030bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80030c2:	4b3d      	ldr	r3, [pc, #244]	@ (80031b8 <HAL_ETH_Init+0x130>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ca:	60bb      	str	r3, [r7, #8]
 80030cc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80030ce:	4b3b      	ldr	r3, [pc, #236]	@ (80031bc <HAL_ETH_Init+0x134>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	4a3a      	ldr	r2, [pc, #232]	@ (80031bc <HAL_ETH_Init+0x134>)
 80030d4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80030d8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80030da:	4b38      	ldr	r3, [pc, #224]	@ (80031bc <HAL_ETH_Init+0x134>)
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	4936      	ldr	r1, [pc, #216]	@ (80031bc <HAL_ETH_Init+0x134>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80030e8:	4b34      	ldr	r3, [pc, #208]	@ (80031bc <HAL_ETH_Init+0x134>)
 80030ea:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6812      	ldr	r2, [r2, #0]
 80030fa:	f043 0301 	orr.w	r3, r3, #1
 80030fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003102:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003104:	f7ff fc0c 	bl	8002920 <HAL_GetTick>
 8003108:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800310a:	e011      	b.n	8003130 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800310c:	f7ff fc08 	bl	8002920 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800311a:	d909      	bls.n	8003130 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2204      	movs	r2, #4
 8003120:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	22e0      	movs	r2, #224	@ 0xe0
 8003128:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e03f      	b.n	80031b0 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1e4      	bne.n	800310c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 ff32 	bl	8003fac <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f000 ffdd 	bl	8004108 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f001 f833 	bl	80041ba <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	461a      	mov	r2, r3
 800315a:	2100      	movs	r1, #0
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 ff9b 	bl	8004098 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8003170:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6812      	ldr	r2, [r2, #0]
 800317e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003182:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003186:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800319a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2210      	movs	r2, #16
 80031aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	40023800 	.word	0x40023800
 80031bc:	40013800 	.word	0x40013800

080031c0 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031ce:	2b10      	cmp	r3, #16
 80031d0:	d161      	bne.n	8003296 <HAL_ETH_Start_IT+0xd6>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2220      	movs	r2, #32
 80031d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2201      	movs	r2, #1
 80031de:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2204      	movs	r2, #4
 80031e4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 fa2c 	bl	8003644 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80031f4:	2001      	movs	r0, #1
 80031f6:	f7ff fb9f 	bl	8002938 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6812      	ldr	r2, [r2, #0]
 8003210:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003214:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003218:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	6812      	ldr	r2, [r2, #0]
 8003228:	f043 0302 	orr.w	r3, r3, #2
 800322c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003230:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 fd56 	bl	8003ce4 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 0208 	orr.w	r2, r2, #8
 8003246:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003250:	2001      	movs	r0, #1
 8003252:	f7ff fb71 	bl	8002938 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0204 	orr.w	r2, r2, #4
 800326c:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	6812      	ldr	r2, [r2, #0]
 800327c:	f443 33d0 	orr.w	r3, r3, #106496	@ 0x1a000
 8003280:	f043 03c1 	orr.w	r3, r3, #193	@ 0xc1
 8003284:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003288:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2240      	movs	r2, #64	@ 0x40
 800328e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	e000      	b.n	8003298 <HAL_ETH_Start_IT+0xd8>
  }
  else
  {
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
  }
}
 8003298:	4618      	mov	r0, r3
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032ae:	2b40      	cmp	r3, #64	@ 0x40
 80032b0:	d170      	bne.n	8003394 <HAL_ETH_Stop_IT+0xf4>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2220      	movs	r2, #32
 80032b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032c2:	69db      	ldr	r3, [r3, #28]
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	f423 33d0 	bic.w	r3, r3, #106496	@ 0x1a000
 80032cc:	f023 03c1 	bic.w	r3, r3, #193	@ 0xc1
 80032d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80032d4:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80032ec:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	f023 0302 	bic.w	r3, r3, #2
 8003300:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003304:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0204 	bic.w	r2, r2, #4
 8003314:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800331e:	2001      	movs	r0, #1
 8003320:	f7ff fb0a 	bl	8002938 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	693a      	ldr	r2, [r7, #16]
 800332a:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 fcd9 	bl	8003ce4 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 0208 	bic.w	r2, r2, #8
 8003340:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800334a:	2001      	movs	r0, #1
 800334c:	f7ff faf4 	bl	8002938 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003358:	2300      	movs	r3, #0
 800335a:	617b      	str	r3, [r7, #20]
 800335c:	e00e      	b.n	800337c <HAL_ETH_Stop_IT+0xdc>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	697a      	ldr	r2, [r7, #20]
 8003362:	3212      	adds	r2, #18
 8003364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003368:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	3301      	adds	r3, #1
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	2b03      	cmp	r3, #3
 8003380:	d9ed      	bls.n	800335e <HAL_ETH_Stop_IT+0xbe>
    }

    heth->RxDescList.ItMode = 0U;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2210      	movs	r2, #16
 800338c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8003390:	2300      	movs	r3, #0
 8003392:	e000      	b.n	8003396 <HAL_ETH_Stop_IT+0xf6>
  }
  else
  {
    return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
  }
}
 8003396:	4618      	mov	r0, r3
 8003398:	3718      	adds	r7, #24
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b086      	sub	sp, #24
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	60f8      	str	r0, [r7, #12]
 80033a6:	60b9      	str	r1, [r7, #8]
 80033a8:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d109      	bne.n	80033c4 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b6:	f043 0201 	orr.w	r2, r3, #1
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e07c      	b.n	80034be <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033ca:	2b40      	cmp	r3, #64	@ 0x40
 80033cc:	d176      	bne.n	80034bc <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 80033ce:	2200      	movs	r2, #0
 80033d0:	68b9      	ldr	r1, [r7, #8]
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 ff60 	bl	8004298 <ETH_Prepare_Tx_Descriptors>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d009      	beq.n	80033f2 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e4:	f043 0202 	orr.w	r2, r3, #2
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e065      	b.n	80034be <HAL_ETH_Transmit+0x120>
  __ASM volatile ("dsb 0xF":::"memory");
 80033f2:	f3bf 8f4f 	dsb	sy
}
 80033f6:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	3206      	adds	r2, #6
 8003400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003404:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340a:	1c5a      	adds	r2, r3, #1
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003414:	2b03      	cmp	r3, #3
 8003416:	d904      	bls.n	8003422 <HAL_ETH_Transmit+0x84>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341c:	1f1a      	subs	r2, r3, #4
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	3106      	adds	r1, #6
 800342e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003432:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003436:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8003438:	f7ff fa72 	bl	8002920 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800343e:	e037      	b.n	80034b0 <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d011      	beq.n	8003476 <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003458:	f043 0208 	orr.w	r2, r3, #8
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800346a:	695a      	ldr	r2, [r3, #20]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e023      	b.n	80034be <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800347c:	d018      	beq.n	80034b0 <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800347e:	f7ff fa4f 	bl	8002920 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	429a      	cmp	r2, r3
 800348c:	d302      	bcc.n	8003494 <HAL_ETH_Transmit+0xf6>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10d      	bne.n	80034b0 <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349a:	f043 0204 	orr.w	r2, r3, #4
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 80034aa:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e006      	b.n	80034be <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	dbc3      	blt.n	8003440 <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	e000      	b.n	80034be <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
  }
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b088      	sub	sp, #32
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
 80034ce:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d109      	bne.n	80034f2 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e4:	f043 0201 	orr.w	r2, r3, #1
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e0a4      	b.n	800363c <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034f8:	2b40      	cmp	r3, #64	@ 0x40
 80034fa:	d001      	beq.n	8003500 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e09d      	b.n	800363c <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003504:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69fa      	ldr	r2, [r7, #28]
 800350a:	3212      	adds	r2, #18
 800350c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003510:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003516:	f1c3 0304 	rsb	r3, r3, #4
 800351a:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800351c:	e066      	b.n	80035ec <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003526:	2b00      	cmp	r3, #0
 8003528:	d007      	beq.n	800353a <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	69da      	ldr	r2, [r3, #28]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	699a      	ldr	r2, [r3, #24]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003542:	2b00      	cmp	r3, #0
 8003544:	d103      	bne.n	800354e <HAL_ETH_ReadData+0x88>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800354a:	2b00      	cmp	r3, #0
 800354c:	d03c      	beq.n	80035c8 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003556:	2b00      	cmp	r3, #0
 8003558:	d005      	beq.n	8003566 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	0c1b      	lsrs	r3, r3, #16
 800356c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003570:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357a:	2b00      	cmp	r3, #0
 800357c:	d005      	beq.n	800358a <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8003586:	2301      	movs	r3, #1
 8003588:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80035a2:	461a      	mov	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	f004 fa2c 	bl	8007a04 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	441a      	add	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	2200      	movs	r2, #0
 80035c6:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	3301      	adds	r3, #1
 80035cc:	61fb      	str	r3, [r7, #28]
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	2b03      	cmp	r3, #3
 80035d2:	d902      	bls.n	80035da <HAL_ETH_ReadData+0x114>
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	3b04      	subs	r3, #4
 80035d8:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69fa      	ldr	r2, [r7, #28]
 80035de:	3212      	adds	r2, #18
 80035e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035e4:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	3301      	adds	r3, #1
 80035ea:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	db06      	blt.n	8003602 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d202      	bcs.n	8003602 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 80035fc:	7cfb      	ldrb	r3, [r7, #19]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d08d      	beq.n	800351e <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	441a      	add	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f814 	bl	8003644 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	69fa      	ldr	r2, [r7, #28]
 8003620:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8003622:	7cfb      	ldrb	r3, [r7, #19]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d108      	bne.n	800363a <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	e000      	b.n	800363c <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
}
 800363c:	4618      	mov	r0, r3
 800363e:	3720      	adds	r7, #32
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b088      	sub	sp, #32
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 800364c:	2300      	movs	r3, #0
 800364e:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8003650:	2301      	movs	r3, #1
 8003652:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003658:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	69fa      	ldr	r2, [r7, #28]
 800365e:	3212      	adds	r2, #18
 8003660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003664:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800366a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 800366c:	e044      	b.n	80036f8 <ETH_UpdateDescriptor+0xb4>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d112      	bne.n	800369c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8003676:	f107 0308 	add.w	r3, r7, #8
 800367a:	4618      	mov	r0, r3
 800367c:	f004 f992 	bl	80079a4 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d102      	bne.n	800368c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8003686:	2300      	movs	r3, #0
 8003688:	74fb      	strb	r3, [r7, #19]
 800368a:	e007      	b.n	800369c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	461a      	mov	r2, r3
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	461a      	mov	r2, r3
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 800369c:	7cfb      	ldrb	r3, [r7, #19]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d02a      	beq.n	80036f8 <ETH_UpdateDescriptor+0xb4>
    {
      if (heth->RxDescList.ItMode == 0U)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d108      	bne.n	80036bc <ETH_UpdateDescriptor+0x78>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80036b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	6053      	str	r3, [r2, #4]
 80036ba:	e005      	b.n	80036c8 <ETH_UpdateDescriptor+0x84>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	3301      	adds	r3, #1
 80036d8:	61fb      	str	r3, [r7, #28]
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d902      	bls.n	80036e6 <ETH_UpdateDescriptor+0xa2>
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	3b04      	subs	r3, #4
 80036e4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69fa      	ldr	r2, [r7, #28]
 80036ea:	3212      	adds	r2, #18
 80036ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036f0:	617b      	str	r3, [r7, #20]
      desccount--;
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	3b01      	subs	r3, #1
 80036f6:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d002      	beq.n	8003704 <ETH_UpdateDescriptor+0xc0>
 80036fe:	7cfb      	ldrb	r3, [r7, #19]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d1b4      	bne.n	800366e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	429a      	cmp	r2, r3
 800370c:	d01a      	beq.n	8003744 <ETH_UpdateDescriptor+0x100>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	3303      	adds	r3, #3
 8003712:	f003 0303 	and.w	r3, r3, #3
 8003716:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8003718:	f3bf 8f5f 	dmb	sy
}
 800371c:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6919      	ldr	r1, [r3, #16]
 8003722:	68fa      	ldr	r2, [r7, #12]
 8003724:	4613      	mov	r3, r2
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	4413      	add	r3, r2
 800372a:	00db      	lsls	r3, r3, #3
 800372c:	18ca      	adds	r2, r1, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003736:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	69fa      	ldr	r2, [r7, #28]
 800373c:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8003744:	bf00      	nop
 8003746:	3720      	adds	r7, #32
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800375a:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003770:	69db      	ldr	r3, [r3, #28]
 8003772:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8003774:	4b4b      	ldr	r3, [pc, #300]	@ (80038a4 <HAL_ETH_IRQHandler+0x158>)
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00e      	beq.n	80037a2 <HAL_ETH_IRQHandler+0x56>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378a:	2b00      	cmp	r3, #0
 800378c:	d009      	beq.n	80037a2 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003796:	461a      	mov	r2, r3
 8003798:	4b43      	ldr	r3, [pc, #268]	@ (80038a8 <HAL_ETH_IRQHandler+0x15c>)
 800379a:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 f891 	bl	80038c4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00f      	beq.n	80037cc <HAL_ETH_IRQHandler+0x80>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037be:	461a      	mov	r2, r3
 80037c0:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80037c4:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f000 f872 	bl	80038b0 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d042      	beq.n	800385c <HAL_ETH_IRQHandler+0x110>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d03d      	beq.n	800385c <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e6:	f043 0208 	orr.w	r2, r3, #8
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d01a      	beq.n	8003830 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003802:	695a      	ldr	r2, [r3, #20]
 8003804:	4b29      	ldr	r3, [pc, #164]	@ (80038ac <HAL_ETH_IRQHandler+0x160>)
 8003806:	4013      	ands	r3, r2
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8003820:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003824:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	22e0      	movs	r2, #224	@ 0xe0
 800382a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800382e:	e012      	b.n	8003856 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003838:	695a      	ldr	r2, [r3, #20]
 800383a:	f248 6380 	movw	r3, #34432	@ 0x8680
 800383e:	4013      	ands	r3, r2
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800384e:	461a      	mov	r2, r3
 8003850:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003854:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 f83e 	bl	80038d8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	f003 0308 	and.w	r3, r3, #8
 8003862:	2b00      	cmp	r3, #0
 8003864:	d00e      	beq.n	8003884 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f838 	bl	80038ec <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d006      	beq.n	800389c <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800388e:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <HAL_ETH_IRQHandler+0x158>)
 8003890:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003894:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 f832 	bl	8003900 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 800389c:	bf00      	nop
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40013c00 	.word	0x40013c00
 80038a8:	00010040 	.word	0x00010040
 80038ac:	007e2000 	.word	0x007e2000

080038b0 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
 8003920:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f003 031c 	and.w	r3, r3, #28
 8003930:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	02db      	lsls	r3, r3, #11
 8003936:	b29b      	uxth	r3, r3
 8003938:	697a      	ldr	r2, [r7, #20]
 800393a:	4313      	orrs	r3, r2
 800393c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	019b      	lsls	r3, r3, #6
 8003942:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	4313      	orrs	r3, r2
 800394a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	f023 0302 	bic.w	r3, r3, #2
 8003952:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f043 0301 	orr.w	r3, r3, #1
 800395a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8003964:	f7fe ffdc 	bl	8002920 <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800396a:	e00d      	b.n	8003988 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 800396c:	f7fe ffd8 	bl	8002920 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800397a:	d301      	bcc.n	8003980 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e010      	b.n	80039a2 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1ec      	bne.n	800396c <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	b29b      	uxth	r3, r3
 800399a:	461a      	mov	r2, r3
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b086      	sub	sp, #24
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	60f8      	str	r0, [r7, #12]
 80039b2:	60b9      	str	r1, [r7, #8]
 80039b4:	607a      	str	r2, [r7, #4]
 80039b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f003 031c 	and.w	r3, r3, #28
 80039c6:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	02db      	lsls	r3, r3, #11
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	019b      	lsls	r3, r3, #6
 80039d8:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	4313      	orrs	r3, r2
 80039e0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f043 0302 	orr.w	r3, r3, #2
 80039e8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f043 0301 	orr.w	r3, r3, #1
 80039f0:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	697a      	ldr	r2, [r7, #20]
 8003a02:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a04:	f7fe ff8c 	bl	8002920 <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003a0a:	e00d      	b.n	8003a28 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003a0c:	f7fe ff88 	bl	8002920 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a1a:	d301      	bcc.n	8003a20 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e009      	b.n	8003a34 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1ec      	bne.n	8003a0c <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3718      	adds	r7, #24
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d101      	bne.n	8003a50 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e0e6      	b.n	8003c1e <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	bf14      	ite	ne
 8003a5e:	2301      	movne	r3, #1
 8003a60:	2300      	moveq	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	461a      	mov	r2, r3
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	bf0c      	ite	eq
 8003a88:	2301      	moveq	r3, #1
 8003a8a:	2300      	movne	r3, #0
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bf14      	ite	ne
 8003aa4:	2301      	movne	r3, #1
 8003aa6:	2300      	moveq	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	bf0c      	ite	eq
 8003abe:	2301      	moveq	r3, #1
 8003ac0:	2300      	movne	r3, #0
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	bf14      	ite	ne
 8003ad8:	2301      	movne	r3, #1
 8003ada:	2300      	moveq	r3, #0
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	461a      	mov	r2, r3
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	bf0c      	ite	eq
 8003b0e:	2301      	moveq	r3, #1
 8003b10:	2300      	movne	r3, #0
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	461a      	mov	r2, r3
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	bf0c      	ite	eq
 8003b28:	2301      	moveq	r3, #1
 8003b2a:	2300      	movne	r3, #0
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	461a      	mov	r2, r3
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	bf14      	ite	ne
 8003b42:	2301      	movne	r3, #1
 8003b44:	2300      	moveq	r3, #0
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	461a      	mov	r2, r3
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	bf14      	ite	ne
 8003b6a:	2301      	movne	r3, #1
 8003b6c:	2300      	moveq	r3, #0
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	461a      	mov	r2, r3
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	bf14      	ite	ne
 8003b84:	2301      	movne	r3, #1
 8003b86:	2300      	moveq	r3, #0
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	699b      	ldr	r3, [r3, #24]
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	bf14      	ite	ne
 8003b9e:	2301      	movne	r3, #1
 8003ba0:	2300      	moveq	r3, #0
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	bf0c      	ite	eq
 8003bba:	2301      	moveq	r3, #1
 8003bbc:	2300      	movne	r3, #0
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	0c1b      	lsrs	r3, r3, #16
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	f003 0304 	and.w	r3, r3, #4
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	bf14      	ite	ne
 8003bf2:	2301      	movne	r3, #1
 8003bf4:	2300      	moveq	r3, #0
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	bf14      	ite	ne
 8003c0e:	2301      	movne	r3, #1
 8003c10:	2300      	moveq	r3, #0
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr

08003c2a <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b082      	sub	sp, #8
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
 8003c32:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d101      	bne.n	8003c3e <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e00b      	b.n	8003c56 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c44:	2b10      	cmp	r3, #16
 8003c46:	d105      	bne.n	8003c54 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003c48:	6839      	ldr	r1, [r7, #0]
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 f870 	bl	8003d30 <ETH_SetMACConfig>

    return HAL_OK;
 8003c50:	2300      	movs	r3, #0
 8003c52:	e000      	b.n	8003c56 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
  }
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
	...

08003c60 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f023 031c 	bic.w	r3, r3, #28
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003c78:	f001 fb3c 	bl	80052f4 <HAL_RCC_GetHCLKFreq>
 8003c7c:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	4a14      	ldr	r2, [pc, #80]	@ (8003cd4 <HAL_ETH_SetMDIOClockRange+0x74>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d804      	bhi.n	8003c90 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f043 0308 	orr.w	r3, r3, #8
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	e019      	b.n	8003cc4 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	4a11      	ldr	r2, [pc, #68]	@ (8003cd8 <HAL_ETH_SetMDIOClockRange+0x78>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d204      	bcs.n	8003ca2 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f043 030c 	orr.w	r3, r3, #12
 8003c9e:	60fb      	str	r3, [r7, #12]
 8003ca0:	e010      	b.n	8003cc4 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	4a0d      	ldr	r2, [pc, #52]	@ (8003cdc <HAL_ETH_SetMDIOClockRange+0x7c>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d90c      	bls.n	8003cc4 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	4a0c      	ldr	r2, [pc, #48]	@ (8003ce0 <HAL_ETH_SetMDIOClockRange+0x80>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d804      	bhi.n	8003cbc <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f043 0304 	orr.w	r3, r3, #4
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	e003      	b.n	8003cc4 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f043 0310 	orr.w	r3, r3, #16
 8003cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	611a      	str	r2, [r3, #16]
}
 8003ccc:	bf00      	nop
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	02160ebf 	.word	0x02160ebf
 8003cd8:	03938700 	.word	0x03938700
 8003cdc:	05f5e0ff 	.word	0x05f5e0ff
 8003ce0:	08f0d17f 	.word	0x08f0d17f

08003ce4 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8003cec:	2300      	movs	r3, #0
 8003cee:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6812      	ldr	r2, [r2, #0]
 8003cfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d02:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003d06:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003d14:	2001      	movs	r0, #1
 8003d16:	f7fe fe0f 	bl	8002938 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003d24:	6193      	str	r3, [r2, #24]
}
 8003d26:	bf00      	nop
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
	...

08003d30 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	4b53      	ldr	r3, [pc, #332]	@ (8003e94 <ETH_SetMACConfig+0x164>)
 8003d46:	4013      	ands	r3, r2
 8003d48:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	7b9b      	ldrb	r3, [r3, #14]
 8003d4e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	7c12      	ldrb	r2, [r2, #16]
 8003d54:	2a00      	cmp	r2, #0
 8003d56:	d102      	bne.n	8003d5e <ETH_SetMACConfig+0x2e>
 8003d58:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003d5c:	e000      	b.n	8003d60 <ETH_SetMACConfig+0x30>
 8003d5e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003d60:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003d62:	683a      	ldr	r2, [r7, #0]
 8003d64:	7c52      	ldrb	r2, [r2, #17]
 8003d66:	2a00      	cmp	r2, #0
 8003d68:	d102      	bne.n	8003d70 <ETH_SetMACConfig+0x40>
 8003d6a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003d6e:	e000      	b.n	8003d72 <ETH_SetMACConfig+0x42>
 8003d70:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003d72:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003d78:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	7fdb      	ldrb	r3, [r3, #31]
 8003d7e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003d80:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003d86:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003d88:	683a      	ldr	r2, [r7, #0]
 8003d8a:	7f92      	ldrb	r2, [r2, #30]
 8003d8c:	2a00      	cmp	r2, #0
 8003d8e:	d102      	bne.n	8003d96 <ETH_SetMACConfig+0x66>
 8003d90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d94:	e000      	b.n	8003d98 <ETH_SetMACConfig+0x68>
 8003d96:	2200      	movs	r2, #0
                        macconf->Speed |
 8003d98:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	7f1b      	ldrb	r3, [r3, #28]
 8003d9e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003da0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003da6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	791b      	ldrb	r3, [r3, #4]
 8003dac:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003dae:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003db6:	2a00      	cmp	r2, #0
 8003db8:	d102      	bne.n	8003dc0 <ETH_SetMACConfig+0x90>
 8003dba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dbe:	e000      	b.n	8003dc2 <ETH_SetMACConfig+0x92>
 8003dc0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003dc2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	7bdb      	ldrb	r3, [r3, #15]
 8003dc8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003dca:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003dd0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003dd8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003df2:	2001      	movs	r0, #1
 8003df4:	f7fe fda0 	bl	8002938 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68fa      	ldr	r2, [r7, #12]
 8003dfe:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003e08:	68fa      	ldr	r2, [r7, #12]
 8003e0a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8003e0e:	4013      	ands	r3, r2
 8003e10:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e16:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003e1e:	2a00      	cmp	r2, #0
 8003e20:	d101      	bne.n	8003e26 <ETH_SetMACConfig+0xf6>
 8003e22:	2280      	movs	r2, #128	@ 0x80
 8003e24:	e000      	b.n	8003e28 <ETH_SetMACConfig+0xf8>
 8003e26:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003e28:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003e2e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003e36:	2a01      	cmp	r2, #1
 8003e38:	d101      	bne.n	8003e3e <ETH_SetMACConfig+0x10e>
 8003e3a:	2208      	movs	r2, #8
 8003e3c:	e000      	b.n	8003e40 <ETH_SetMACConfig+0x110>
 8003e3e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003e40:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003e48:	2a01      	cmp	r2, #1
 8003e4a:	d101      	bne.n	8003e50 <ETH_SetMACConfig+0x120>
 8003e4c:	2204      	movs	r2, #4
 8003e4e:	e000      	b.n	8003e52 <ETH_SetMACConfig+0x122>
 8003e50:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003e52:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003e5a:	2a01      	cmp	r2, #1
 8003e5c:	d101      	bne.n	8003e62 <ETH_SetMACConfig+0x132>
 8003e5e:	2202      	movs	r2, #2
 8003e60:	e000      	b.n	8003e64 <ETH_SetMACConfig+0x134>
 8003e62:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003e64:	4313      	orrs	r3, r2
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003e7c:	2001      	movs	r0, #1
 8003e7e:	f7fe fd5b 	bl	8002938 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	619a      	str	r2, [r3, #24]
}
 8003e8a:	bf00      	nop
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	fd20810f 	.word	0xfd20810f

08003e98 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4b3d      	ldr	r3, [pc, #244]	@ (8003fa8 <ETH_SetDMAConfig+0x110>)
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	7b1b      	ldrb	r3, [r3, #12]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d102      	bne.n	8003ec4 <ETH_SetDMAConfig+0x2c>
 8003ebe:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003ec2:	e000      	b.n	8003ec6 <ETH_SetDMAConfig+0x2e>
 8003ec4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	7b5b      	ldrb	r3, [r3, #13]
 8003eca:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003ecc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	7f52      	ldrb	r2, [r2, #29]
 8003ed2:	2a00      	cmp	r2, #0
 8003ed4:	d102      	bne.n	8003edc <ETH_SetDMAConfig+0x44>
 8003ed6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003eda:	e000      	b.n	8003ede <ETH_SetDMAConfig+0x46>
 8003edc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003ede:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	7b9b      	ldrb	r3, [r3, #14]
 8003ee4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003ee6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003eec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	7f1b      	ldrb	r3, [r3, #28]
 8003ef2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003ef4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	7f9b      	ldrb	r3, [r3, #30]
 8003efa:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003efc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003f02:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003f0a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f2e:	2001      	movs	r0, #1
 8003f30:	f7fe fd02 	bl	8002938 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	791b      	ldrb	r3, [r3, #4]
 8003f46:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003f4c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003f52:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003f58:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003f60:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003f62:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f68:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003f6a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003f70:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	6812      	ldr	r2, [r2, #0]
 8003f76:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003f7a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f7e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f8c:	2001      	movs	r0, #1
 8003f8e:	f7fe fcd3 	bl	8002938 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6013      	str	r3, [r2, #0]
}
 8003fa0:	bf00      	nop
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	f8de3f23 	.word	0xf8de3f23

08003fac <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b0a6      	sub	sp, #152	@ 0x98
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004002:	2300      	movs	r3, #0
 8004004:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004008:	2300      	movs	r3, #0
 800400a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800400e:	2300      	movs	r3, #0
 8004010:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004014:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004018:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800401a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800401e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004020:	2300      	movs	r3, #0
 8004022:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004026:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800402a:	4619      	mov	r1, r3
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f7ff fe7f 	bl	8003d30 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004032:	2301      	movs	r3, #1
 8004034:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004036:	2301      	movs	r3, #1
 8004038:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800403a:	2301      	movs	r3, #1
 800403c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004040:	2301      	movs	r3, #1
 8004042:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004044:	2300      	movs	r3, #0
 8004046:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004048:	2300      	movs	r3, #0
 800404a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800404e:	2300      	movs	r3, #0
 8004050:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004054:	2300      	movs	r3, #0
 8004056:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004058:	2301      	movs	r3, #1
 800405a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800405e:	2301      	movs	r3, #1
 8004060:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004062:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004066:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004068:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800406c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800406e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004072:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004074:	2301      	movs	r3, #1
 8004076:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800407a:	2300      	movs	r3, #0
 800407c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800407e:	2300      	movs	r3, #0
 8004080:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004082:	f107 0308 	add.w	r3, r7, #8
 8004086:	4619      	mov	r1, r3
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f7ff ff05 	bl	8003e98 <ETH_SetDMAConfig>
}
 800408e:	bf00      	nop
 8004090:	3798      	adds	r7, #152	@ 0x98
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
	...

08004098 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004098:	b480      	push	{r7}
 800409a:	b087      	sub	sp, #28
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3305      	adds	r3, #5
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	021b      	lsls	r3, r3, #8
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	3204      	adds	r2, #4
 80040b0:	7812      	ldrb	r2, [r2, #0]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	4b11      	ldr	r3, [pc, #68]	@ (8004100 <ETH_MACAddressConfig+0x68>)
 80040ba:	4413      	add	r3, r2
 80040bc:	461a      	mov	r2, r3
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	3303      	adds	r3, #3
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	061a      	lsls	r2, r3, #24
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	3302      	adds	r3, #2
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	041b      	lsls	r3, r3, #16
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	3301      	adds	r3, #1
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	021b      	lsls	r3, r3, #8
 80040dc:	4313      	orrs	r3, r2
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	7812      	ldrb	r2, [r2, #0]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <ETH_MACAddressConfig+0x6c>)
 80040ea:	4413      	add	r3, r2
 80040ec:	461a      	mov	r2, r3
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	6013      	str	r3, [r2, #0]
}
 80040f2:	bf00      	nop
 80040f4:	371c      	adds	r7, #28
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	40028040 	.word	0x40028040
 8004104:	40028044 	.word	0x40028044

08004108 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004108:	b480      	push	{r7}
 800410a:	b085      	sub	sp, #20
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004110:	2300      	movs	r3, #0
 8004112:	60fb      	str	r3, [r7, #12]
 8004114:	e03e      	b.n	8004194 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68d9      	ldr	r1, [r3, #12]
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	4613      	mov	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	440b      	add	r3, r1
 8004126:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	2200      	movs	r2, #0
 8004132:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	2200      	movs	r2, #0
 8004138:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	2200      	movs	r2, #0
 800413e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004140:	68b9      	ldr	r1, [r7, #8]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	3206      	adds	r2, #6
 8004148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2b02      	cmp	r3, #2
 800415c:	d80c      	bhi.n	8004178 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	68d9      	ldr	r1, [r3, #12]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	1c5a      	adds	r2, r3, #1
 8004166:	4613      	mov	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	4413      	add	r3, r2
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	440b      	add	r3, r1
 8004170:	461a      	mov	r2, r3
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	60da      	str	r2, [r3, #12]
 8004176:	e004      	b.n	8004182 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	461a      	mov	r2, r3
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	3301      	adds	r3, #1
 8004192:	60fb      	str	r3, [r7, #12]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2b03      	cmp	r3, #3
 8004198:	d9bd      	bls.n	8004116 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	68da      	ldr	r2, [r3, #12]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80041ac:	611a      	str	r2, [r3, #16]
}
 80041ae:	bf00      	nop
 80041b0:	3714      	adds	r7, #20
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b085      	sub	sp, #20
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80041c2:	2300      	movs	r3, #0
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	e048      	b.n	800425a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6919      	ldr	r1, [r3, #16]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	4613      	mov	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4413      	add	r3, r2
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	440b      	add	r3, r1
 80041d8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2200      	movs	r2, #0
 80041e4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2200      	movs	r2, #0
 80041ea:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	2200      	movs	r2, #0
 80041f0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	2200      	movs	r2, #0
 80041f6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	2200      	movs	r2, #0
 80041fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004204:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800421e:	68b9      	ldr	r1, [r7, #8]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	3212      	adds	r2, #18
 8004226:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2b02      	cmp	r3, #2
 800422e:	d80c      	bhi.n	800424a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6919      	ldr	r1, [r3, #16]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	1c5a      	adds	r2, r3, #1
 8004238:	4613      	mov	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	00db      	lsls	r3, r3, #3
 8004240:	440b      	add	r3, r1
 8004242:	461a      	mov	r2, r3
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	60da      	str	r2, [r3, #12]
 8004248:	e004      	b.n	8004254 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	461a      	mov	r2, r3
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	3301      	adds	r3, #1
 8004258:	60fb      	str	r3, [r7, #12]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2b03      	cmp	r3, #3
 800425e:	d9b3      	bls.n	80041c8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691a      	ldr	r2, [r3, #16]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800428a:	60da      	str	r2, [r3, #12]
}
 800428c:	bf00      	nop
 800428e:	3714      	adds	r7, #20
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8004298:	b480      	push	{r7}
 800429a:	b091      	sub	sp, #68	@ 0x44
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	3318      	adds	r3, #24
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80042aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80042b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b2:	691b      	ldr	r3, [r3, #16]
 80042b4:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80042b6:	2300      	movs	r3, #0
 80042b8:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80042ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80042be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042c2:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80042ca:	2300      	movs	r3, #0
 80042cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80042ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80042d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042da:	d007      	beq.n	80042ec <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80042dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042e0:	3304      	adds	r3, #4
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	4413      	add	r3, r2
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d001      	beq.n	80042f0 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80042ec:	2302      	movs	r3, #2
 80042ee:	e115      	b.n	800451c <ETH_Prepare_Tx_Descriptors+0x284>
  }


  descnbr += 1U;
 80042f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f2:	3301      	adds	r3, #1
 80042f4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80042f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	461a      	mov	r2, r3
 80042fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042fe:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8004308:	f023 031f 	bic.w	r3, r3, #31
 800430c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800430e:	6852      	ldr	r2, [r2, #4]
 8004310:	431a      	orrs	r2, r3
 8004312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004314:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d008      	beq.n	8004334 <ETH_Prepare_Tx_Descriptors+0x9c>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8004322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	431a      	orrs	r2, r3
 8004330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004332:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	2b00      	cmp	r3, #0
 800433e:	d008      	beq.n	8004352 <ETH_Prepare_Tx_Descriptors+0xba>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8004340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	431a      	orrs	r2, r3
 800434e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004350:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0304 	and.w	r3, r3, #4
 800435a:	2b00      	cmp	r3, #0
 800435c:	d005      	beq.n	800436a <ETH_Prepare_Tx_Descriptors+0xd2>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 800435e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004368:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800436a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004374:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8004376:	e084      	b.n	8004482 <ETH_Prepare_Tx_Descriptors+0x1ea>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8004378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004382:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d006      	beq.n	8004398 <ETH_Prepare_Tx_Descriptors+0x100>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800438a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	e005      	b.n	80043a4 <ETH_Prepare_Tx_Descriptors+0x10c>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80043a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a2:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80043a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043a6:	3301      	adds	r3, #1
 80043a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d902      	bls.n	80043b6 <ETH_Prepare_Tx_Descriptors+0x11e>
 80043b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043b2:	3b04      	subs	r3, #4
 80043b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80043ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043be:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80043c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80043c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80043cc:	d007      	beq.n	80043de <ETH_Prepare_Tx_Descriptors+0x146>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80043ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043d2:	3304      	adds	r3, #4
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d029      	beq.n	8004432 <ETH_Prepare_Tx_Descriptors+0x19a>
    {
      descidx = firstdescidx;
 80043de:	6a3b      	ldr	r3, [r7, #32]
 80043e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80043e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80043e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043ea:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80043ec:	2300      	movs	r3, #0
 80043ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043f0:	e019      	b.n	8004426 <ETH_Prepare_Tx_Descriptors+0x18e>
  __ASM volatile ("dmb 0xF":::"memory");
 80043f2:	f3bf 8f5f 	dmb	sy
}
 80043f6:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80043f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004402:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8004404:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004406:	3301      	adds	r3, #1
 8004408:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800440a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800440c:	2b03      	cmp	r3, #3
 800440e:	d902      	bls.n	8004416 <ETH_Prepare_Tx_Descriptors+0x17e>
 8004410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004412:	3b04      	subs	r3, #4
 8004414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004418:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800441a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800441e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8004420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004422:	3301      	adds	r3, #1
 8004424:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004426:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800442a:	429a      	cmp	r2, r3
 800442c:	d3e1      	bcc.n	80043f2 <ETH_Prepare_Tx_Descriptors+0x15a>
      }

      return HAL_ETH_ERROR_BUSY;
 800442e:	2302      	movs	r3, #2
 8004430:	e074      	b.n	800451c <ETH_Prepare_Tx_Descriptors+0x284>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8004432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800443a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800443c:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 800443e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004440:	3301      	adds	r3, #1
 8004442:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8004444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800444a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	461a      	mov	r2, r3
 8004450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004452:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 800445c:	f023 031f 	bic.w	r3, r3, #31
 8004460:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004462:	6852      	ldr	r2, [r2, #4]
 8004464:	431a      	orrs	r2, r3
 8004466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004468:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 800446a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800446c:	3301      	adds	r3, #1
 800446e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8004470:	f3bf 8f5f 	dmb	sy
}
 8004474:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800447e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004480:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8004482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	2b00      	cmp	r3, #0
 8004488:	f47f af76 	bne.w	8004378 <ETH_Prepare_Tx_Descriptors+0xe0>
  }

  if (ItMode != ((uint32_t)RESET))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d006      	beq.n	80044a0 <ETH_Prepare_Tx_Descriptors+0x208>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800449a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800449c:	601a      	str	r2, [r3, #0]
 800449e:	e005      	b.n	80044ac <ETH_Prepare_Tx_Descriptors+0x214>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80044a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80044a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044aa:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80044ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80044b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b6:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	6a3a      	ldr	r2, [r7, #32]
 80044bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044c0:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80044c2:	f3bf 8f5f 	dmb	sy
}
 80044c6:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80044c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80044d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d2:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80044d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044dc:	3304      	adds	r3, #4
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	440b      	add	r3, r1
 80044e2:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80044e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80044e8:	611a      	str	r2, [r3, #16]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80044ea:	f3ef 8310 	mrs	r3, PRIMASK
 80044ee:	613b      	str	r3, [r7, #16]
  return(result);
 80044f0:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80044f2:	61fb      	str	r3, [r7, #28]
 80044f4:	2301      	movs	r3, #1
 80044f6:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	f383 8810 	msr	PRIMASK, r3
}
 80044fe:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8004500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004502:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004506:	4413      	add	r3, r2
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450c:	629a      	str	r2, [r3, #40]	@ 0x28
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	f383 8810 	msr	PRIMASK, r3
}
 8004518:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3744      	adds	r7, #68	@ 0x44
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004528:	b480      	push	{r7}
 800452a:	b089      	sub	sp, #36	@ 0x24
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004532:	2300      	movs	r3, #0
 8004534:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004536:	2300      	movs	r3, #0
 8004538:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800453a:	2300      	movs	r3, #0
 800453c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800453e:	2300      	movs	r3, #0
 8004540:	61fb      	str	r3, [r7, #28]
 8004542:	e177      	b.n	8004834 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004544:	2201      	movs	r2, #1
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	fa02 f303 	lsl.w	r3, r2, r3
 800454c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4013      	ands	r3, r2
 8004556:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	429a      	cmp	r2, r3
 800455e:	f040 8166 	bne.w	800482e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f003 0303 	and.w	r3, r3, #3
 800456a:	2b01      	cmp	r3, #1
 800456c:	d005      	beq.n	800457a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004576:	2b02      	cmp	r3, #2
 8004578:	d130      	bne.n	80045dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	005b      	lsls	r3, r3, #1
 8004584:	2203      	movs	r2, #3
 8004586:	fa02 f303 	lsl.w	r3, r2, r3
 800458a:	43db      	mvns	r3, r3
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	4013      	ands	r3, r2
 8004590:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	68da      	ldr	r2, [r3, #12]
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	fa02 f303 	lsl.w	r3, r2, r3
 800459e:	69ba      	ldr	r2, [r7, #24]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045b0:	2201      	movs	r2, #1
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	43db      	mvns	r3, r3
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	4013      	ands	r3, r2
 80045be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	091b      	lsrs	r3, r3, #4
 80045c6:	f003 0201 	and.w	r2, r3, #1
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f003 0303 	and.w	r3, r3, #3
 80045e4:	2b03      	cmp	r3, #3
 80045e6:	d017      	beq.n	8004618 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	2203      	movs	r2, #3
 80045f4:	fa02 f303 	lsl.w	r3, r2, r3
 80045f8:	43db      	mvns	r3, r3
 80045fa:	69ba      	ldr	r2, [r7, #24]
 80045fc:	4013      	ands	r3, r2
 80045fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	689a      	ldr	r2, [r3, #8]
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	005b      	lsls	r3, r3, #1
 8004608:	fa02 f303 	lsl.w	r3, r2, r3
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	4313      	orrs	r3, r2
 8004610:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f003 0303 	and.w	r3, r3, #3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d123      	bne.n	800466c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	08da      	lsrs	r2, r3, #3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	3208      	adds	r2, #8
 800462c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004630:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	f003 0307 	and.w	r3, r3, #7
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	220f      	movs	r2, #15
 800463c:	fa02 f303 	lsl.w	r3, r2, r3
 8004640:	43db      	mvns	r3, r3
 8004642:	69ba      	ldr	r2, [r7, #24]
 8004644:	4013      	ands	r3, r2
 8004646:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	691a      	ldr	r2, [r3, #16]
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	69ba      	ldr	r2, [r7, #24]
 800465a:	4313      	orrs	r3, r2
 800465c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	08da      	lsrs	r2, r3, #3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	3208      	adds	r2, #8
 8004666:	69b9      	ldr	r1, [r7, #24]
 8004668:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	2203      	movs	r2, #3
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	43db      	mvns	r3, r3
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	4013      	ands	r3, r2
 8004682:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f003 0203 	and.w	r2, r3, #3
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	005b      	lsls	r3, r3, #1
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	4313      	orrs	r3, r2
 8004698:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 80c0 	beq.w	800482e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ae:	2300      	movs	r3, #0
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	4b66      	ldr	r3, [pc, #408]	@ (800484c <HAL_GPIO_Init+0x324>)
 80046b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046b6:	4a65      	ldr	r2, [pc, #404]	@ (800484c <HAL_GPIO_Init+0x324>)
 80046b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80046be:	4b63      	ldr	r3, [pc, #396]	@ (800484c <HAL_GPIO_Init+0x324>)
 80046c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046c6:	60fb      	str	r3, [r7, #12]
 80046c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046ca:	4a61      	ldr	r2, [pc, #388]	@ (8004850 <HAL_GPIO_Init+0x328>)
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	089b      	lsrs	r3, r3, #2
 80046d0:	3302      	adds	r3, #2
 80046d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	f003 0303 	and.w	r3, r3, #3
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	220f      	movs	r2, #15
 80046e2:	fa02 f303 	lsl.w	r3, r2, r3
 80046e6:	43db      	mvns	r3, r3
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	4013      	ands	r3, r2
 80046ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a58      	ldr	r2, [pc, #352]	@ (8004854 <HAL_GPIO_Init+0x32c>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d037      	beq.n	8004766 <HAL_GPIO_Init+0x23e>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a57      	ldr	r2, [pc, #348]	@ (8004858 <HAL_GPIO_Init+0x330>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d031      	beq.n	8004762 <HAL_GPIO_Init+0x23a>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a56      	ldr	r2, [pc, #344]	@ (800485c <HAL_GPIO_Init+0x334>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d02b      	beq.n	800475e <HAL_GPIO_Init+0x236>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a55      	ldr	r2, [pc, #340]	@ (8004860 <HAL_GPIO_Init+0x338>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d025      	beq.n	800475a <HAL_GPIO_Init+0x232>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a54      	ldr	r2, [pc, #336]	@ (8004864 <HAL_GPIO_Init+0x33c>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d01f      	beq.n	8004756 <HAL_GPIO_Init+0x22e>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a53      	ldr	r2, [pc, #332]	@ (8004868 <HAL_GPIO_Init+0x340>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d019      	beq.n	8004752 <HAL_GPIO_Init+0x22a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a52      	ldr	r2, [pc, #328]	@ (800486c <HAL_GPIO_Init+0x344>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d013      	beq.n	800474e <HAL_GPIO_Init+0x226>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a51      	ldr	r2, [pc, #324]	@ (8004870 <HAL_GPIO_Init+0x348>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d00d      	beq.n	800474a <HAL_GPIO_Init+0x222>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a50      	ldr	r2, [pc, #320]	@ (8004874 <HAL_GPIO_Init+0x34c>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d007      	beq.n	8004746 <HAL_GPIO_Init+0x21e>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a4f      	ldr	r2, [pc, #316]	@ (8004878 <HAL_GPIO_Init+0x350>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d101      	bne.n	8004742 <HAL_GPIO_Init+0x21a>
 800473e:	2309      	movs	r3, #9
 8004740:	e012      	b.n	8004768 <HAL_GPIO_Init+0x240>
 8004742:	230a      	movs	r3, #10
 8004744:	e010      	b.n	8004768 <HAL_GPIO_Init+0x240>
 8004746:	2308      	movs	r3, #8
 8004748:	e00e      	b.n	8004768 <HAL_GPIO_Init+0x240>
 800474a:	2307      	movs	r3, #7
 800474c:	e00c      	b.n	8004768 <HAL_GPIO_Init+0x240>
 800474e:	2306      	movs	r3, #6
 8004750:	e00a      	b.n	8004768 <HAL_GPIO_Init+0x240>
 8004752:	2305      	movs	r3, #5
 8004754:	e008      	b.n	8004768 <HAL_GPIO_Init+0x240>
 8004756:	2304      	movs	r3, #4
 8004758:	e006      	b.n	8004768 <HAL_GPIO_Init+0x240>
 800475a:	2303      	movs	r3, #3
 800475c:	e004      	b.n	8004768 <HAL_GPIO_Init+0x240>
 800475e:	2302      	movs	r3, #2
 8004760:	e002      	b.n	8004768 <HAL_GPIO_Init+0x240>
 8004762:	2301      	movs	r3, #1
 8004764:	e000      	b.n	8004768 <HAL_GPIO_Init+0x240>
 8004766:	2300      	movs	r3, #0
 8004768:	69fa      	ldr	r2, [r7, #28]
 800476a:	f002 0203 	and.w	r2, r2, #3
 800476e:	0092      	lsls	r2, r2, #2
 8004770:	4093      	lsls	r3, r2
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	4313      	orrs	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004778:	4935      	ldr	r1, [pc, #212]	@ (8004850 <HAL_GPIO_Init+0x328>)
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	089b      	lsrs	r3, r3, #2
 800477e:	3302      	adds	r3, #2
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004786:	4b3d      	ldr	r3, [pc, #244]	@ (800487c <HAL_GPIO_Init+0x354>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	43db      	mvns	r3, r3
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	4013      	ands	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047aa:	4a34      	ldr	r2, [pc, #208]	@ (800487c <HAL_GPIO_Init+0x354>)
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047b0:	4b32      	ldr	r3, [pc, #200]	@ (800487c <HAL_GPIO_Init+0x354>)
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	43db      	mvns	r3, r3
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	4013      	ands	r3, r2
 80047be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047d4:	4a29      	ldr	r2, [pc, #164]	@ (800487c <HAL_GPIO_Init+0x354>)
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047da:	4b28      	ldr	r3, [pc, #160]	@ (800487c <HAL_GPIO_Init+0x354>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	43db      	mvns	r3, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	4013      	ands	r3, r2
 80047e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d003      	beq.n	80047fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047fe:	4a1f      	ldr	r2, [pc, #124]	@ (800487c <HAL_GPIO_Init+0x354>)
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004804:	4b1d      	ldr	r3, [pc, #116]	@ (800487c <HAL_GPIO_Init+0x354>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	43db      	mvns	r3, r3
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	4013      	ands	r3, r2
 8004812:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d003      	beq.n	8004828 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	4313      	orrs	r3, r2
 8004826:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004828:	4a14      	ldr	r2, [pc, #80]	@ (800487c <HAL_GPIO_Init+0x354>)
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	3301      	adds	r3, #1
 8004832:	61fb      	str	r3, [r7, #28]
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	2b0f      	cmp	r3, #15
 8004838:	f67f ae84 	bls.w	8004544 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800483c:	bf00      	nop
 800483e:	bf00      	nop
 8004840:	3724      	adds	r7, #36	@ 0x24
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40023800 	.word	0x40023800
 8004850:	40013800 	.word	0x40013800
 8004854:	40020000 	.word	0x40020000
 8004858:	40020400 	.word	0x40020400
 800485c:	40020800 	.word	0x40020800
 8004860:	40020c00 	.word	0x40020c00
 8004864:	40021000 	.word	0x40021000
 8004868:	40021400 	.word	0x40021400
 800486c:	40021800 	.word	0x40021800
 8004870:	40021c00 	.word	0x40021c00
 8004874:	40022000 	.word	0x40022000
 8004878:	40022400 	.word	0x40022400
 800487c:	40013c00 	.word	0x40013c00

08004880 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	460b      	mov	r3, r1
 800488a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	691a      	ldr	r2, [r3, #16]
 8004890:	887b      	ldrh	r3, [r7, #2]
 8004892:	4013      	ands	r3, r2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
 800489c:	e001      	b.n	80048a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800489e:	2300      	movs	r3, #0
 80048a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	460b      	mov	r3, r1
 80048ba:	807b      	strh	r3, [r7, #2]
 80048bc:	4613      	mov	r3, r2
 80048be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048c0:	787b      	ldrb	r3, [r7, #1]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048c6:	887a      	ldrh	r2, [r7, #2]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048cc:	e003      	b.n	80048d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048ce:	887b      	ldrh	r3, [r7, #2]
 80048d0:	041a      	lsls	r2, r3, #16
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	619a      	str	r2, [r3, #24]
}
 80048d6:	bf00      	nop
 80048d8:	370c      	adds	r7, #12
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr

080048e2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b084      	sub	sp, #16
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d101      	bne.n	80048f4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e036      	b.n	8004962 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80048fc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f245 5255 	movw	r2, #21845	@ 0x5555
 8004906:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	6852      	ldr	r2, [r2, #4]
 8004910:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	6892      	ldr	r2, [r2, #8]
 800491a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800491c:	f7fe f800 	bl	8002920 <HAL_GetTick>
 8004920:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004922:	e011      	b.n	8004948 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004924:	f7fd fffc 	bl	8002920 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	f641 0201 	movw	r2, #6145	@ 0x1801
 8004932:	4293      	cmp	r3, r2
 8004934:	d908      	bls.n	8004948 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f003 0303 	and.w	r3, r3, #3
 8004940:	2b00      	cmp	r3, #0
 8004942:	d001      	beq.n	8004948 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e00c      	b.n	8004962 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	f003 0303 	and.w	r3, r3, #3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1e6      	bne.n	8004924 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800495e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800496a:	b480      	push	{r7}
 800496c:	b083      	sub	sp, #12
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800497a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
	...

0800498c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004996:	2300      	movs	r3, #0
 8004998:	603b      	str	r3, [r7, #0]
 800499a:	4b20      	ldr	r3, [pc, #128]	@ (8004a1c <HAL_PWREx_EnableOverDrive+0x90>)
 800499c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499e:	4a1f      	ldr	r2, [pc, #124]	@ (8004a1c <HAL_PWREx_EnableOverDrive+0x90>)
 80049a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80049a6:	4b1d      	ldr	r3, [pc, #116]	@ (8004a1c <HAL_PWREx_EnableOverDrive+0x90>)
 80049a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049ae:	603b      	str	r3, [r7, #0]
 80049b0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80049b2:	4b1b      	ldr	r3, [pc, #108]	@ (8004a20 <HAL_PWREx_EnableOverDrive+0x94>)
 80049b4:	2201      	movs	r2, #1
 80049b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049b8:	f7fd ffb2 	bl	8002920 <HAL_GetTick>
 80049bc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80049be:	e009      	b.n	80049d4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80049c0:	f7fd ffae 	bl	8002920 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049ce:	d901      	bls.n	80049d4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e01f      	b.n	8004a14 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80049d4:	4b13      	ldr	r3, [pc, #76]	@ (8004a24 <HAL_PWREx_EnableOverDrive+0x98>)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049e0:	d1ee      	bne.n	80049c0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80049e2:	4b11      	ldr	r3, [pc, #68]	@ (8004a28 <HAL_PWREx_EnableOverDrive+0x9c>)
 80049e4:	2201      	movs	r2, #1
 80049e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049e8:	f7fd ff9a 	bl	8002920 <HAL_GetTick>
 80049ec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80049ee:	e009      	b.n	8004a04 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80049f0:	f7fd ff96 	bl	8002920 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049fe:	d901      	bls.n	8004a04 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e007      	b.n	8004a14 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a04:	4b07      	ldr	r3, [pc, #28]	@ (8004a24 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a10:	d1ee      	bne.n	80049f0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3708      	adds	r7, #8
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	40023800 	.word	0x40023800
 8004a20:	420e0040 	.word	0x420e0040
 8004a24:	40007000 	.word	0x40007000
 8004a28:	420e0044 	.word	0x420e0044

08004a2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e267      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d075      	beq.n	8004b36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a4a:	4b88      	ldr	r3, [pc, #544]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f003 030c 	and.w	r3, r3, #12
 8004a52:	2b04      	cmp	r3, #4
 8004a54:	d00c      	beq.n	8004a70 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a56:	4b85      	ldr	r3, [pc, #532]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a5e:	2b08      	cmp	r3, #8
 8004a60:	d112      	bne.n	8004a88 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a62:	4b82      	ldr	r3, [pc, #520]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a6e:	d10b      	bne.n	8004a88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a70:	4b7e      	ldr	r3, [pc, #504]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d05b      	beq.n	8004b34 <HAL_RCC_OscConfig+0x108>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d157      	bne.n	8004b34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e242      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a90:	d106      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x74>
 8004a92:	4b76      	ldr	r3, [pc, #472]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a75      	ldr	r2, [pc, #468]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004a98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a9c:	6013      	str	r3, [r2, #0]
 8004a9e:	e01d      	b.n	8004adc <HAL_RCC_OscConfig+0xb0>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004aa8:	d10c      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x98>
 8004aaa:	4b70      	ldr	r3, [pc, #448]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a6f      	ldr	r2, [pc, #444]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004ab0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	4b6d      	ldr	r3, [pc, #436]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a6c      	ldr	r2, [pc, #432]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ac0:	6013      	str	r3, [r2, #0]
 8004ac2:	e00b      	b.n	8004adc <HAL_RCC_OscConfig+0xb0>
 8004ac4:	4b69      	ldr	r3, [pc, #420]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a68      	ldr	r2, [pc, #416]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004aca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ace:	6013      	str	r3, [r2, #0]
 8004ad0:	4b66      	ldr	r3, [pc, #408]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a65      	ldr	r2, [pc, #404]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004ad6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d013      	beq.n	8004b0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae4:	f7fd ff1c 	bl	8002920 <HAL_GetTick>
 8004ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aec:	f7fd ff18 	bl	8002920 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b64      	cmp	r3, #100	@ 0x64
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e207      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004afe:	4b5b      	ldr	r3, [pc, #364]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d0f0      	beq.n	8004aec <HAL_RCC_OscConfig+0xc0>
 8004b0a:	e014      	b.n	8004b36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b0c:	f7fd ff08 	bl	8002920 <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b12:	e008      	b.n	8004b26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b14:	f7fd ff04 	bl	8002920 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b64      	cmp	r3, #100	@ 0x64
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e1f3      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b26:	4b51      	ldr	r3, [pc, #324]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1f0      	bne.n	8004b14 <HAL_RCC_OscConfig+0xe8>
 8004b32:	e000      	b.n	8004b36 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d063      	beq.n	8004c0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b42:	4b4a      	ldr	r3, [pc, #296]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	f003 030c 	and.w	r3, r3, #12
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00b      	beq.n	8004b66 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b4e:	4b47      	ldr	r3, [pc, #284]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b56:	2b08      	cmp	r3, #8
 8004b58:	d11c      	bne.n	8004b94 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b5a:	4b44      	ldr	r3, [pc, #272]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d116      	bne.n	8004b94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b66:	4b41      	ldr	r3, [pc, #260]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d005      	beq.n	8004b7e <HAL_RCC_OscConfig+0x152>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d001      	beq.n	8004b7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e1c7      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b7e:	4b3b      	ldr	r3, [pc, #236]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	4937      	ldr	r1, [pc, #220]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b92:	e03a      	b.n	8004c0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d020      	beq.n	8004bde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b9c:	4b34      	ldr	r3, [pc, #208]	@ (8004c70 <HAL_RCC_OscConfig+0x244>)
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba2:	f7fd febd 	bl	8002920 <HAL_GetTick>
 8004ba6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004baa:	f7fd feb9 	bl	8002920 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e1a8      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0f0      	beq.n	8004baa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bc8:	4b28      	ldr	r3, [pc, #160]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	691b      	ldr	r3, [r3, #16]
 8004bd4:	00db      	lsls	r3, r3, #3
 8004bd6:	4925      	ldr	r1, [pc, #148]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	600b      	str	r3, [r1, #0]
 8004bdc:	e015      	b.n	8004c0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bde:	4b24      	ldr	r3, [pc, #144]	@ (8004c70 <HAL_RCC_OscConfig+0x244>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be4:	f7fd fe9c 	bl	8002920 <HAL_GetTick>
 8004be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bea:	e008      	b.n	8004bfe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bec:	f7fd fe98 	bl	8002920 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d901      	bls.n	8004bfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e187      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1f0      	bne.n	8004bec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0308 	and.w	r3, r3, #8
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d036      	beq.n	8004c84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d016      	beq.n	8004c4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c1e:	4b15      	ldr	r3, [pc, #84]	@ (8004c74 <HAL_RCC_OscConfig+0x248>)
 8004c20:	2201      	movs	r2, #1
 8004c22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c24:	f7fd fe7c 	bl	8002920 <HAL_GetTick>
 8004c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c2a:	e008      	b.n	8004c3e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c2c:	f7fd fe78 	bl	8002920 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e167      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c6c <HAL_RCC_OscConfig+0x240>)
 8004c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0f0      	beq.n	8004c2c <HAL_RCC_OscConfig+0x200>
 8004c4a:	e01b      	b.n	8004c84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c4c:	4b09      	ldr	r3, [pc, #36]	@ (8004c74 <HAL_RCC_OscConfig+0x248>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c52:	f7fd fe65 	bl	8002920 <HAL_GetTick>
 8004c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c58:	e00e      	b.n	8004c78 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c5a:	f7fd fe61 	bl	8002920 <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d907      	bls.n	8004c78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e150      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	42470000 	.word	0x42470000
 8004c74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c78:	4b88      	ldr	r3, [pc, #544]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004c7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1ea      	bne.n	8004c5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0304 	and.w	r3, r3, #4
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	f000 8097 	beq.w	8004dc0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c92:	2300      	movs	r3, #0
 8004c94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c96:	4b81      	ldr	r3, [pc, #516]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10f      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	60bb      	str	r3, [r7, #8]
 8004ca6:	4b7d      	ldr	r3, [pc, #500]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004caa:	4a7c      	ldr	r2, [pc, #496]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cb2:	4b7a      	ldr	r3, [pc, #488]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cba:	60bb      	str	r3, [r7, #8]
 8004cbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cc2:	4b77      	ldr	r3, [pc, #476]	@ (8004ea0 <HAL_RCC_OscConfig+0x474>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d118      	bne.n	8004d00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cce:	4b74      	ldr	r3, [pc, #464]	@ (8004ea0 <HAL_RCC_OscConfig+0x474>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a73      	ldr	r2, [pc, #460]	@ (8004ea0 <HAL_RCC_OscConfig+0x474>)
 8004cd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cda:	f7fd fe21 	bl	8002920 <HAL_GetTick>
 8004cde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce0:	e008      	b.n	8004cf4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ce2:	f7fd fe1d 	bl	8002920 <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	d901      	bls.n	8004cf4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e10c      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf4:	4b6a      	ldr	r3, [pc, #424]	@ (8004ea0 <HAL_RCC_OscConfig+0x474>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d0f0      	beq.n	8004ce2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d106      	bne.n	8004d16 <HAL_RCC_OscConfig+0x2ea>
 8004d08:	4b64      	ldr	r3, [pc, #400]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0c:	4a63      	ldr	r2, [pc, #396]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d0e:	f043 0301 	orr.w	r3, r3, #1
 8004d12:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d14:	e01c      	b.n	8004d50 <HAL_RCC_OscConfig+0x324>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	2b05      	cmp	r3, #5
 8004d1c:	d10c      	bne.n	8004d38 <HAL_RCC_OscConfig+0x30c>
 8004d1e:	4b5f      	ldr	r3, [pc, #380]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d22:	4a5e      	ldr	r2, [pc, #376]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d24:	f043 0304 	orr.w	r3, r3, #4
 8004d28:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d2a:	4b5c      	ldr	r3, [pc, #368]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d2e:	4a5b      	ldr	r2, [pc, #364]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d30:	f043 0301 	orr.w	r3, r3, #1
 8004d34:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d36:	e00b      	b.n	8004d50 <HAL_RCC_OscConfig+0x324>
 8004d38:	4b58      	ldr	r3, [pc, #352]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3c:	4a57      	ldr	r2, [pc, #348]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d3e:	f023 0301 	bic.w	r3, r3, #1
 8004d42:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d44:	4b55      	ldr	r3, [pc, #340]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d48:	4a54      	ldr	r2, [pc, #336]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d4a:	f023 0304 	bic.w	r3, r3, #4
 8004d4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d015      	beq.n	8004d84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d58:	f7fd fde2 	bl	8002920 <HAL_GetTick>
 8004d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d5e:	e00a      	b.n	8004d76 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d60:	f7fd fdde 	bl	8002920 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e0cb      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d76:	4b49      	ldr	r3, [pc, #292]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d0ee      	beq.n	8004d60 <HAL_RCC_OscConfig+0x334>
 8004d82:	e014      	b.n	8004dae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d84:	f7fd fdcc 	bl	8002920 <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d8a:	e00a      	b.n	8004da2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d8c:	f7fd fdc8 	bl	8002920 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e0b5      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004da2:	4b3e      	ldr	r3, [pc, #248]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004da4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1ee      	bne.n	8004d8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004dae:	7dfb      	ldrb	r3, [r7, #23]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d105      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004db4:	4b39      	ldr	r3, [pc, #228]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db8:	4a38      	ldr	r2, [pc, #224]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004dba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dbe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f000 80a1 	beq.w	8004f0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dca:	4b34      	ldr	r3, [pc, #208]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f003 030c 	and.w	r3, r3, #12
 8004dd2:	2b08      	cmp	r3, #8
 8004dd4:	d05c      	beq.n	8004e90 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d141      	bne.n	8004e62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dde:	4b31      	ldr	r3, [pc, #196]	@ (8004ea4 <HAL_RCC_OscConfig+0x478>)
 8004de0:	2200      	movs	r2, #0
 8004de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de4:	f7fd fd9c 	bl	8002920 <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dec:	f7fd fd98 	bl	8002920 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d901      	bls.n	8004dfe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e087      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dfe:	4b27      	ldr	r3, [pc, #156]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1f0      	bne.n	8004dec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	69da      	ldr	r2, [r3, #28]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	431a      	orrs	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e18:	019b      	lsls	r3, r3, #6
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e20:	085b      	lsrs	r3, r3, #1
 8004e22:	3b01      	subs	r3, #1
 8004e24:	041b      	lsls	r3, r3, #16
 8004e26:	431a      	orrs	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e2c:	061b      	lsls	r3, r3, #24
 8004e2e:	491b      	ldr	r1, [pc, #108]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e34:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea4 <HAL_RCC_OscConfig+0x478>)
 8004e36:	2201      	movs	r2, #1
 8004e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3a:	f7fd fd71 	bl	8002920 <HAL_GetTick>
 8004e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e40:	e008      	b.n	8004e54 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e42:	f7fd fd6d 	bl	8002920 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d901      	bls.n	8004e54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e05c      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e54:	4b11      	ldr	r3, [pc, #68]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d0f0      	beq.n	8004e42 <HAL_RCC_OscConfig+0x416>
 8004e60:	e054      	b.n	8004f0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e62:	4b10      	ldr	r3, [pc, #64]	@ (8004ea4 <HAL_RCC_OscConfig+0x478>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e68:	f7fd fd5a 	bl	8002920 <HAL_GetTick>
 8004e6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e6e:	e008      	b.n	8004e82 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e70:	f7fd fd56 	bl	8002920 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d901      	bls.n	8004e82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e045      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e82:	4b06      	ldr	r3, [pc, #24]	@ (8004e9c <HAL_RCC_OscConfig+0x470>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d1f0      	bne.n	8004e70 <HAL_RCC_OscConfig+0x444>
 8004e8e:	e03d      	b.n	8004f0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d107      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e038      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
 8004e9c:	40023800 	.word	0x40023800
 8004ea0:	40007000 	.word	0x40007000
 8004ea4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f18 <HAL_RCC_OscConfig+0x4ec>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d028      	beq.n	8004f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d121      	bne.n	8004f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d11a      	bne.n	8004f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ed8:	4013      	ands	r3, r2
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ede:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d111      	bne.n	8004f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eee:	085b      	lsrs	r3, r3, #1
 8004ef0:	3b01      	subs	r3, #1
 8004ef2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d107      	bne.n	8004f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d001      	beq.n	8004f0c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e000      	b.n	8004f0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f0c:	2300      	movs	r3, #0
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3718      	adds	r7, #24
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	40023800 	.word	0x40023800

08004f1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d101      	bne.n	8004f30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e0cc      	b.n	80050ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f30:	4b68      	ldr	r3, [pc, #416]	@ (80050d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 030f 	and.w	r3, r3, #15
 8004f38:	683a      	ldr	r2, [r7, #0]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d90c      	bls.n	8004f58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f3e:	4b65      	ldr	r3, [pc, #404]	@ (80050d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	b2d2      	uxtb	r2, r2
 8004f44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f46:	4b63      	ldr	r3, [pc, #396]	@ (80050d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d001      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e0b8      	b.n	80050ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0302 	and.w	r3, r3, #2
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d020      	beq.n	8004fa6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0304 	and.w	r3, r3, #4
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d005      	beq.n	8004f7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f70:	4b59      	ldr	r3, [pc, #356]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	4a58      	ldr	r2, [pc, #352]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0308 	and.w	r3, r3, #8
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d005      	beq.n	8004f94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f88:	4b53      	ldr	r3, [pc, #332]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	4a52      	ldr	r2, [pc, #328]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f94:	4b50      	ldr	r3, [pc, #320]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	494d      	ldr	r1, [pc, #308]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d044      	beq.n	800503c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d107      	bne.n	8004fca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fba:	4b47      	ldr	r3, [pc, #284]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d119      	bne.n	8004ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e07f      	b.n	80050ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d003      	beq.n	8004fda <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fd6:	2b03      	cmp	r3, #3
 8004fd8:	d107      	bne.n	8004fea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fda:	4b3f      	ldr	r3, [pc, #252]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d109      	bne.n	8004ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e06f      	b.n	80050ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fea:	4b3b      	ldr	r3, [pc, #236]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e067      	b.n	80050ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ffa:	4b37      	ldr	r3, [pc, #220]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f023 0203 	bic.w	r2, r3, #3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	4934      	ldr	r1, [pc, #208]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005008:	4313      	orrs	r3, r2
 800500a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800500c:	f7fd fc88 	bl	8002920 <HAL_GetTick>
 8005010:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005012:	e00a      	b.n	800502a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005014:	f7fd fc84 	bl	8002920 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005022:	4293      	cmp	r3, r2
 8005024:	d901      	bls.n	800502a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e04f      	b.n	80050ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800502a:	4b2b      	ldr	r3, [pc, #172]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 020c 	and.w	r2, r3, #12
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	429a      	cmp	r2, r3
 800503a:	d1eb      	bne.n	8005014 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800503c:	4b25      	ldr	r3, [pc, #148]	@ (80050d4 <HAL_RCC_ClockConfig+0x1b8>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 030f 	and.w	r3, r3, #15
 8005044:	683a      	ldr	r2, [r7, #0]
 8005046:	429a      	cmp	r2, r3
 8005048:	d20c      	bcs.n	8005064 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800504a:	4b22      	ldr	r3, [pc, #136]	@ (80050d4 <HAL_RCC_ClockConfig+0x1b8>)
 800504c:	683a      	ldr	r2, [r7, #0]
 800504e:	b2d2      	uxtb	r2, r2
 8005050:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005052:	4b20      	ldr	r3, [pc, #128]	@ (80050d4 <HAL_RCC_ClockConfig+0x1b8>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 030f 	and.w	r3, r3, #15
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	429a      	cmp	r2, r3
 800505e:	d001      	beq.n	8005064 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e032      	b.n	80050ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0304 	and.w	r3, r3, #4
 800506c:	2b00      	cmp	r3, #0
 800506e:	d008      	beq.n	8005082 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005070:	4b19      	ldr	r3, [pc, #100]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	4916      	ldr	r1, [pc, #88]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 800507e:	4313      	orrs	r3, r2
 8005080:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0308 	and.w	r3, r3, #8
 800508a:	2b00      	cmp	r3, #0
 800508c:	d009      	beq.n	80050a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800508e:	4b12      	ldr	r3, [pc, #72]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	490e      	ldr	r1, [pc, #56]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050a2:	f000 f821 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 80050a6:	4602      	mov	r2, r0
 80050a8:	4b0b      	ldr	r3, [pc, #44]	@ (80050d8 <HAL_RCC_ClockConfig+0x1bc>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	091b      	lsrs	r3, r3, #4
 80050ae:	f003 030f 	and.w	r3, r3, #15
 80050b2:	490a      	ldr	r1, [pc, #40]	@ (80050dc <HAL_RCC_ClockConfig+0x1c0>)
 80050b4:	5ccb      	ldrb	r3, [r1, r3]
 80050b6:	fa22 f303 	lsr.w	r3, r2, r3
 80050ba:	4a09      	ldr	r2, [pc, #36]	@ (80050e0 <HAL_RCC_ClockConfig+0x1c4>)
 80050bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80050be:	4b09      	ldr	r3, [pc, #36]	@ (80050e4 <HAL_RCC_ClockConfig+0x1c8>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7fd fbe8 	bl	8002898 <HAL_InitTick>

  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	40023c00 	.word	0x40023c00
 80050d8:	40023800 	.word	0x40023800
 80050dc:	08010794 	.word	0x08010794
 80050e0:	20000000 	.word	0x20000000
 80050e4:	20000004 	.word	0x20000004

080050e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050ec:	b094      	sub	sp, #80	@ 0x50
 80050ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050f0:	2300      	movs	r3, #0
 80050f2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80050f8:	2300      	movs	r3, #0
 80050fa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80050fc:	2300      	movs	r3, #0
 80050fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005100:	4b79      	ldr	r3, [pc, #484]	@ (80052e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f003 030c 	and.w	r3, r3, #12
 8005108:	2b08      	cmp	r3, #8
 800510a:	d00d      	beq.n	8005128 <HAL_RCC_GetSysClockFreq+0x40>
 800510c:	2b08      	cmp	r3, #8
 800510e:	f200 80e1 	bhi.w	80052d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005112:	2b00      	cmp	r3, #0
 8005114:	d002      	beq.n	800511c <HAL_RCC_GetSysClockFreq+0x34>
 8005116:	2b04      	cmp	r3, #4
 8005118:	d003      	beq.n	8005122 <HAL_RCC_GetSysClockFreq+0x3a>
 800511a:	e0db      	b.n	80052d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800511c:	4b73      	ldr	r3, [pc, #460]	@ (80052ec <HAL_RCC_GetSysClockFreq+0x204>)
 800511e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005120:	e0db      	b.n	80052da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005122:	4b73      	ldr	r3, [pc, #460]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005124:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005126:	e0d8      	b.n	80052da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005128:	4b6f      	ldr	r3, [pc, #444]	@ (80052e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005130:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005132:	4b6d      	ldr	r3, [pc, #436]	@ (80052e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d063      	beq.n	8005206 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800513e:	4b6a      	ldr	r3, [pc, #424]	@ (80052e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	099b      	lsrs	r3, r3, #6
 8005144:	2200      	movs	r2, #0
 8005146:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005148:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800514a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800514c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005150:	633b      	str	r3, [r7, #48]	@ 0x30
 8005152:	2300      	movs	r3, #0
 8005154:	637b      	str	r3, [r7, #52]	@ 0x34
 8005156:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800515a:	4622      	mov	r2, r4
 800515c:	462b      	mov	r3, r5
 800515e:	f04f 0000 	mov.w	r0, #0
 8005162:	f04f 0100 	mov.w	r1, #0
 8005166:	0159      	lsls	r1, r3, #5
 8005168:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800516c:	0150      	lsls	r0, r2, #5
 800516e:	4602      	mov	r2, r0
 8005170:	460b      	mov	r3, r1
 8005172:	4621      	mov	r1, r4
 8005174:	1a51      	subs	r1, r2, r1
 8005176:	6139      	str	r1, [r7, #16]
 8005178:	4629      	mov	r1, r5
 800517a:	eb63 0301 	sbc.w	r3, r3, r1
 800517e:	617b      	str	r3, [r7, #20]
 8005180:	f04f 0200 	mov.w	r2, #0
 8005184:	f04f 0300 	mov.w	r3, #0
 8005188:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800518c:	4659      	mov	r1, fp
 800518e:	018b      	lsls	r3, r1, #6
 8005190:	4651      	mov	r1, sl
 8005192:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005196:	4651      	mov	r1, sl
 8005198:	018a      	lsls	r2, r1, #6
 800519a:	4651      	mov	r1, sl
 800519c:	ebb2 0801 	subs.w	r8, r2, r1
 80051a0:	4659      	mov	r1, fp
 80051a2:	eb63 0901 	sbc.w	r9, r3, r1
 80051a6:	f04f 0200 	mov.w	r2, #0
 80051aa:	f04f 0300 	mov.w	r3, #0
 80051ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051ba:	4690      	mov	r8, r2
 80051bc:	4699      	mov	r9, r3
 80051be:	4623      	mov	r3, r4
 80051c0:	eb18 0303 	adds.w	r3, r8, r3
 80051c4:	60bb      	str	r3, [r7, #8]
 80051c6:	462b      	mov	r3, r5
 80051c8:	eb49 0303 	adc.w	r3, r9, r3
 80051cc:	60fb      	str	r3, [r7, #12]
 80051ce:	f04f 0200 	mov.w	r2, #0
 80051d2:	f04f 0300 	mov.w	r3, #0
 80051d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051da:	4629      	mov	r1, r5
 80051dc:	024b      	lsls	r3, r1, #9
 80051de:	4621      	mov	r1, r4
 80051e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051e4:	4621      	mov	r1, r4
 80051e6:	024a      	lsls	r2, r1, #9
 80051e8:	4610      	mov	r0, r2
 80051ea:	4619      	mov	r1, r3
 80051ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051ee:	2200      	movs	r2, #0
 80051f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051f8:	f7fb fce6 	bl	8000bc8 <__aeabi_uldivmod>
 80051fc:	4602      	mov	r2, r0
 80051fe:	460b      	mov	r3, r1
 8005200:	4613      	mov	r3, r2
 8005202:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005204:	e058      	b.n	80052b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005206:	4b38      	ldr	r3, [pc, #224]	@ (80052e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	099b      	lsrs	r3, r3, #6
 800520c:	2200      	movs	r2, #0
 800520e:	4618      	mov	r0, r3
 8005210:	4611      	mov	r1, r2
 8005212:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005216:	623b      	str	r3, [r7, #32]
 8005218:	2300      	movs	r3, #0
 800521a:	627b      	str	r3, [r7, #36]	@ 0x24
 800521c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005220:	4642      	mov	r2, r8
 8005222:	464b      	mov	r3, r9
 8005224:	f04f 0000 	mov.w	r0, #0
 8005228:	f04f 0100 	mov.w	r1, #0
 800522c:	0159      	lsls	r1, r3, #5
 800522e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005232:	0150      	lsls	r0, r2, #5
 8005234:	4602      	mov	r2, r0
 8005236:	460b      	mov	r3, r1
 8005238:	4641      	mov	r1, r8
 800523a:	ebb2 0a01 	subs.w	sl, r2, r1
 800523e:	4649      	mov	r1, r9
 8005240:	eb63 0b01 	sbc.w	fp, r3, r1
 8005244:	f04f 0200 	mov.w	r2, #0
 8005248:	f04f 0300 	mov.w	r3, #0
 800524c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005250:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005254:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005258:	ebb2 040a 	subs.w	r4, r2, sl
 800525c:	eb63 050b 	sbc.w	r5, r3, fp
 8005260:	f04f 0200 	mov.w	r2, #0
 8005264:	f04f 0300 	mov.w	r3, #0
 8005268:	00eb      	lsls	r3, r5, #3
 800526a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800526e:	00e2      	lsls	r2, r4, #3
 8005270:	4614      	mov	r4, r2
 8005272:	461d      	mov	r5, r3
 8005274:	4643      	mov	r3, r8
 8005276:	18e3      	adds	r3, r4, r3
 8005278:	603b      	str	r3, [r7, #0]
 800527a:	464b      	mov	r3, r9
 800527c:	eb45 0303 	adc.w	r3, r5, r3
 8005280:	607b      	str	r3, [r7, #4]
 8005282:	f04f 0200 	mov.w	r2, #0
 8005286:	f04f 0300 	mov.w	r3, #0
 800528a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800528e:	4629      	mov	r1, r5
 8005290:	028b      	lsls	r3, r1, #10
 8005292:	4621      	mov	r1, r4
 8005294:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005298:	4621      	mov	r1, r4
 800529a:	028a      	lsls	r2, r1, #10
 800529c:	4610      	mov	r0, r2
 800529e:	4619      	mov	r1, r3
 80052a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052a2:	2200      	movs	r2, #0
 80052a4:	61bb      	str	r3, [r7, #24]
 80052a6:	61fa      	str	r2, [r7, #28]
 80052a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052ac:	f7fb fc8c 	bl	8000bc8 <__aeabi_uldivmod>
 80052b0:	4602      	mov	r2, r0
 80052b2:	460b      	mov	r3, r1
 80052b4:	4613      	mov	r3, r2
 80052b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80052b8:	4b0b      	ldr	r3, [pc, #44]	@ (80052e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	0c1b      	lsrs	r3, r3, #16
 80052be:	f003 0303 	and.w	r3, r3, #3
 80052c2:	3301      	adds	r3, #1
 80052c4:	005b      	lsls	r3, r3, #1
 80052c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80052c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052d2:	e002      	b.n	80052da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052d4:	4b05      	ldr	r3, [pc, #20]	@ (80052ec <HAL_RCC_GetSysClockFreq+0x204>)
 80052d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3750      	adds	r7, #80	@ 0x50
 80052e0:	46bd      	mov	sp, r7
 80052e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052e6:	bf00      	nop
 80052e8:	40023800 	.word	0x40023800
 80052ec:	00f42400 	.word	0x00f42400
 80052f0:	007a1200 	.word	0x007a1200

080052f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052f4:	b480      	push	{r7}
 80052f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052f8:	4b03      	ldr	r3, [pc, #12]	@ (8005308 <HAL_RCC_GetHCLKFreq+0x14>)
 80052fa:	681b      	ldr	r3, [r3, #0]
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	20000000 	.word	0x20000000

0800530c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005310:	f7ff fff0 	bl	80052f4 <HAL_RCC_GetHCLKFreq>
 8005314:	4602      	mov	r2, r0
 8005316:	4b05      	ldr	r3, [pc, #20]	@ (800532c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	0a9b      	lsrs	r3, r3, #10
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	4903      	ldr	r1, [pc, #12]	@ (8005330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005322:	5ccb      	ldrb	r3, [r1, r3]
 8005324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005328:	4618      	mov	r0, r3
 800532a:	bd80      	pop	{r7, pc}
 800532c:	40023800 	.word	0x40023800
 8005330:	080107a4 	.word	0x080107a4

08005334 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005338:	f7ff ffdc 	bl	80052f4 <HAL_RCC_GetHCLKFreq>
 800533c:	4602      	mov	r2, r0
 800533e:	4b05      	ldr	r3, [pc, #20]	@ (8005354 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	0b5b      	lsrs	r3, r3, #13
 8005344:	f003 0307 	and.w	r3, r3, #7
 8005348:	4903      	ldr	r1, [pc, #12]	@ (8005358 <HAL_RCC_GetPCLK2Freq+0x24>)
 800534a:	5ccb      	ldrb	r3, [r1, r3]
 800534c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005350:	4618      	mov	r0, r3
 8005352:	bd80      	pop	{r7, pc}
 8005354:	40023800 	.word	0x40023800
 8005358:	080107a4 	.word	0x080107a4

0800535c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e041      	b.n	80053f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b00      	cmp	r3, #0
 8005378:	d106      	bne.n	8005388 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f7fc ffb8 	bl	80022f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	3304      	adds	r3, #4
 8005398:	4619      	mov	r1, r3
 800539a:	4610      	mov	r0, r2
 800539c:	f000 fe52 	bl	8006044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b082      	sub	sp, #8
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d101      	bne.n	800540c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e041      	b.n	8005490 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b00      	cmp	r3, #0
 8005416:	d106      	bne.n	8005426 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f839 	bl	8005498 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2202      	movs	r2, #2
 800542a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	3304      	adds	r3, #4
 8005436:	4619      	mov	r1, r3
 8005438:	4610      	mov	r0, r2
 800543a:	f000 fe03 	bl	8006044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2201      	movs	r2, #1
 800544a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3708      	adds	r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80054a0:	bf00      	nop
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d109      	bne.n	80054d0 <HAL_TIM_PWM_Start+0x24>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	bf14      	ite	ne
 80054c8:	2301      	movne	r3, #1
 80054ca:	2300      	moveq	r3, #0
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	e022      	b.n	8005516 <HAL_TIM_PWM_Start+0x6a>
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d109      	bne.n	80054ea <HAL_TIM_PWM_Start+0x3e>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b01      	cmp	r3, #1
 80054e0:	bf14      	ite	ne
 80054e2:	2301      	movne	r3, #1
 80054e4:	2300      	moveq	r3, #0
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	e015      	b.n	8005516 <HAL_TIM_PWM_Start+0x6a>
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d109      	bne.n	8005504 <HAL_TIM_PWM_Start+0x58>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	bf14      	ite	ne
 80054fc:	2301      	movne	r3, #1
 80054fe:	2300      	moveq	r3, #0
 8005500:	b2db      	uxtb	r3, r3
 8005502:	e008      	b.n	8005516 <HAL_TIM_PWM_Start+0x6a>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2b01      	cmp	r3, #1
 800550e:	bf14      	ite	ne
 8005510:	2301      	movne	r3, #1
 8005512:	2300      	moveq	r3, #0
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d001      	beq.n	800551e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e07c      	b.n	8005618 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d104      	bne.n	800552e <HAL_TIM_PWM_Start+0x82>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800552c:	e013      	b.n	8005556 <HAL_TIM_PWM_Start+0xaa>
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	2b04      	cmp	r3, #4
 8005532:	d104      	bne.n	800553e <HAL_TIM_PWM_Start+0x92>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2202      	movs	r2, #2
 8005538:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800553c:	e00b      	b.n	8005556 <HAL_TIM_PWM_Start+0xaa>
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	2b08      	cmp	r3, #8
 8005542:	d104      	bne.n	800554e <HAL_TIM_PWM_Start+0xa2>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2202      	movs	r2, #2
 8005548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800554c:	e003      	b.n	8005556 <HAL_TIM_PWM_Start+0xaa>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2202      	movs	r2, #2
 8005552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2201      	movs	r2, #1
 800555c:	6839      	ldr	r1, [r7, #0]
 800555e:	4618      	mov	r0, r3
 8005560:	f001 f860 	bl	8006624 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a2d      	ldr	r2, [pc, #180]	@ (8005620 <HAL_TIM_PWM_Start+0x174>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d004      	beq.n	8005578 <HAL_TIM_PWM_Start+0xcc>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a2c      	ldr	r2, [pc, #176]	@ (8005624 <HAL_TIM_PWM_Start+0x178>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d101      	bne.n	800557c <HAL_TIM_PWM_Start+0xd0>
 8005578:	2301      	movs	r3, #1
 800557a:	e000      	b.n	800557e <HAL_TIM_PWM_Start+0xd2>
 800557c:	2300      	movs	r3, #0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d007      	beq.n	8005592 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005590:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a22      	ldr	r2, [pc, #136]	@ (8005620 <HAL_TIM_PWM_Start+0x174>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d022      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x136>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055a4:	d01d      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x136>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a1f      	ldr	r2, [pc, #124]	@ (8005628 <HAL_TIM_PWM_Start+0x17c>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d018      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x136>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a1d      	ldr	r2, [pc, #116]	@ (800562c <HAL_TIM_PWM_Start+0x180>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d013      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x136>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a1c      	ldr	r2, [pc, #112]	@ (8005630 <HAL_TIM_PWM_Start+0x184>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d00e      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x136>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a16      	ldr	r2, [pc, #88]	@ (8005624 <HAL_TIM_PWM_Start+0x178>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d009      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x136>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a18      	ldr	r2, [pc, #96]	@ (8005634 <HAL_TIM_PWM_Start+0x188>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d004      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x136>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a16      	ldr	r2, [pc, #88]	@ (8005638 <HAL_TIM_PWM_Start+0x18c>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d111      	bne.n	8005606 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f003 0307 	and.w	r3, r3, #7
 80055ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2b06      	cmp	r3, #6
 80055f2:	d010      	beq.n	8005616 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f042 0201 	orr.w	r2, r2, #1
 8005602:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005604:	e007      	b.n	8005616 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f042 0201 	orr.w	r2, r2, #1
 8005614:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3710      	adds	r7, #16
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	40010000 	.word	0x40010000
 8005624:	40010400 	.word	0x40010400
 8005628:	40000400 	.word	0x40000400
 800562c:	40000800 	.word	0x40000800
 8005630:	40000c00 	.word	0x40000c00
 8005634:	40014000 	.word	0x40014000
 8005638:	40001800 	.word	0x40001800

0800563c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2200      	movs	r2, #0
 800564c:	6839      	ldr	r1, [r7, #0]
 800564e:	4618      	mov	r0, r3
 8005650:	f000 ffe8 	bl	8006624 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a2e      	ldr	r2, [pc, #184]	@ (8005714 <HAL_TIM_PWM_Stop+0xd8>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d004      	beq.n	8005668 <HAL_TIM_PWM_Stop+0x2c>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a2d      	ldr	r2, [pc, #180]	@ (8005718 <HAL_TIM_PWM_Stop+0xdc>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d101      	bne.n	800566c <HAL_TIM_PWM_Stop+0x30>
 8005668:	2301      	movs	r3, #1
 800566a:	e000      	b.n	800566e <HAL_TIM_PWM_Stop+0x32>
 800566c:	2300      	movs	r3, #0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d017      	beq.n	80056a2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	6a1a      	ldr	r2, [r3, #32]
 8005678:	f241 1311 	movw	r3, #4369	@ 0x1111
 800567c:	4013      	ands	r3, r2
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10f      	bne.n	80056a2 <HAL_TIM_PWM_Stop+0x66>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6a1a      	ldr	r2, [r3, #32]
 8005688:	f240 4344 	movw	r3, #1092	@ 0x444
 800568c:	4013      	ands	r3, r2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d107      	bne.n	80056a2 <HAL_TIM_PWM_Stop+0x66>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80056a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	6a1a      	ldr	r2, [r3, #32]
 80056a8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80056ac:	4013      	ands	r3, r2
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10f      	bne.n	80056d2 <HAL_TIM_PWM_Stop+0x96>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6a1a      	ldr	r2, [r3, #32]
 80056b8:	f240 4344 	movw	r3, #1092	@ 0x444
 80056bc:	4013      	ands	r3, r2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d107      	bne.n	80056d2 <HAL_TIM_PWM_Stop+0x96>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0201 	bic.w	r2, r2, #1
 80056d0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d104      	bne.n	80056e2 <HAL_TIM_PWM_Stop+0xa6>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056e0:	e013      	b.n	800570a <HAL_TIM_PWM_Stop+0xce>
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	2b04      	cmp	r3, #4
 80056e6:	d104      	bne.n	80056f2 <HAL_TIM_PWM_Stop+0xb6>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056f0:	e00b      	b.n	800570a <HAL_TIM_PWM_Stop+0xce>
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2b08      	cmp	r3, #8
 80056f6:	d104      	bne.n	8005702 <HAL_TIM_PWM_Stop+0xc6>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005700:	e003      	b.n	800570a <HAL_TIM_PWM_Stop+0xce>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3708      	adds	r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	40010000 	.word	0x40010000
 8005718:	40010400 	.word	0x40010400

0800571c <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005726:	2300      	movs	r3, #0
 8005728:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	2b0c      	cmp	r3, #12
 800572e:	d841      	bhi.n	80057b4 <HAL_TIM_PWM_Stop_IT+0x98>
 8005730:	a201      	add	r2, pc, #4	@ (adr r2, 8005738 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8005732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005736:	bf00      	nop
 8005738:	0800576d 	.word	0x0800576d
 800573c:	080057b5 	.word	0x080057b5
 8005740:	080057b5 	.word	0x080057b5
 8005744:	080057b5 	.word	0x080057b5
 8005748:	0800577f 	.word	0x0800577f
 800574c:	080057b5 	.word	0x080057b5
 8005750:	080057b5 	.word	0x080057b5
 8005754:	080057b5 	.word	0x080057b5
 8005758:	08005791 	.word	0x08005791
 800575c:	080057b5 	.word	0x080057b5
 8005760:	080057b5 	.word	0x080057b5
 8005764:	080057b5 	.word	0x080057b5
 8005768:	080057a3 	.word	0x080057a3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68da      	ldr	r2, [r3, #12]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0202 	bic.w	r2, r2, #2
 800577a:	60da      	str	r2, [r3, #12]
      break;
 800577c:	e01d      	b.n	80057ba <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68da      	ldr	r2, [r3, #12]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 0204 	bic.w	r2, r2, #4
 800578c:	60da      	str	r2, [r3, #12]
      break;
 800578e:	e014      	b.n	80057ba <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0208 	bic.w	r2, r2, #8
 800579e:	60da      	str	r2, [r3, #12]
      break;
 80057a0:	e00b      	b.n	80057ba <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68da      	ldr	r2, [r3, #12]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0210 	bic.w	r2, r2, #16
 80057b0:	60da      	str	r2, [r3, #12]
      break;
 80057b2:	e002      	b.n	80057ba <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	73fb      	strb	r3, [r7, #15]
      break;
 80057b8:	bf00      	nop
  }

  if (status == HAL_OK)
 80057ba:	7bfb      	ldrb	r3, [r7, #15]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d161      	bne.n	8005884 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2200      	movs	r2, #0
 80057c6:	6839      	ldr	r1, [r7, #0]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f000 ff2b 	bl	8006624 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a2f      	ldr	r2, [pc, #188]	@ (8005890 <HAL_TIM_PWM_Stop_IT+0x174>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d004      	beq.n	80057e2 <HAL_TIM_PWM_Stop_IT+0xc6>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a2d      	ldr	r2, [pc, #180]	@ (8005894 <HAL_TIM_PWM_Stop_IT+0x178>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d101      	bne.n	80057e6 <HAL_TIM_PWM_Stop_IT+0xca>
 80057e2:	2301      	movs	r3, #1
 80057e4:	e000      	b.n	80057e8 <HAL_TIM_PWM_Stop_IT+0xcc>
 80057e6:	2300      	movs	r3, #0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d017      	beq.n	800581c <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6a1a      	ldr	r2, [r3, #32]
 80057f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80057f6:	4013      	ands	r3, r2
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10f      	bne.n	800581c <HAL_TIM_PWM_Stop_IT+0x100>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6a1a      	ldr	r2, [r3, #32]
 8005802:	f240 4344 	movw	r3, #1092	@ 0x444
 8005806:	4013      	ands	r3, r2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d107      	bne.n	800581c <HAL_TIM_PWM_Stop_IT+0x100>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800581a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6a1a      	ldr	r2, [r3, #32]
 8005822:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005826:	4013      	ands	r3, r2
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10f      	bne.n	800584c <HAL_TIM_PWM_Stop_IT+0x130>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6a1a      	ldr	r2, [r3, #32]
 8005832:	f240 4344 	movw	r3, #1092	@ 0x444
 8005836:	4013      	ands	r3, r2
 8005838:	2b00      	cmp	r3, #0
 800583a:	d107      	bne.n	800584c <HAL_TIM_PWM_Stop_IT+0x130>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f022 0201 	bic.w	r2, r2, #1
 800584a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d104      	bne.n	800585c <HAL_TIM_PWM_Stop_IT+0x140>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800585a:	e013      	b.n	8005884 <HAL_TIM_PWM_Stop_IT+0x168>
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	2b04      	cmp	r3, #4
 8005860:	d104      	bne.n	800586c <HAL_TIM_PWM_Stop_IT+0x150>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800586a:	e00b      	b.n	8005884 <HAL_TIM_PWM_Stop_IT+0x168>
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	2b08      	cmp	r3, #8
 8005870:	d104      	bne.n	800587c <HAL_TIM_PWM_Stop_IT+0x160>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800587a:	e003      	b.n	8005884 <HAL_TIM_PWM_Stop_IT+0x168>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8005884:	7bfb      	ldrb	r3, [r7, #15]
}
 8005886:	4618      	mov	r0, r3
 8005888:	3710      	adds	r7, #16
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	40010000 	.word	0x40010000
 8005894:	40010400 	.word	0x40010400

08005898 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d101      	bne.n	80058ac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e097      	b.n	80059dc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d106      	bne.n	80058c6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f7fc fd41 	bl	8002348 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2202      	movs	r2, #2
 80058ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	6812      	ldr	r2, [r2, #0]
 80058d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058dc:	f023 0307 	bic.w	r3, r3, #7
 80058e0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	3304      	adds	r3, #4
 80058ea:	4619      	mov	r1, r3
 80058ec:	4610      	mov	r0, r2
 80058ee:	f000 fba9 	bl	8006044 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	699b      	ldr	r3, [r3, #24]
 8005900:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800591a:	f023 0303 	bic.w	r3, r3, #3
 800591e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	689a      	ldr	r2, [r3, #8]
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	699b      	ldr	r3, [r3, #24]
 8005928:	021b      	lsls	r3, r3, #8
 800592a:	4313      	orrs	r3, r2
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005938:	f023 030c 	bic.w	r3, r3, #12
 800593c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005944:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005948:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	68da      	ldr	r2, [r3, #12]
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	021b      	lsls	r3, r3, #8
 8005954:	4313      	orrs	r3, r2
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	4313      	orrs	r3, r2
 800595a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	691b      	ldr	r3, [r3, #16]
 8005960:	011a      	lsls	r2, r3, #4
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	6a1b      	ldr	r3, [r3, #32]
 8005966:	031b      	lsls	r3, r3, #12
 8005968:	4313      	orrs	r3, r2
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	4313      	orrs	r3, r2
 800596e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005976:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800597e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	685a      	ldr	r2, [r3, #4]
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	695b      	ldr	r3, [r3, #20]
 8005988:	011b      	lsls	r3, r3, #4
 800598a:	4313      	orrs	r3, r2
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	4313      	orrs	r3, r2
 8005990:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3718      	adds	r7, #24
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059f4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059fc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a04:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005a0c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d110      	bne.n	8005a36 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a14:	7bfb      	ldrb	r3, [r7, #15]
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d102      	bne.n	8005a20 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a1a:	7b7b      	ldrb	r3, [r7, #13]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d001      	beq.n	8005a24 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e069      	b.n	8005af8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2202      	movs	r2, #2
 8005a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2202      	movs	r2, #2
 8005a30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a34:	e031      	b.n	8005a9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b04      	cmp	r3, #4
 8005a3a:	d110      	bne.n	8005a5e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a3c:	7bbb      	ldrb	r3, [r7, #14]
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d102      	bne.n	8005a48 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a42:	7b3b      	ldrb	r3, [r7, #12]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d001      	beq.n	8005a4c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e055      	b.n	8005af8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2202      	movs	r2, #2
 8005a50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2202      	movs	r2, #2
 8005a58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a5c:	e01d      	b.n	8005a9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a5e:	7bfb      	ldrb	r3, [r7, #15]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d108      	bne.n	8005a76 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a64:	7bbb      	ldrb	r3, [r7, #14]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d105      	bne.n	8005a76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a6a:	7b7b      	ldrb	r3, [r7, #13]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d102      	bne.n	8005a76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a70:	7b3b      	ldrb	r3, [r7, #12]
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d001      	beq.n	8005a7a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e03e      	b.n	8005af8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2202      	movs	r2, #2
 8005a86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2202      	movs	r2, #2
 8005a8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2202      	movs	r2, #2
 8005a96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d003      	beq.n	8005aa8 <HAL_TIM_Encoder_Start+0xc4>
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	2b04      	cmp	r3, #4
 8005aa4:	d008      	beq.n	8005ab8 <HAL_TIM_Encoder_Start+0xd4>
 8005aa6:	e00f      	b.n	8005ac8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2201      	movs	r2, #1
 8005aae:	2100      	movs	r1, #0
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f000 fdb7 	bl	8006624 <TIM_CCxChannelCmd>
      break;
 8005ab6:	e016      	b.n	8005ae6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2201      	movs	r2, #1
 8005abe:	2104      	movs	r1, #4
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f000 fdaf 	bl	8006624 <TIM_CCxChannelCmd>
      break;
 8005ac6:	e00e      	b.n	8005ae6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2201      	movs	r2, #1
 8005ace:	2100      	movs	r1, #0
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f000 fda7 	bl	8006624 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2201      	movs	r2, #1
 8005adc:	2104      	movs	r1, #4
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 fda0 	bl	8006624 <TIM_CCxChannelCmd>
      break;
 8005ae4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f042 0201 	orr.w	r2, r2, #1
 8005af4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	f003 0302 	and.w	r3, r3, #2
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d020      	beq.n	8005b64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d01b      	beq.n	8005b64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f06f 0202 	mvn.w	r2, #2
 8005b34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	f003 0303 	and.w	r3, r3, #3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d003      	beq.n	8005b52 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fa65 	bl	800601a <HAL_TIM_IC_CaptureCallback>
 8005b50:	e005      	b.n	8005b5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f000 fa57 	bl	8006006 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f7fc f905 	bl	8001d68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	f003 0304 	and.w	r3, r3, #4
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d020      	beq.n	8005bb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f003 0304 	and.w	r3, r3, #4
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d01b      	beq.n	8005bb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f06f 0204 	mvn.w	r2, #4
 8005b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2202      	movs	r2, #2
 8005b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d003      	beq.n	8005b9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 fa3f 	bl	800601a <HAL_TIM_IC_CaptureCallback>
 8005b9c:	e005      	b.n	8005baa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f000 fa31 	bl	8006006 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f7fc f8df 	bl	8001d68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f003 0308 	and.w	r3, r3, #8
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d020      	beq.n	8005bfc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f003 0308 	and.w	r3, r3, #8
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01b      	beq.n	8005bfc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f06f 0208 	mvn.w	r2, #8
 8005bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2204      	movs	r2, #4
 8005bd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	69db      	ldr	r3, [r3, #28]
 8005bda:	f003 0303 	and.w	r3, r3, #3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 fa19 	bl	800601a <HAL_TIM_IC_CaptureCallback>
 8005be8:	e005      	b.n	8005bf6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 fa0b 	bl	8006006 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f7fc f8b9 	bl	8001d68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	f003 0310 	and.w	r3, r3, #16
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d020      	beq.n	8005c48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f003 0310 	and.w	r3, r3, #16
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d01b      	beq.n	8005c48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f06f 0210 	mvn.w	r2, #16
 8005c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2208      	movs	r2, #8
 8005c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f9f3 	bl	800601a <HAL_TIM_IC_CaptureCallback>
 8005c34:	e005      	b.n	8005c42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 f9e5 	bl	8006006 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f7fc f893 	bl	8001d68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00c      	beq.n	8005c6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f003 0301 	and.w	r3, r3, #1
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d007      	beq.n	8005c6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f06f 0201 	mvn.w	r2, #1
 8005c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 f9c3 	bl	8005ff2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00c      	beq.n	8005c90 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d007      	beq.n	8005c90 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 fdc8 	bl	8006820 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00c      	beq.n	8005cb4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d007      	beq.n	8005cb4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 f9bd 	bl	800602e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	f003 0320 	and.w	r3, r3, #32
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00c      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f003 0320 	and.w	r3, r3, #32
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d007      	beq.n	8005cd8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f06f 0220 	mvn.w	r2, #32
 8005cd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 fd9a 	bl	800680c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cd8:	bf00      	nop
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cec:	2300      	movs	r3, #0
 8005cee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d101      	bne.n	8005cfe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cfa:	2302      	movs	r3, #2
 8005cfc:	e0ae      	b.n	8005e5c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2b0c      	cmp	r3, #12
 8005d0a:	f200 809f 	bhi.w	8005e4c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d14:	08005d49 	.word	0x08005d49
 8005d18:	08005e4d 	.word	0x08005e4d
 8005d1c:	08005e4d 	.word	0x08005e4d
 8005d20:	08005e4d 	.word	0x08005e4d
 8005d24:	08005d89 	.word	0x08005d89
 8005d28:	08005e4d 	.word	0x08005e4d
 8005d2c:	08005e4d 	.word	0x08005e4d
 8005d30:	08005e4d 	.word	0x08005e4d
 8005d34:	08005dcb 	.word	0x08005dcb
 8005d38:	08005e4d 	.word	0x08005e4d
 8005d3c:	08005e4d 	.word	0x08005e4d
 8005d40:	08005e4d 	.word	0x08005e4d
 8005d44:	08005e0b 	.word	0x08005e0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68b9      	ldr	r1, [r7, #8]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f000 fa1e 	bl	8006190 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	699a      	ldr	r2, [r3, #24]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f042 0208 	orr.w	r2, r2, #8
 8005d62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	699a      	ldr	r2, [r3, #24]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 0204 	bic.w	r2, r2, #4
 8005d72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	6999      	ldr	r1, [r3, #24]
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	691a      	ldr	r2, [r3, #16]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	619a      	str	r2, [r3, #24]
      break;
 8005d86:	e064      	b.n	8005e52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68b9      	ldr	r1, [r7, #8]
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f000 fa6e 	bl	8006270 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	699a      	ldr	r2, [r3, #24]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005da2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	699a      	ldr	r2, [r3, #24]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005db2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6999      	ldr	r1, [r3, #24]
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	021a      	lsls	r2, r3, #8
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	619a      	str	r2, [r3, #24]
      break;
 8005dc8:	e043      	b.n	8005e52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68b9      	ldr	r1, [r7, #8]
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f000 fac3 	bl	800635c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	69da      	ldr	r2, [r3, #28]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f042 0208 	orr.w	r2, r2, #8
 8005de4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	69da      	ldr	r2, [r3, #28]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 0204 	bic.w	r2, r2, #4
 8005df4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	69d9      	ldr	r1, [r3, #28]
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	691a      	ldr	r2, [r3, #16]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	61da      	str	r2, [r3, #28]
      break;
 8005e08:	e023      	b.n	8005e52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68b9      	ldr	r1, [r7, #8]
 8005e10:	4618      	mov	r0, r3
 8005e12:	f000 fb17 	bl	8006444 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	69da      	ldr	r2, [r3, #28]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	69da      	ldr	r2, [r3, #28]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	69d9      	ldr	r1, [r3, #28]
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	021a      	lsls	r2, r3, #8
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	61da      	str	r2, [r3, #28]
      break;
 8005e4a:	e002      	b.n	8005e52 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	75fb      	strb	r3, [r7, #23]
      break;
 8005e50:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3718      	adds	r7, #24
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d101      	bne.n	8005e80 <HAL_TIM_ConfigClockSource+0x1c>
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	e0b4      	b.n	8005fea <HAL_TIM_ConfigClockSource+0x186>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ea6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68ba      	ldr	r2, [r7, #8]
 8005eae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eb8:	d03e      	beq.n	8005f38 <HAL_TIM_ConfigClockSource+0xd4>
 8005eba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ebe:	f200 8087 	bhi.w	8005fd0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ec6:	f000 8086 	beq.w	8005fd6 <HAL_TIM_ConfigClockSource+0x172>
 8005eca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ece:	d87f      	bhi.n	8005fd0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ed0:	2b70      	cmp	r3, #112	@ 0x70
 8005ed2:	d01a      	beq.n	8005f0a <HAL_TIM_ConfigClockSource+0xa6>
 8005ed4:	2b70      	cmp	r3, #112	@ 0x70
 8005ed6:	d87b      	bhi.n	8005fd0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ed8:	2b60      	cmp	r3, #96	@ 0x60
 8005eda:	d050      	beq.n	8005f7e <HAL_TIM_ConfigClockSource+0x11a>
 8005edc:	2b60      	cmp	r3, #96	@ 0x60
 8005ede:	d877      	bhi.n	8005fd0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ee0:	2b50      	cmp	r3, #80	@ 0x50
 8005ee2:	d03c      	beq.n	8005f5e <HAL_TIM_ConfigClockSource+0xfa>
 8005ee4:	2b50      	cmp	r3, #80	@ 0x50
 8005ee6:	d873      	bhi.n	8005fd0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ee8:	2b40      	cmp	r3, #64	@ 0x40
 8005eea:	d058      	beq.n	8005f9e <HAL_TIM_ConfigClockSource+0x13a>
 8005eec:	2b40      	cmp	r3, #64	@ 0x40
 8005eee:	d86f      	bhi.n	8005fd0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ef0:	2b30      	cmp	r3, #48	@ 0x30
 8005ef2:	d064      	beq.n	8005fbe <HAL_TIM_ConfigClockSource+0x15a>
 8005ef4:	2b30      	cmp	r3, #48	@ 0x30
 8005ef6:	d86b      	bhi.n	8005fd0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ef8:	2b20      	cmp	r3, #32
 8005efa:	d060      	beq.n	8005fbe <HAL_TIM_ConfigClockSource+0x15a>
 8005efc:	2b20      	cmp	r3, #32
 8005efe:	d867      	bhi.n	8005fd0 <HAL_TIM_ConfigClockSource+0x16c>
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d05c      	beq.n	8005fbe <HAL_TIM_ConfigClockSource+0x15a>
 8005f04:	2b10      	cmp	r3, #16
 8005f06:	d05a      	beq.n	8005fbe <HAL_TIM_ConfigClockSource+0x15a>
 8005f08:	e062      	b.n	8005fd0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f1a:	f000 fb63 	bl	80065e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68ba      	ldr	r2, [r7, #8]
 8005f34:	609a      	str	r2, [r3, #8]
      break;
 8005f36:	e04f      	b.n	8005fd8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f48:	f000 fb4c 	bl	80065e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	689a      	ldr	r2, [r3, #8]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f5a:	609a      	str	r2, [r3, #8]
      break;
 8005f5c:	e03c      	b.n	8005fd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	f000 fac0 	bl	80064f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2150      	movs	r1, #80	@ 0x50
 8005f76:	4618      	mov	r0, r3
 8005f78:	f000 fb19 	bl	80065ae <TIM_ITRx_SetConfig>
      break;
 8005f7c:	e02c      	b.n	8005fd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	f000 fadf 	bl	800654e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	2160      	movs	r1, #96	@ 0x60
 8005f96:	4618      	mov	r0, r3
 8005f98:	f000 fb09 	bl	80065ae <TIM_ITRx_SetConfig>
      break;
 8005f9c:	e01c      	b.n	8005fd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005faa:	461a      	mov	r2, r3
 8005fac:	f000 faa0 	bl	80064f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2140      	movs	r1, #64	@ 0x40
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f000 faf9 	bl	80065ae <TIM_ITRx_SetConfig>
      break;
 8005fbc:	e00c      	b.n	8005fd8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	4610      	mov	r0, r2
 8005fca:	f000 faf0 	bl	80065ae <TIM_ITRx_SetConfig>
      break;
 8005fce:	e003      	b.n	8005fd8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	73fb      	strb	r3, [r7, #15]
      break;
 8005fd4:	e000      	b.n	8005fd8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005fd6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ff2:	b480      	push	{r7}
 8005ff4:	b083      	sub	sp, #12
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005ffa:	bf00      	nop
 8005ffc:	370c      	adds	r7, #12
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr

08006006 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006006:	b480      	push	{r7}
 8006008:	b083      	sub	sp, #12
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800600e:	bf00      	nop
 8006010:	370c      	adds	r7, #12
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr

0800601a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800601a:	b480      	push	{r7}
 800601c:	b083      	sub	sp, #12
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006022:	bf00      	nop
 8006024:	370c      	adds	r7, #12
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800602e:	b480      	push	{r7}
 8006030:	b083      	sub	sp, #12
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006036:	bf00      	nop
 8006038:	370c      	adds	r7, #12
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
	...

08006044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a43      	ldr	r2, [pc, #268]	@ (8006164 <TIM_Base_SetConfig+0x120>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d013      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006062:	d00f      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a40      	ldr	r2, [pc, #256]	@ (8006168 <TIM_Base_SetConfig+0x124>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d00b      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a3f      	ldr	r2, [pc, #252]	@ (800616c <TIM_Base_SetConfig+0x128>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d007      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a3e      	ldr	r2, [pc, #248]	@ (8006170 <TIM_Base_SetConfig+0x12c>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d003      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a3d      	ldr	r2, [pc, #244]	@ (8006174 <TIM_Base_SetConfig+0x130>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d108      	bne.n	8006096 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800608a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a32      	ldr	r2, [pc, #200]	@ (8006164 <TIM_Base_SetConfig+0x120>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d02b      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060a4:	d027      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a2f      	ldr	r2, [pc, #188]	@ (8006168 <TIM_Base_SetConfig+0x124>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d023      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a2e      	ldr	r2, [pc, #184]	@ (800616c <TIM_Base_SetConfig+0x128>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d01f      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a2d      	ldr	r2, [pc, #180]	@ (8006170 <TIM_Base_SetConfig+0x12c>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d01b      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a2c      	ldr	r2, [pc, #176]	@ (8006174 <TIM_Base_SetConfig+0x130>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d017      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a2b      	ldr	r2, [pc, #172]	@ (8006178 <TIM_Base_SetConfig+0x134>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d013      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a2a      	ldr	r2, [pc, #168]	@ (800617c <TIM_Base_SetConfig+0x138>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d00f      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a29      	ldr	r2, [pc, #164]	@ (8006180 <TIM_Base_SetConfig+0x13c>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d00b      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a28      	ldr	r2, [pc, #160]	@ (8006184 <TIM_Base_SetConfig+0x140>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d007      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a27      	ldr	r2, [pc, #156]	@ (8006188 <TIM_Base_SetConfig+0x144>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d003      	beq.n	80060f6 <TIM_Base_SetConfig+0xb2>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a26      	ldr	r2, [pc, #152]	@ (800618c <TIM_Base_SetConfig+0x148>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d108      	bne.n	8006108 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4313      	orrs	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	4313      	orrs	r3, r2
 8006114:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	689a      	ldr	r2, [r3, #8]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a0e      	ldr	r2, [pc, #56]	@ (8006164 <TIM_Base_SetConfig+0x120>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d003      	beq.n	8006136 <TIM_Base_SetConfig+0xf2>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a10      	ldr	r2, [pc, #64]	@ (8006174 <TIM_Base_SetConfig+0x130>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d103      	bne.n	800613e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	691a      	ldr	r2, [r3, #16]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f043 0204 	orr.w	r2, r3, #4
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2201      	movs	r2, #1
 800614e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	601a      	str	r2, [r3, #0]
}
 8006156:	bf00      	nop
 8006158:	3714      	adds	r7, #20
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	40010000 	.word	0x40010000
 8006168:	40000400 	.word	0x40000400
 800616c:	40000800 	.word	0x40000800
 8006170:	40000c00 	.word	0x40000c00
 8006174:	40010400 	.word	0x40010400
 8006178:	40014000 	.word	0x40014000
 800617c:	40014400 	.word	0x40014400
 8006180:	40014800 	.word	0x40014800
 8006184:	40001800 	.word	0x40001800
 8006188:	40001c00 	.word	0x40001c00
 800618c:	40002000 	.word	0x40002000

08006190 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006190:	b480      	push	{r7}
 8006192:	b087      	sub	sp, #28
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a1b      	ldr	r3, [r3, #32]
 800619e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a1b      	ldr	r3, [r3, #32]
 80061a4:	f023 0201 	bic.w	r2, r3, #1
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	699b      	ldr	r3, [r3, #24]
 80061b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0303 	bic.w	r3, r3, #3
 80061c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f023 0302 	bic.w	r3, r3, #2
 80061d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a20      	ldr	r2, [pc, #128]	@ (8006268 <TIM_OC1_SetConfig+0xd8>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d003      	beq.n	80061f4 <TIM_OC1_SetConfig+0x64>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a1f      	ldr	r2, [pc, #124]	@ (800626c <TIM_OC1_SetConfig+0xdc>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d10c      	bne.n	800620e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	f023 0308 	bic.w	r3, r3, #8
 80061fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	697a      	ldr	r2, [r7, #20]
 8006202:	4313      	orrs	r3, r2
 8006204:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	f023 0304 	bic.w	r3, r3, #4
 800620c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a15      	ldr	r2, [pc, #84]	@ (8006268 <TIM_OC1_SetConfig+0xd8>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d003      	beq.n	800621e <TIM_OC1_SetConfig+0x8e>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a14      	ldr	r2, [pc, #80]	@ (800626c <TIM_OC1_SetConfig+0xdc>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d111      	bne.n	8006242 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006224:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800622c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	4313      	orrs	r3, r2
 8006236:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	699b      	ldr	r3, [r3, #24]
 800623c:	693a      	ldr	r2, [r7, #16]
 800623e:	4313      	orrs	r3, r2
 8006240:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	685a      	ldr	r2, [r3, #4]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	621a      	str	r2, [r3, #32]
}
 800625c:	bf00      	nop
 800625e:	371c      	adds	r7, #28
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	40010000 	.word	0x40010000
 800626c:	40010400 	.word	0x40010400

08006270 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006270:	b480      	push	{r7}
 8006272:	b087      	sub	sp, #28
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a1b      	ldr	r3, [r3, #32]
 8006284:	f023 0210 	bic.w	r2, r3, #16
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	699b      	ldr	r3, [r3, #24]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800629e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	021b      	lsls	r3, r3, #8
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	f023 0320 	bic.w	r3, r3, #32
 80062ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	011b      	lsls	r3, r3, #4
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a22      	ldr	r2, [pc, #136]	@ (8006354 <TIM_OC2_SetConfig+0xe4>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d003      	beq.n	80062d8 <TIM_OC2_SetConfig+0x68>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	4a21      	ldr	r2, [pc, #132]	@ (8006358 <TIM_OC2_SetConfig+0xe8>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d10d      	bne.n	80062f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	011b      	lsls	r3, r3, #4
 80062e6:	697a      	ldr	r2, [r7, #20]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a17      	ldr	r2, [pc, #92]	@ (8006354 <TIM_OC2_SetConfig+0xe4>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d003      	beq.n	8006304 <TIM_OC2_SetConfig+0x94>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a16      	ldr	r2, [pc, #88]	@ (8006358 <TIM_OC2_SetConfig+0xe8>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d113      	bne.n	800632c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800630a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006312:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	695b      	ldr	r3, [r3, #20]
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	4313      	orrs	r3, r2
 800631e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	699b      	ldr	r3, [r3, #24]
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	4313      	orrs	r3, r2
 800632a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	693a      	ldr	r2, [r7, #16]
 8006330:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	685a      	ldr	r2, [r3, #4]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	697a      	ldr	r2, [r7, #20]
 8006344:	621a      	str	r2, [r3, #32]
}
 8006346:	bf00      	nop
 8006348:	371c      	adds	r7, #28
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	40010000 	.word	0x40010000
 8006358:	40010400 	.word	0x40010400

0800635c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800635c:	b480      	push	{r7}
 800635e:	b087      	sub	sp, #28
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a1b      	ldr	r3, [r3, #32]
 8006370:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	69db      	ldr	r3, [r3, #28]
 8006382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800638a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f023 0303 	bic.w	r3, r3, #3
 8006392:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	4313      	orrs	r3, r2
 800639c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	021b      	lsls	r3, r3, #8
 80063ac:	697a      	ldr	r2, [r7, #20]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	4a21      	ldr	r2, [pc, #132]	@ (800643c <TIM_OC3_SetConfig+0xe0>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d003      	beq.n	80063c2 <TIM_OC3_SetConfig+0x66>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a20      	ldr	r2, [pc, #128]	@ (8006440 <TIM_OC3_SetConfig+0xe4>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d10d      	bne.n	80063de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	021b      	lsls	r3, r3, #8
 80063d0:	697a      	ldr	r2, [r7, #20]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80063dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a16      	ldr	r2, [pc, #88]	@ (800643c <TIM_OC3_SetConfig+0xe0>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d003      	beq.n	80063ee <TIM_OC3_SetConfig+0x92>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a15      	ldr	r2, [pc, #84]	@ (8006440 <TIM_OC3_SetConfig+0xe4>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d113      	bne.n	8006416 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	011b      	lsls	r3, r3, #4
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	4313      	orrs	r3, r2
 8006408:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	699b      	ldr	r3, [r3, #24]
 800640e:	011b      	lsls	r3, r3, #4
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	4313      	orrs	r3, r2
 8006414:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	621a      	str	r2, [r3, #32]
}
 8006430:	bf00      	nop
 8006432:	371c      	adds	r7, #28
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	40010000 	.word	0x40010000
 8006440:	40010400 	.word	0x40010400

08006444 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006444:	b480      	push	{r7}
 8006446:	b087      	sub	sp, #28
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a1b      	ldr	r3, [r3, #32]
 8006458:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	69db      	ldr	r3, [r3, #28]
 800646a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006472:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800647a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	021b      	lsls	r3, r3, #8
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	4313      	orrs	r3, r2
 8006486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800648e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	031b      	lsls	r3, r3, #12
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	4313      	orrs	r3, r2
 800649a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a12      	ldr	r2, [pc, #72]	@ (80064e8 <TIM_OC4_SetConfig+0xa4>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d003      	beq.n	80064ac <TIM_OC4_SetConfig+0x68>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a11      	ldr	r2, [pc, #68]	@ (80064ec <TIM_OC4_SetConfig+0xa8>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d109      	bne.n	80064c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	019b      	lsls	r3, r3, #6
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	4313      	orrs	r3, r2
 80064be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	68fa      	ldr	r2, [r7, #12]
 80064ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	685a      	ldr	r2, [r3, #4]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	621a      	str	r2, [r3, #32]
}
 80064da:	bf00      	nop
 80064dc:	371c      	adds	r7, #28
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr
 80064e6:	bf00      	nop
 80064e8:	40010000 	.word	0x40010000
 80064ec:	40010400 	.word	0x40010400

080064f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b087      	sub	sp, #28
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6a1b      	ldr	r3, [r3, #32]
 8006500:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6a1b      	ldr	r3, [r3, #32]
 8006506:	f023 0201 	bic.w	r2, r3, #1
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800651a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	011b      	lsls	r3, r3, #4
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	4313      	orrs	r3, r2
 8006524:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	f023 030a 	bic.w	r3, r3, #10
 800652c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	4313      	orrs	r3, r2
 8006534:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	693a      	ldr	r2, [r7, #16]
 800653a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	621a      	str	r2, [r3, #32]
}
 8006542:	bf00      	nop
 8006544:	371c      	adds	r7, #28
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr

0800654e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800654e:	b480      	push	{r7}
 8006550:	b087      	sub	sp, #28
 8006552:	af00      	add	r7, sp, #0
 8006554:	60f8      	str	r0, [r7, #12]
 8006556:	60b9      	str	r1, [r7, #8]
 8006558:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6a1b      	ldr	r3, [r3, #32]
 800655e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6a1b      	ldr	r3, [r3, #32]
 8006564:	f023 0210 	bic.w	r2, r3, #16
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	699b      	ldr	r3, [r3, #24]
 8006570:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006578:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	031b      	lsls	r3, r3, #12
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	4313      	orrs	r3, r2
 8006582:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800658a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	011b      	lsls	r3, r3, #4
 8006590:	697a      	ldr	r2, [r7, #20]
 8006592:	4313      	orrs	r3, r2
 8006594:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	693a      	ldr	r2, [r7, #16]
 800659a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	621a      	str	r2, [r3, #32]
}
 80065a2:	bf00      	nop
 80065a4:	371c      	adds	r7, #28
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr

080065ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80065ae:	b480      	push	{r7}
 80065b0:	b085      	sub	sp, #20
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
 80065b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065c6:	683a      	ldr	r2, [r7, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	f043 0307 	orr.w	r3, r3, #7
 80065d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	609a      	str	r2, [r3, #8]
}
 80065d8:	bf00      	nop
 80065da:	3714      	adds	r7, #20
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b087      	sub	sp, #28
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
 80065f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	021a      	lsls	r2, r3, #8
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	431a      	orrs	r2, r3
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	4313      	orrs	r3, r2
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	4313      	orrs	r3, r2
 8006610:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	697a      	ldr	r2, [r7, #20]
 8006616:	609a      	str	r2, [r3, #8]
}
 8006618:	bf00      	nop
 800661a:	371c      	adds	r7, #28
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006624:	b480      	push	{r7}
 8006626:	b087      	sub	sp, #28
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	f003 031f 	and.w	r3, r3, #31
 8006636:	2201      	movs	r2, #1
 8006638:	fa02 f303 	lsl.w	r3, r2, r3
 800663c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6a1a      	ldr	r2, [r3, #32]
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	43db      	mvns	r3, r3
 8006646:	401a      	ands	r2, r3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6a1a      	ldr	r2, [r3, #32]
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	f003 031f 	and.w	r3, r3, #31
 8006656:	6879      	ldr	r1, [r7, #4]
 8006658:	fa01 f303 	lsl.w	r3, r1, r3
 800665c:	431a      	orrs	r2, r3
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	621a      	str	r2, [r3, #32]
}
 8006662:	bf00      	nop
 8006664:	371c      	adds	r7, #28
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
	...

08006670 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006680:	2b01      	cmp	r3, #1
 8006682:	d101      	bne.n	8006688 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006684:	2302      	movs	r3, #2
 8006686:	e05a      	b.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2202      	movs	r2, #2
 8006694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a21      	ldr	r2, [pc, #132]	@ (800674c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d022      	beq.n	8006712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066d4:	d01d      	beq.n	8006712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a1d      	ldr	r2, [pc, #116]	@ (8006750 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d018      	beq.n	8006712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a1b      	ldr	r2, [pc, #108]	@ (8006754 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d013      	beq.n	8006712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a1a      	ldr	r2, [pc, #104]	@ (8006758 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d00e      	beq.n	8006712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a18      	ldr	r2, [pc, #96]	@ (800675c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d009      	beq.n	8006712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a17      	ldr	r2, [pc, #92]	@ (8006760 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d004      	beq.n	8006712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a15      	ldr	r2, [pc, #84]	@ (8006764 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d10c      	bne.n	800672c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006718:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	68ba      	ldr	r2, [r7, #8]
 8006720:	4313      	orrs	r3, r2
 8006722:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68ba      	ldr	r2, [r7, #8]
 800672a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3714      	adds	r7, #20
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	40010000 	.word	0x40010000
 8006750:	40000400 	.word	0x40000400
 8006754:	40000800 	.word	0x40000800
 8006758:	40000c00 	.word	0x40000c00
 800675c:	40010400 	.word	0x40010400
 8006760:	40014000 	.word	0x40014000
 8006764:	40001800 	.word	0x40001800

08006768 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006772:	2300      	movs	r3, #0
 8006774:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800677c:	2b01      	cmp	r3, #1
 800677e:	d101      	bne.n	8006784 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006780:	2302      	movs	r3, #2
 8006782:	e03d      	b.n	8006800 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	4313      	orrs	r3, r2
 8006798:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	695b      	ldr	r3, [r3, #20]
 80067dc:	4313      	orrs	r3, r2
 80067de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	69db      	ldr	r3, [r3, #28]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3714      	adds	r7, #20
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006814:	bf00      	nop
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d101      	bne.n	8006846 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e042      	b.n	80068cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b00      	cmp	r3, #0
 8006850:	d106      	bne.n	8006860 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f7fb fe4a 	bl	80024f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2224      	movs	r2, #36	@ 0x24
 8006864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68da      	ldr	r2, [r3, #12]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006876:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f000 f973 	bl	8006b64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	691a      	ldr	r2, [r3, #16]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800688c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	695a      	ldr	r2, [r3, #20]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800689c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68da      	ldr	r2, [r3, #12]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80068ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2220      	movs	r2, #32
 80068b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2220      	movs	r2, #32
 80068c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80068ca:	2300      	movs	r3, #0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b08a      	sub	sp, #40	@ 0x28
 80068d8:	af02      	add	r7, sp, #8
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	603b      	str	r3, [r7, #0]
 80068e0:	4613      	mov	r3, r2
 80068e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80068e4:	2300      	movs	r3, #0
 80068e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	2b20      	cmp	r3, #32
 80068f2:	d175      	bne.n	80069e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d002      	beq.n	8006900 <HAL_UART_Transmit+0x2c>
 80068fa:	88fb      	ldrh	r3, [r7, #6]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d101      	bne.n	8006904 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e06e      	b.n	80069e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2221      	movs	r2, #33	@ 0x21
 800690e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006912:	f7fc f805 	bl	8002920 <HAL_GetTick>
 8006916:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	88fa      	ldrh	r2, [r7, #6]
 800691c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	88fa      	ldrh	r2, [r7, #6]
 8006922:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800692c:	d108      	bne.n	8006940 <HAL_UART_Transmit+0x6c>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d104      	bne.n	8006940 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006936:	2300      	movs	r3, #0
 8006938:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	61bb      	str	r3, [r7, #24]
 800693e:	e003      	b.n	8006948 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006944:	2300      	movs	r3, #0
 8006946:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006948:	e02e      	b.n	80069a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	9300      	str	r3, [sp, #0]
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	2200      	movs	r2, #0
 8006952:	2180      	movs	r1, #128	@ 0x80
 8006954:	68f8      	ldr	r0, [r7, #12]
 8006956:	f000 f848 	bl	80069ea <UART_WaitOnFlagUntilTimeout>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d005      	beq.n	800696c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2220      	movs	r2, #32
 8006964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e03a      	b.n	80069e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10b      	bne.n	800698a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	881b      	ldrh	r3, [r3, #0]
 8006976:	461a      	mov	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006980:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	3302      	adds	r3, #2
 8006986:	61bb      	str	r3, [r7, #24]
 8006988:	e007      	b.n	800699a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	781a      	ldrb	r2, [r3, #0]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	3301      	adds	r3, #1
 8006998:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800699e:	b29b      	uxth	r3, r3
 80069a0:	3b01      	subs	r3, #1
 80069a2:	b29a      	uxth	r2, r3
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d1cb      	bne.n	800694a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	9300      	str	r3, [sp, #0]
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	2200      	movs	r2, #0
 80069ba:	2140      	movs	r1, #64	@ 0x40
 80069bc:	68f8      	ldr	r0, [r7, #12]
 80069be:	f000 f814 	bl	80069ea <UART_WaitOnFlagUntilTimeout>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d005      	beq.n	80069d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2220      	movs	r2, #32
 80069cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	e006      	b.n	80069e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2220      	movs	r2, #32
 80069d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80069dc:	2300      	movs	r3, #0
 80069de:	e000      	b.n	80069e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80069e0:	2302      	movs	r3, #2
  }
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3720      	adds	r7, #32
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b086      	sub	sp, #24
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	60f8      	str	r0, [r7, #12]
 80069f2:	60b9      	str	r1, [r7, #8]
 80069f4:	603b      	str	r3, [r7, #0]
 80069f6:	4613      	mov	r3, r2
 80069f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069fa:	e03b      	b.n	8006a74 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069fc:	6a3b      	ldr	r3, [r7, #32]
 80069fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a02:	d037      	beq.n	8006a74 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a04:	f7fb ff8c 	bl	8002920 <HAL_GetTick>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	6a3a      	ldr	r2, [r7, #32]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d302      	bcc.n	8006a1a <UART_WaitOnFlagUntilTimeout+0x30>
 8006a14:	6a3b      	ldr	r3, [r7, #32]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d101      	bne.n	8006a1e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a1a:	2303      	movs	r3, #3
 8006a1c:	e03a      	b.n	8006a94 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	f003 0304 	and.w	r3, r3, #4
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d023      	beq.n	8006a74 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	2b80      	cmp	r3, #128	@ 0x80
 8006a30:	d020      	beq.n	8006a74 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	2b40      	cmp	r3, #64	@ 0x40
 8006a36:	d01d      	beq.n	8006a74 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 0308 	and.w	r3, r3, #8
 8006a42:	2b08      	cmp	r3, #8
 8006a44:	d116      	bne.n	8006a74 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006a46:	2300      	movs	r3, #0
 8006a48:	617b      	str	r3, [r7, #20]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	617b      	str	r3, [r7, #20]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	617b      	str	r3, [r7, #20]
 8006a5a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f000 f81d 	bl	8006a9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2208      	movs	r2, #8
 8006a66:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e00f      	b.n	8006a94 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	68ba      	ldr	r2, [r7, #8]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	bf0c      	ite	eq
 8006a84:	2301      	moveq	r3, #1
 8006a86:	2300      	movne	r3, #0
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	79fb      	ldrb	r3, [r7, #7]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d0b4      	beq.n	80069fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a92:	2300      	movs	r3, #0
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3718      	adds	r7, #24
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b095      	sub	sp, #84	@ 0x54
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	330c      	adds	r3, #12
 8006aaa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aae:	e853 3f00 	ldrex	r3, [r3]
 8006ab2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	330c      	adds	r3, #12
 8006ac2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ac4:	643a      	str	r2, [r7, #64]	@ 0x40
 8006ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006aca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006acc:	e841 2300 	strex	r3, r2, [r1]
 8006ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1e5      	bne.n	8006aa4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	3314      	adds	r3, #20
 8006ade:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae0:	6a3b      	ldr	r3, [r7, #32]
 8006ae2:	e853 3f00 	ldrex	r3, [r3]
 8006ae6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	f023 0301 	bic.w	r3, r3, #1
 8006aee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	3314      	adds	r3, #20
 8006af6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006af8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006afa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006afe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b00:	e841 2300 	strex	r3, r2, [r1]
 8006b04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1e5      	bne.n	8006ad8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d119      	bne.n	8006b48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	330c      	adds	r3, #12
 8006b1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	e853 3f00 	ldrex	r3, [r3]
 8006b22:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	f023 0310 	bic.w	r3, r3, #16
 8006b2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	330c      	adds	r3, #12
 8006b32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b34:	61ba      	str	r2, [r7, #24]
 8006b36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b38:	6979      	ldr	r1, [r7, #20]
 8006b3a:	69ba      	ldr	r2, [r7, #24]
 8006b3c:	e841 2300 	strex	r3, r2, [r1]
 8006b40:	613b      	str	r3, [r7, #16]
   return(result);
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1e5      	bne.n	8006b14 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2220      	movs	r2, #32
 8006b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006b56:	bf00      	nop
 8006b58:	3754      	adds	r7, #84	@ 0x54
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
	...

08006b64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b68:	b0c0      	sub	sp, #256	@ 0x100
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	691b      	ldr	r3, [r3, #16]
 8006b78:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b80:	68d9      	ldr	r1, [r3, #12]
 8006b82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	ea40 0301 	orr.w	r3, r0, r1
 8006b8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b92:	689a      	ldr	r2, [r3, #8]
 8006b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	431a      	orrs	r2, r3
 8006b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006bbc:	f021 010c 	bic.w	r1, r1, #12
 8006bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006bca:	430b      	orrs	r3, r1
 8006bcc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	695b      	ldr	r3, [r3, #20]
 8006bd6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bde:	6999      	ldr	r1, [r3, #24]
 8006be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	ea40 0301 	orr.w	r3, r0, r1
 8006bea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	4b8f      	ldr	r3, [pc, #572]	@ (8006e30 <UART_SetConfig+0x2cc>)
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d005      	beq.n	8006c04 <UART_SetConfig+0xa0>
 8006bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	4b8d      	ldr	r3, [pc, #564]	@ (8006e34 <UART_SetConfig+0x2d0>)
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d104      	bne.n	8006c0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c04:	f7fe fb96 	bl	8005334 <HAL_RCC_GetPCLK2Freq>
 8006c08:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006c0c:	e003      	b.n	8006c16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c0e:	f7fe fb7d 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 8006c12:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c1a:	69db      	ldr	r3, [r3, #28]
 8006c1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c20:	f040 810c 	bne.w	8006e3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c2e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006c32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006c36:	4622      	mov	r2, r4
 8006c38:	462b      	mov	r3, r5
 8006c3a:	1891      	adds	r1, r2, r2
 8006c3c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006c3e:	415b      	adcs	r3, r3
 8006c40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006c46:	4621      	mov	r1, r4
 8006c48:	eb12 0801 	adds.w	r8, r2, r1
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	eb43 0901 	adc.w	r9, r3, r1
 8006c52:	f04f 0200 	mov.w	r2, #0
 8006c56:	f04f 0300 	mov.w	r3, #0
 8006c5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c66:	4690      	mov	r8, r2
 8006c68:	4699      	mov	r9, r3
 8006c6a:	4623      	mov	r3, r4
 8006c6c:	eb18 0303 	adds.w	r3, r8, r3
 8006c70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006c74:	462b      	mov	r3, r5
 8006c76:	eb49 0303 	adc.w	r3, r9, r3
 8006c7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006c7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006c8a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006c8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006c92:	460b      	mov	r3, r1
 8006c94:	18db      	adds	r3, r3, r3
 8006c96:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c98:	4613      	mov	r3, r2
 8006c9a:	eb42 0303 	adc.w	r3, r2, r3
 8006c9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ca0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006ca4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006ca8:	f7f9 ff8e 	bl	8000bc8 <__aeabi_uldivmod>
 8006cac:	4602      	mov	r2, r0
 8006cae:	460b      	mov	r3, r1
 8006cb0:	4b61      	ldr	r3, [pc, #388]	@ (8006e38 <UART_SetConfig+0x2d4>)
 8006cb2:	fba3 2302 	umull	r2, r3, r3, r2
 8006cb6:	095b      	lsrs	r3, r3, #5
 8006cb8:	011c      	lsls	r4, r3, #4
 8006cba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006cc4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006cc8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006ccc:	4642      	mov	r2, r8
 8006cce:	464b      	mov	r3, r9
 8006cd0:	1891      	adds	r1, r2, r2
 8006cd2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006cd4:	415b      	adcs	r3, r3
 8006cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cd8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006cdc:	4641      	mov	r1, r8
 8006cde:	eb12 0a01 	adds.w	sl, r2, r1
 8006ce2:	4649      	mov	r1, r9
 8006ce4:	eb43 0b01 	adc.w	fp, r3, r1
 8006ce8:	f04f 0200 	mov.w	r2, #0
 8006cec:	f04f 0300 	mov.w	r3, #0
 8006cf0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006cf4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006cf8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006cfc:	4692      	mov	sl, r2
 8006cfe:	469b      	mov	fp, r3
 8006d00:	4643      	mov	r3, r8
 8006d02:	eb1a 0303 	adds.w	r3, sl, r3
 8006d06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d0a:	464b      	mov	r3, r9
 8006d0c:	eb4b 0303 	adc.w	r3, fp, r3
 8006d10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d20:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006d24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006d28:	460b      	mov	r3, r1
 8006d2a:	18db      	adds	r3, r3, r3
 8006d2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d2e:	4613      	mov	r3, r2
 8006d30:	eb42 0303 	adc.w	r3, r2, r3
 8006d34:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006d3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006d3e:	f7f9 ff43 	bl	8000bc8 <__aeabi_uldivmod>
 8006d42:	4602      	mov	r2, r0
 8006d44:	460b      	mov	r3, r1
 8006d46:	4611      	mov	r1, r2
 8006d48:	4b3b      	ldr	r3, [pc, #236]	@ (8006e38 <UART_SetConfig+0x2d4>)
 8006d4a:	fba3 2301 	umull	r2, r3, r3, r1
 8006d4e:	095b      	lsrs	r3, r3, #5
 8006d50:	2264      	movs	r2, #100	@ 0x64
 8006d52:	fb02 f303 	mul.w	r3, r2, r3
 8006d56:	1acb      	subs	r3, r1, r3
 8006d58:	00db      	lsls	r3, r3, #3
 8006d5a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006d5e:	4b36      	ldr	r3, [pc, #216]	@ (8006e38 <UART_SetConfig+0x2d4>)
 8006d60:	fba3 2302 	umull	r2, r3, r3, r2
 8006d64:	095b      	lsrs	r3, r3, #5
 8006d66:	005b      	lsls	r3, r3, #1
 8006d68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006d6c:	441c      	add	r4, r3
 8006d6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d72:	2200      	movs	r2, #0
 8006d74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006d78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006d7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006d80:	4642      	mov	r2, r8
 8006d82:	464b      	mov	r3, r9
 8006d84:	1891      	adds	r1, r2, r2
 8006d86:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006d88:	415b      	adcs	r3, r3
 8006d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006d90:	4641      	mov	r1, r8
 8006d92:	1851      	adds	r1, r2, r1
 8006d94:	6339      	str	r1, [r7, #48]	@ 0x30
 8006d96:	4649      	mov	r1, r9
 8006d98:	414b      	adcs	r3, r1
 8006d9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d9c:	f04f 0200 	mov.w	r2, #0
 8006da0:	f04f 0300 	mov.w	r3, #0
 8006da4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006da8:	4659      	mov	r1, fp
 8006daa:	00cb      	lsls	r3, r1, #3
 8006dac:	4651      	mov	r1, sl
 8006dae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006db2:	4651      	mov	r1, sl
 8006db4:	00ca      	lsls	r2, r1, #3
 8006db6:	4610      	mov	r0, r2
 8006db8:	4619      	mov	r1, r3
 8006dba:	4603      	mov	r3, r0
 8006dbc:	4642      	mov	r2, r8
 8006dbe:	189b      	adds	r3, r3, r2
 8006dc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006dc4:	464b      	mov	r3, r9
 8006dc6:	460a      	mov	r2, r1
 8006dc8:	eb42 0303 	adc.w	r3, r2, r3
 8006dcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ddc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006de0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006de4:	460b      	mov	r3, r1
 8006de6:	18db      	adds	r3, r3, r3
 8006de8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006dea:	4613      	mov	r3, r2
 8006dec:	eb42 0303 	adc.w	r3, r2, r3
 8006df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006df2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006df6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006dfa:	f7f9 fee5 	bl	8000bc8 <__aeabi_uldivmod>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4b0d      	ldr	r3, [pc, #52]	@ (8006e38 <UART_SetConfig+0x2d4>)
 8006e04:	fba3 1302 	umull	r1, r3, r3, r2
 8006e08:	095b      	lsrs	r3, r3, #5
 8006e0a:	2164      	movs	r1, #100	@ 0x64
 8006e0c:	fb01 f303 	mul.w	r3, r1, r3
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	00db      	lsls	r3, r3, #3
 8006e14:	3332      	adds	r3, #50	@ 0x32
 8006e16:	4a08      	ldr	r2, [pc, #32]	@ (8006e38 <UART_SetConfig+0x2d4>)
 8006e18:	fba2 2303 	umull	r2, r3, r2, r3
 8006e1c:	095b      	lsrs	r3, r3, #5
 8006e1e:	f003 0207 	and.w	r2, r3, #7
 8006e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4422      	add	r2, r4
 8006e2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e2c:	e106      	b.n	800703c <UART_SetConfig+0x4d8>
 8006e2e:	bf00      	nop
 8006e30:	40011000 	.word	0x40011000
 8006e34:	40011400 	.word	0x40011400
 8006e38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e40:	2200      	movs	r2, #0
 8006e42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006e46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006e4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006e4e:	4642      	mov	r2, r8
 8006e50:	464b      	mov	r3, r9
 8006e52:	1891      	adds	r1, r2, r2
 8006e54:	6239      	str	r1, [r7, #32]
 8006e56:	415b      	adcs	r3, r3
 8006e58:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006e5e:	4641      	mov	r1, r8
 8006e60:	1854      	adds	r4, r2, r1
 8006e62:	4649      	mov	r1, r9
 8006e64:	eb43 0501 	adc.w	r5, r3, r1
 8006e68:	f04f 0200 	mov.w	r2, #0
 8006e6c:	f04f 0300 	mov.w	r3, #0
 8006e70:	00eb      	lsls	r3, r5, #3
 8006e72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e76:	00e2      	lsls	r2, r4, #3
 8006e78:	4614      	mov	r4, r2
 8006e7a:	461d      	mov	r5, r3
 8006e7c:	4643      	mov	r3, r8
 8006e7e:	18e3      	adds	r3, r4, r3
 8006e80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006e84:	464b      	mov	r3, r9
 8006e86:	eb45 0303 	adc.w	r3, r5, r3
 8006e8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006e9e:	f04f 0200 	mov.w	r2, #0
 8006ea2:	f04f 0300 	mov.w	r3, #0
 8006ea6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006eaa:	4629      	mov	r1, r5
 8006eac:	008b      	lsls	r3, r1, #2
 8006eae:	4621      	mov	r1, r4
 8006eb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006eb4:	4621      	mov	r1, r4
 8006eb6:	008a      	lsls	r2, r1, #2
 8006eb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006ebc:	f7f9 fe84 	bl	8000bc8 <__aeabi_uldivmod>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	4b60      	ldr	r3, [pc, #384]	@ (8007048 <UART_SetConfig+0x4e4>)
 8006ec6:	fba3 2302 	umull	r2, r3, r3, r2
 8006eca:	095b      	lsrs	r3, r3, #5
 8006ecc:	011c      	lsls	r4, r3, #4
 8006ece:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ed8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006edc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006ee0:	4642      	mov	r2, r8
 8006ee2:	464b      	mov	r3, r9
 8006ee4:	1891      	adds	r1, r2, r2
 8006ee6:	61b9      	str	r1, [r7, #24]
 8006ee8:	415b      	adcs	r3, r3
 8006eea:	61fb      	str	r3, [r7, #28]
 8006eec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ef0:	4641      	mov	r1, r8
 8006ef2:	1851      	adds	r1, r2, r1
 8006ef4:	6139      	str	r1, [r7, #16]
 8006ef6:	4649      	mov	r1, r9
 8006ef8:	414b      	adcs	r3, r1
 8006efa:	617b      	str	r3, [r7, #20]
 8006efc:	f04f 0200 	mov.w	r2, #0
 8006f00:	f04f 0300 	mov.w	r3, #0
 8006f04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f08:	4659      	mov	r1, fp
 8006f0a:	00cb      	lsls	r3, r1, #3
 8006f0c:	4651      	mov	r1, sl
 8006f0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f12:	4651      	mov	r1, sl
 8006f14:	00ca      	lsls	r2, r1, #3
 8006f16:	4610      	mov	r0, r2
 8006f18:	4619      	mov	r1, r3
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	4642      	mov	r2, r8
 8006f1e:	189b      	adds	r3, r3, r2
 8006f20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f24:	464b      	mov	r3, r9
 8006f26:	460a      	mov	r2, r1
 8006f28:	eb42 0303 	adc.w	r3, r2, r3
 8006f2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006f3c:	f04f 0200 	mov.w	r2, #0
 8006f40:	f04f 0300 	mov.w	r3, #0
 8006f44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006f48:	4649      	mov	r1, r9
 8006f4a:	008b      	lsls	r3, r1, #2
 8006f4c:	4641      	mov	r1, r8
 8006f4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f52:	4641      	mov	r1, r8
 8006f54:	008a      	lsls	r2, r1, #2
 8006f56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006f5a:	f7f9 fe35 	bl	8000bc8 <__aeabi_uldivmod>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	460b      	mov	r3, r1
 8006f62:	4611      	mov	r1, r2
 8006f64:	4b38      	ldr	r3, [pc, #224]	@ (8007048 <UART_SetConfig+0x4e4>)
 8006f66:	fba3 2301 	umull	r2, r3, r3, r1
 8006f6a:	095b      	lsrs	r3, r3, #5
 8006f6c:	2264      	movs	r2, #100	@ 0x64
 8006f6e:	fb02 f303 	mul.w	r3, r2, r3
 8006f72:	1acb      	subs	r3, r1, r3
 8006f74:	011b      	lsls	r3, r3, #4
 8006f76:	3332      	adds	r3, #50	@ 0x32
 8006f78:	4a33      	ldr	r2, [pc, #204]	@ (8007048 <UART_SetConfig+0x4e4>)
 8006f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f7e:	095b      	lsrs	r3, r3, #5
 8006f80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f84:	441c      	add	r4, r3
 8006f86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f8e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006f90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006f94:	4642      	mov	r2, r8
 8006f96:	464b      	mov	r3, r9
 8006f98:	1891      	adds	r1, r2, r2
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	415b      	adcs	r3, r3
 8006f9e:	60fb      	str	r3, [r7, #12]
 8006fa0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006fa4:	4641      	mov	r1, r8
 8006fa6:	1851      	adds	r1, r2, r1
 8006fa8:	6039      	str	r1, [r7, #0]
 8006faa:	4649      	mov	r1, r9
 8006fac:	414b      	adcs	r3, r1
 8006fae:	607b      	str	r3, [r7, #4]
 8006fb0:	f04f 0200 	mov.w	r2, #0
 8006fb4:	f04f 0300 	mov.w	r3, #0
 8006fb8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006fbc:	4659      	mov	r1, fp
 8006fbe:	00cb      	lsls	r3, r1, #3
 8006fc0:	4651      	mov	r1, sl
 8006fc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fc6:	4651      	mov	r1, sl
 8006fc8:	00ca      	lsls	r2, r1, #3
 8006fca:	4610      	mov	r0, r2
 8006fcc:	4619      	mov	r1, r3
 8006fce:	4603      	mov	r3, r0
 8006fd0:	4642      	mov	r2, r8
 8006fd2:	189b      	adds	r3, r3, r2
 8006fd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006fd6:	464b      	mov	r3, r9
 8006fd8:	460a      	mov	r2, r1
 8006fda:	eb42 0303 	adc.w	r3, r2, r3
 8006fde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fea:	667a      	str	r2, [r7, #100]	@ 0x64
 8006fec:	f04f 0200 	mov.w	r2, #0
 8006ff0:	f04f 0300 	mov.w	r3, #0
 8006ff4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ff8:	4649      	mov	r1, r9
 8006ffa:	008b      	lsls	r3, r1, #2
 8006ffc:	4641      	mov	r1, r8
 8006ffe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007002:	4641      	mov	r1, r8
 8007004:	008a      	lsls	r2, r1, #2
 8007006:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800700a:	f7f9 fddd 	bl	8000bc8 <__aeabi_uldivmod>
 800700e:	4602      	mov	r2, r0
 8007010:	460b      	mov	r3, r1
 8007012:	4b0d      	ldr	r3, [pc, #52]	@ (8007048 <UART_SetConfig+0x4e4>)
 8007014:	fba3 1302 	umull	r1, r3, r3, r2
 8007018:	095b      	lsrs	r3, r3, #5
 800701a:	2164      	movs	r1, #100	@ 0x64
 800701c:	fb01 f303 	mul.w	r3, r1, r3
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	011b      	lsls	r3, r3, #4
 8007024:	3332      	adds	r3, #50	@ 0x32
 8007026:	4a08      	ldr	r2, [pc, #32]	@ (8007048 <UART_SetConfig+0x4e4>)
 8007028:	fba2 2303 	umull	r2, r3, r2, r3
 800702c:	095b      	lsrs	r3, r3, #5
 800702e:	f003 020f 	and.w	r2, r3, #15
 8007032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4422      	add	r2, r4
 800703a:	609a      	str	r2, [r3, #8]
}
 800703c:	bf00      	nop
 800703e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007042:	46bd      	mov	sp, r7
 8007044:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007048:	51eb851f 	.word	0x51eb851f

0800704c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 10;
 8007052:	4b87      	ldr	r3, [pc, #540]	@ (8007270 <MX_LWIP_Init+0x224>)
 8007054:	220a      	movs	r2, #10
 8007056:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 177;
 8007058:	4b85      	ldr	r3, [pc, #532]	@ (8007270 <MX_LWIP_Init+0x224>)
 800705a:	22b1      	movs	r2, #177	@ 0xb1
 800705c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 21;
 800705e:	4b84      	ldr	r3, [pc, #528]	@ (8007270 <MX_LWIP_Init+0x224>)
 8007060:	2215      	movs	r2, #21
 8007062:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 4;
 8007064:	4b82      	ldr	r3, [pc, #520]	@ (8007270 <MX_LWIP_Init+0x224>)
 8007066:	2204      	movs	r2, #4
 8007068:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800706a:	4b82      	ldr	r3, [pc, #520]	@ (8007274 <MX_LWIP_Init+0x228>)
 800706c:	22ff      	movs	r2, #255	@ 0xff
 800706e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8007070:	4b80      	ldr	r3, [pc, #512]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007072:	22ff      	movs	r2, #255	@ 0xff
 8007074:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8007076:	4b7f      	ldr	r3, [pc, #508]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007078:	22ff      	movs	r2, #255	@ 0xff
 800707a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800707c:	4b7d      	ldr	r3, [pc, #500]	@ (8007274 <MX_LWIP_Init+0x228>)
 800707e:	2200      	movs	r2, #0
 8007080:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 10;
 8007082:	4b7d      	ldr	r3, [pc, #500]	@ (8007278 <MX_LWIP_Init+0x22c>)
 8007084:	220a      	movs	r2, #10
 8007086:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 177;
 8007088:	4b7b      	ldr	r3, [pc, #492]	@ (8007278 <MX_LWIP_Init+0x22c>)
 800708a:	22b1      	movs	r2, #177	@ 0xb1
 800708c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 21;
 800708e:	4b7a      	ldr	r3, [pc, #488]	@ (8007278 <MX_LWIP_Init+0x22c>)
 8007090:	2215      	movs	r2, #21
 8007092:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8007094:	4b78      	ldr	r3, [pc, #480]	@ (8007278 <MX_LWIP_Init+0x22c>)
 8007096:	2201      	movs	r2, #1
 8007098:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack without RTOS */
  lwip_init();
 800709a:	f000 fd09 	bl	8007ab0 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800709e:	4b74      	ldr	r3, [pc, #464]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	061a      	lsls	r2, r3, #24
 80070a4:	4b72      	ldr	r3, [pc, #456]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070a6:	785b      	ldrb	r3, [r3, #1]
 80070a8:	041b      	lsls	r3, r3, #16
 80070aa:	431a      	orrs	r2, r3
 80070ac:	4b70      	ldr	r3, [pc, #448]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070ae:	789b      	ldrb	r3, [r3, #2]
 80070b0:	021b      	lsls	r3, r3, #8
 80070b2:	4313      	orrs	r3, r2
 80070b4:	4a6e      	ldr	r2, [pc, #440]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070b6:	78d2      	ldrb	r2, [r2, #3]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	061a      	lsls	r2, r3, #24
 80070bc:	4b6c      	ldr	r3, [pc, #432]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	0619      	lsls	r1, r3, #24
 80070c2:	4b6b      	ldr	r3, [pc, #428]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070c4:	785b      	ldrb	r3, [r3, #1]
 80070c6:	041b      	lsls	r3, r3, #16
 80070c8:	4319      	orrs	r1, r3
 80070ca:	4b69      	ldr	r3, [pc, #420]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070cc:	789b      	ldrb	r3, [r3, #2]
 80070ce:	021b      	lsls	r3, r3, #8
 80070d0:	430b      	orrs	r3, r1
 80070d2:	4967      	ldr	r1, [pc, #412]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070d4:	78c9      	ldrb	r1, [r1, #3]
 80070d6:	430b      	orrs	r3, r1
 80070d8:	021b      	lsls	r3, r3, #8
 80070da:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80070de:	431a      	orrs	r2, r3
 80070e0:	4b63      	ldr	r3, [pc, #396]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070e2:	781b      	ldrb	r3, [r3, #0]
 80070e4:	0619      	lsls	r1, r3, #24
 80070e6:	4b62      	ldr	r3, [pc, #392]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070e8:	785b      	ldrb	r3, [r3, #1]
 80070ea:	041b      	lsls	r3, r3, #16
 80070ec:	4319      	orrs	r1, r3
 80070ee:	4b60      	ldr	r3, [pc, #384]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070f0:	789b      	ldrb	r3, [r3, #2]
 80070f2:	021b      	lsls	r3, r3, #8
 80070f4:	430b      	orrs	r3, r1
 80070f6:	495e      	ldr	r1, [pc, #376]	@ (8007270 <MX_LWIP_Init+0x224>)
 80070f8:	78c9      	ldrb	r1, [r1, #3]
 80070fa:	430b      	orrs	r3, r1
 80070fc:	0a1b      	lsrs	r3, r3, #8
 80070fe:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007102:	431a      	orrs	r2, r3
 8007104:	4b5a      	ldr	r3, [pc, #360]	@ (8007270 <MX_LWIP_Init+0x224>)
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	0619      	lsls	r1, r3, #24
 800710a:	4b59      	ldr	r3, [pc, #356]	@ (8007270 <MX_LWIP_Init+0x224>)
 800710c:	785b      	ldrb	r3, [r3, #1]
 800710e:	041b      	lsls	r3, r3, #16
 8007110:	4319      	orrs	r1, r3
 8007112:	4b57      	ldr	r3, [pc, #348]	@ (8007270 <MX_LWIP_Init+0x224>)
 8007114:	789b      	ldrb	r3, [r3, #2]
 8007116:	021b      	lsls	r3, r3, #8
 8007118:	430b      	orrs	r3, r1
 800711a:	4955      	ldr	r1, [pc, #340]	@ (8007270 <MX_LWIP_Init+0x224>)
 800711c:	78c9      	ldrb	r1, [r1, #3]
 800711e:	430b      	orrs	r3, r1
 8007120:	0e1b      	lsrs	r3, r3, #24
 8007122:	4313      	orrs	r3, r2
 8007124:	4a55      	ldr	r2, [pc, #340]	@ (800727c <MX_LWIP_Init+0x230>)
 8007126:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007128:	4b52      	ldr	r3, [pc, #328]	@ (8007274 <MX_LWIP_Init+0x228>)
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	061a      	lsls	r2, r3, #24
 800712e:	4b51      	ldr	r3, [pc, #324]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007130:	785b      	ldrb	r3, [r3, #1]
 8007132:	041b      	lsls	r3, r3, #16
 8007134:	431a      	orrs	r2, r3
 8007136:	4b4f      	ldr	r3, [pc, #316]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007138:	789b      	ldrb	r3, [r3, #2]
 800713a:	021b      	lsls	r3, r3, #8
 800713c:	4313      	orrs	r3, r2
 800713e:	4a4d      	ldr	r2, [pc, #308]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007140:	78d2      	ldrb	r2, [r2, #3]
 8007142:	4313      	orrs	r3, r2
 8007144:	061a      	lsls	r2, r3, #24
 8007146:	4b4b      	ldr	r3, [pc, #300]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	0619      	lsls	r1, r3, #24
 800714c:	4b49      	ldr	r3, [pc, #292]	@ (8007274 <MX_LWIP_Init+0x228>)
 800714e:	785b      	ldrb	r3, [r3, #1]
 8007150:	041b      	lsls	r3, r3, #16
 8007152:	4319      	orrs	r1, r3
 8007154:	4b47      	ldr	r3, [pc, #284]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007156:	789b      	ldrb	r3, [r3, #2]
 8007158:	021b      	lsls	r3, r3, #8
 800715a:	430b      	orrs	r3, r1
 800715c:	4945      	ldr	r1, [pc, #276]	@ (8007274 <MX_LWIP_Init+0x228>)
 800715e:	78c9      	ldrb	r1, [r1, #3]
 8007160:	430b      	orrs	r3, r1
 8007162:	021b      	lsls	r3, r3, #8
 8007164:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007168:	431a      	orrs	r2, r3
 800716a:	4b42      	ldr	r3, [pc, #264]	@ (8007274 <MX_LWIP_Init+0x228>)
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	0619      	lsls	r1, r3, #24
 8007170:	4b40      	ldr	r3, [pc, #256]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007172:	785b      	ldrb	r3, [r3, #1]
 8007174:	041b      	lsls	r3, r3, #16
 8007176:	4319      	orrs	r1, r3
 8007178:	4b3e      	ldr	r3, [pc, #248]	@ (8007274 <MX_LWIP_Init+0x228>)
 800717a:	789b      	ldrb	r3, [r3, #2]
 800717c:	021b      	lsls	r3, r3, #8
 800717e:	430b      	orrs	r3, r1
 8007180:	493c      	ldr	r1, [pc, #240]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007182:	78c9      	ldrb	r1, [r1, #3]
 8007184:	430b      	orrs	r3, r1
 8007186:	0a1b      	lsrs	r3, r3, #8
 8007188:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800718c:	431a      	orrs	r2, r3
 800718e:	4b39      	ldr	r3, [pc, #228]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	0619      	lsls	r1, r3, #24
 8007194:	4b37      	ldr	r3, [pc, #220]	@ (8007274 <MX_LWIP_Init+0x228>)
 8007196:	785b      	ldrb	r3, [r3, #1]
 8007198:	041b      	lsls	r3, r3, #16
 800719a:	4319      	orrs	r1, r3
 800719c:	4b35      	ldr	r3, [pc, #212]	@ (8007274 <MX_LWIP_Init+0x228>)
 800719e:	789b      	ldrb	r3, [r3, #2]
 80071a0:	021b      	lsls	r3, r3, #8
 80071a2:	430b      	orrs	r3, r1
 80071a4:	4933      	ldr	r1, [pc, #204]	@ (8007274 <MX_LWIP_Init+0x228>)
 80071a6:	78c9      	ldrb	r1, [r1, #3]
 80071a8:	430b      	orrs	r3, r1
 80071aa:	0e1b      	lsrs	r3, r3, #24
 80071ac:	4313      	orrs	r3, r2
 80071ae:	4a34      	ldr	r2, [pc, #208]	@ (8007280 <MX_LWIP_Init+0x234>)
 80071b0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80071b2:	4b31      	ldr	r3, [pc, #196]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	061a      	lsls	r2, r3, #24
 80071b8:	4b2f      	ldr	r3, [pc, #188]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071ba:	785b      	ldrb	r3, [r3, #1]
 80071bc:	041b      	lsls	r3, r3, #16
 80071be:	431a      	orrs	r2, r3
 80071c0:	4b2d      	ldr	r3, [pc, #180]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071c2:	789b      	ldrb	r3, [r3, #2]
 80071c4:	021b      	lsls	r3, r3, #8
 80071c6:	4313      	orrs	r3, r2
 80071c8:	4a2b      	ldr	r2, [pc, #172]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071ca:	78d2      	ldrb	r2, [r2, #3]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	061a      	lsls	r2, r3, #24
 80071d0:	4b29      	ldr	r3, [pc, #164]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	0619      	lsls	r1, r3, #24
 80071d6:	4b28      	ldr	r3, [pc, #160]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071d8:	785b      	ldrb	r3, [r3, #1]
 80071da:	041b      	lsls	r3, r3, #16
 80071dc:	4319      	orrs	r1, r3
 80071de:	4b26      	ldr	r3, [pc, #152]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071e0:	789b      	ldrb	r3, [r3, #2]
 80071e2:	021b      	lsls	r3, r3, #8
 80071e4:	430b      	orrs	r3, r1
 80071e6:	4924      	ldr	r1, [pc, #144]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071e8:	78c9      	ldrb	r1, [r1, #3]
 80071ea:	430b      	orrs	r3, r1
 80071ec:	021b      	lsls	r3, r3, #8
 80071ee:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80071f2:	431a      	orrs	r2, r3
 80071f4:	4b20      	ldr	r3, [pc, #128]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071f6:	781b      	ldrb	r3, [r3, #0]
 80071f8:	0619      	lsls	r1, r3, #24
 80071fa:	4b1f      	ldr	r3, [pc, #124]	@ (8007278 <MX_LWIP_Init+0x22c>)
 80071fc:	785b      	ldrb	r3, [r3, #1]
 80071fe:	041b      	lsls	r3, r3, #16
 8007200:	4319      	orrs	r1, r3
 8007202:	4b1d      	ldr	r3, [pc, #116]	@ (8007278 <MX_LWIP_Init+0x22c>)
 8007204:	789b      	ldrb	r3, [r3, #2]
 8007206:	021b      	lsls	r3, r3, #8
 8007208:	430b      	orrs	r3, r1
 800720a:	491b      	ldr	r1, [pc, #108]	@ (8007278 <MX_LWIP_Init+0x22c>)
 800720c:	78c9      	ldrb	r1, [r1, #3]
 800720e:	430b      	orrs	r3, r1
 8007210:	0a1b      	lsrs	r3, r3, #8
 8007212:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007216:	431a      	orrs	r2, r3
 8007218:	4b17      	ldr	r3, [pc, #92]	@ (8007278 <MX_LWIP_Init+0x22c>)
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	0619      	lsls	r1, r3, #24
 800721e:	4b16      	ldr	r3, [pc, #88]	@ (8007278 <MX_LWIP_Init+0x22c>)
 8007220:	785b      	ldrb	r3, [r3, #1]
 8007222:	041b      	lsls	r3, r3, #16
 8007224:	4319      	orrs	r1, r3
 8007226:	4b14      	ldr	r3, [pc, #80]	@ (8007278 <MX_LWIP_Init+0x22c>)
 8007228:	789b      	ldrb	r3, [r3, #2]
 800722a:	021b      	lsls	r3, r3, #8
 800722c:	430b      	orrs	r3, r1
 800722e:	4912      	ldr	r1, [pc, #72]	@ (8007278 <MX_LWIP_Init+0x22c>)
 8007230:	78c9      	ldrb	r1, [r1, #3]
 8007232:	430b      	orrs	r3, r1
 8007234:	0e1b      	lsrs	r3, r3, #24
 8007236:	4313      	orrs	r3, r2
 8007238:	4a12      	ldr	r2, [pc, #72]	@ (8007284 <MX_LWIP_Init+0x238>)
 800723a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800723c:	4b12      	ldr	r3, [pc, #72]	@ (8007288 <MX_LWIP_Init+0x23c>)
 800723e:	9302      	str	r3, [sp, #8]
 8007240:	4b12      	ldr	r3, [pc, #72]	@ (800728c <MX_LWIP_Init+0x240>)
 8007242:	9301      	str	r3, [sp, #4]
 8007244:	2300      	movs	r3, #0
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	4b0e      	ldr	r3, [pc, #56]	@ (8007284 <MX_LWIP_Init+0x238>)
 800724a:	4a0d      	ldr	r2, [pc, #52]	@ (8007280 <MX_LWIP_Init+0x234>)
 800724c:	490b      	ldr	r1, [pc, #44]	@ (800727c <MX_LWIP_Init+0x230>)
 800724e:	4810      	ldr	r0, [pc, #64]	@ (8007290 <MX_LWIP_Init+0x244>)
 8007250:	f001 f918 	bl	8008484 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8007254:	480e      	ldr	r0, [pc, #56]	@ (8007290 <MX_LWIP_Init+0x244>)
 8007256:	f001 fac3 	bl	80087e0 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800725a:	480d      	ldr	r0, [pc, #52]	@ (8007290 <MX_LWIP_Init+0x244>)
 800725c:	f001 fad0 	bl	8008800 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8007260:	490c      	ldr	r1, [pc, #48]	@ (8007294 <MX_LWIP_Init+0x248>)
 8007262:	480b      	ldr	r0, [pc, #44]	@ (8007290 <MX_LWIP_Init+0x244>)
 8007264:	f001 fbce 	bl	8008a04 <netif_set_link_callback>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8007268:	bf00      	nop
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	20000428 	.word	0x20000428
 8007274:	2000042c 	.word	0x2000042c
 8007278:	20000430 	.word	0x20000430
 800727c:	2000041c 	.word	0x2000041c
 8007280:	20000420 	.word	0x20000420
 8007284:	20000424 	.word	0x20000424
 8007288:	0800c175 	.word	0x0800c175
 800728c:	080075b5 	.word	0x080075b5
 8007290:	200003e8 	.word	0x200003e8
 8007294:	080072e9 	.word	0x080072e9

08007298 <Ethernet_Link_Periodic_Handle>:
  * @brief  Ethernet Link periodic check
  * @param  netif
  * @retval None
  */
static void Ethernet_Link_Periodic_Handle(struct netif *netif)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN 4_4_1 */
/* USER CODE END 4_4_1 */

  /* Ethernet Link every 100ms */
  if (HAL_GetTick() - EthernetLinkTimer >= 100)
 80072a0:	f7fb fb3e 	bl	8002920 <HAL_GetTick>
 80072a4:	4602      	mov	r2, r0
 80072a6:	4b08      	ldr	r3, [pc, #32]	@ (80072c8 <Ethernet_Link_Periodic_Handle+0x30>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	2b63      	cmp	r3, #99	@ 0x63
 80072ae:	d907      	bls.n	80072c0 <Ethernet_Link_Periodic_Handle+0x28>
  {
    EthernetLinkTimer = HAL_GetTick();
 80072b0:	f7fb fb36 	bl	8002920 <HAL_GetTick>
 80072b4:	4603      	mov	r3, r0
 80072b6:	4a04      	ldr	r2, [pc, #16]	@ (80072c8 <Ethernet_Link_Periodic_Handle+0x30>)
 80072b8:	6013      	str	r3, [r2, #0]
    ethernet_link_check_state(netif);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fae6 	bl	800788c <ethernet_link_check_state>
  }
/* USER CODE BEGIN 4_4 */
/* USER CODE END 4_4 */
}
 80072c0:	bf00      	nop
 80072c2:	3708      	adds	r7, #8
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	200003e4 	.word	0x200003e4

080072cc <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 80072d0:	4804      	ldr	r0, [pc, #16]	@ (80072e4 <MX_LWIP_Process+0x18>)
 80072d2:	f000 f94f 	bl	8007574 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 80072d6:	f002 fa39 	bl	800974c <sys_check_timeouts>

  Ethernet_Link_Periodic_Handle(&gnetif);
 80072da:	4802      	ldr	r0, [pc, #8]	@ (80072e4 <MX_LWIP_Process+0x18>)
 80072dc:	f7ff ffdc 	bl	8007298 <Ethernet_Link_Periodic_Handle>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 80072e0:	bf00      	nop
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	200003e8 	.word	0x200003e8

080072e8 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 80072f0:	bf00      	nop
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8007304:	2300      	movs	r3, #0
 8007306:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8007308:	4b44      	ldr	r3, [pc, #272]	@ (800741c <low_level_init+0x120>)
 800730a:	4a45      	ldr	r2, [pc, #276]	@ (8007420 <low_level_init+0x124>)
 800730c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800730e:	2300      	movs	r3, #0
 8007310:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8007312:	2380      	movs	r3, #128	@ 0x80
 8007314:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8007316:	23e1      	movs	r3, #225	@ 0xe1
 8007318:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800731a:	2300      	movs	r3, #0
 800731c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800731e:	2300      	movs	r3, #0
 8007320:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8007322:	2300      	movs	r3, #0
 8007324:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8007326:	4a3d      	ldr	r2, [pc, #244]	@ (800741c <low_level_init+0x120>)
 8007328:	f107 0308 	add.w	r3, r7, #8
 800732c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800732e:	4b3b      	ldr	r3, [pc, #236]	@ (800741c <low_level_init+0x120>)
 8007330:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007334:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8007336:	4b39      	ldr	r3, [pc, #228]	@ (800741c <low_level_init+0x120>)
 8007338:	4a3a      	ldr	r2, [pc, #232]	@ (8007424 <low_level_init+0x128>)
 800733a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800733c:	4b37      	ldr	r3, [pc, #220]	@ (800741c <low_level_init+0x120>)
 800733e:	4a3a      	ldr	r2, [pc, #232]	@ (8007428 <low_level_init+0x12c>)
 8007340:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8007342:	4b36      	ldr	r3, [pc, #216]	@ (800741c <low_level_init+0x120>)
 8007344:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8007348:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800734a:	4834      	ldr	r0, [pc, #208]	@ (800741c <low_level_init+0x120>)
 800734c:	f7fb fe9c 	bl	8003088 <HAL_ETH_Init>
 8007350:	4603      	mov	r3, r0
 8007352:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8007354:	2238      	movs	r2, #56	@ 0x38
 8007356:	2100      	movs	r1, #0
 8007358:	4834      	ldr	r0, [pc, #208]	@ (800742c <low_level_init+0x130>)
 800735a:	f005 fe8f 	bl	800d07c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800735e:	4b33      	ldr	r3, [pc, #204]	@ (800742c <low_level_init+0x130>)
 8007360:	2221      	movs	r2, #33	@ 0x21
 8007362:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8007364:	4b31      	ldr	r3, [pc, #196]	@ (800742c <low_level_init+0x130>)
 8007366:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800736a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800736c:	4b2f      	ldr	r3, [pc, #188]	@ (800742c <low_level_init+0x130>)
 800736e:	2200      	movs	r2, #0
 8007370:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007372:	482f      	ldr	r0, [pc, #188]	@ (8007430 <low_level_init+0x134>)
 8007374:	f000 ff4e 	bl	8008214 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2206      	movs	r2, #6
 800737c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007380:	4b26      	ldr	r3, [pc, #152]	@ (800741c <low_level_init+0x120>)
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	781a      	ldrb	r2, [r3, #0]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800738c:	4b23      	ldr	r3, [pc, #140]	@ (800741c <low_level_init+0x120>)
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	785a      	ldrb	r2, [r3, #1]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8007398:	4b20      	ldr	r3, [pc, #128]	@ (800741c <low_level_init+0x120>)
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	789a      	ldrb	r2, [r3, #2]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80073a4:	4b1d      	ldr	r3, [pc, #116]	@ (800741c <low_level_init+0x120>)
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	78da      	ldrb	r2, [r3, #3]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80073b0:	4b1a      	ldr	r3, [pc, #104]	@ (800741c <low_level_init+0x120>)
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	791a      	ldrb	r2, [r3, #4]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80073bc:	4b17      	ldr	r3, [pc, #92]	@ (800741c <low_level_init+0x120>)
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	795a      	ldrb	r2, [r3, #5]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80073ce:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80073d6:	f043 030a 	orr.w	r3, r3, #10
 80073da:	b2da      	uxtb	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 80073e2:	4914      	ldr	r1, [pc, #80]	@ (8007434 <low_level_init+0x138>)
 80073e4:	4814      	ldr	r0, [pc, #80]	@ (8007438 <low_level_init+0x13c>)
 80073e6:	f7fb f92e 	bl	8002646 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 80073ea:	4813      	ldr	r0, [pc, #76]	@ (8007438 <low_level_init+0x13c>)
 80073ec:	f7fb f95d 	bl	80026aa <LAN8742_Init>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d006      	beq.n	8007404 <low_level_init+0x108>
  {
    netif_set_link_down(netif);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f001 fad4 	bl	80089a4 <netif_set_link_down>
    netif_set_down(netif);
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f001 fa6b 	bl	80088d8 <netif_set_down>
 8007402:	e008      	b.n	8007416 <low_level_init+0x11a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8007404:	7bfb      	ldrb	r3, [r7, #15]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d103      	bne.n	8007412 <low_level_init+0x116>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 fa3e 	bl	800788c <ethernet_link_check_state>
 8007410:	e001      	b.n	8007416 <low_level_init+0x11a>
  }
  else
  {
    Error_Handler();
 8007412:	f7fa fb1f 	bl	8001a54 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8007416:	3710      	adds	r7, #16
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	20004f00 	.word	0x20004f00
 8007420:	40028000 	.word	0x40028000
 8007424:	20004e60 	.word	0x20004e60
 8007428:	20004dc0 	.word	0x20004dc0
 800742c:	20004fb0 	.word	0x20004fb0
 8007430:	080107ac 	.word	0x080107ac
 8007434:	2000000c 	.word	0x2000000c
 8007438:	20004fe8 	.word	0x20004fe8

0800743c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b092      	sub	sp, #72	@ 0x48
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8007446:	2300      	movs	r3, #0
 8007448:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800744a:	2300      	movs	r3, #0
 800744c:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800744e:	2300      	movs	r3, #0
 8007450:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8007454:	f107 030c 	add.w	r3, r7, #12
 8007458:	2230      	movs	r2, #48	@ 0x30
 800745a:	2100      	movs	r1, #0
 800745c:	4618      	mov	r0, r3
 800745e:	f005 fe0d 	bl	800d07c <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8007462:	f107 030c 	add.w	r3, r7, #12
 8007466:	2230      	movs	r2, #48	@ 0x30
 8007468:	2100      	movs	r1, #0
 800746a:	4618      	mov	r0, r3
 800746c:	f005 fe06 	bl	800d07c <memset>

  for(q = p; q != NULL; q = q->next)
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	643b      	str	r3, [r7, #64]	@ 0x40
 8007474:	e045      	b.n	8007502 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8007476:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007478:	2b03      	cmp	r3, #3
 800747a:	d902      	bls.n	8007482 <low_level_output+0x46>
      return ERR_IF;
 800747c:	f06f 030b 	mvn.w	r3, #11
 8007480:	e055      	b.n	800752e <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 8007482:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007484:	6859      	ldr	r1, [r3, #4]
 8007486:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007488:	4613      	mov	r3, r2
 800748a:	005b      	lsls	r3, r3, #1
 800748c:	4413      	add	r3, r2
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	3348      	adds	r3, #72	@ 0x48
 8007492:	443b      	add	r3, r7
 8007494:	3b3c      	subs	r3, #60	@ 0x3c
 8007496:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8007498:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800749a:	895b      	ldrh	r3, [r3, #10]
 800749c:	4619      	mov	r1, r3
 800749e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074a0:	4613      	mov	r3, r2
 80074a2:	005b      	lsls	r3, r3, #1
 80074a4:	4413      	add	r3, r2
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	3348      	adds	r3, #72	@ 0x48
 80074aa:	443b      	add	r3, r7
 80074ac:	3b38      	subs	r3, #56	@ 0x38
 80074ae:	6019      	str	r1, [r3, #0]

    if(i>0)
 80074b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d011      	beq.n	80074da <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 80074b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074b8:	1e5a      	subs	r2, r3, #1
 80074ba:	f107 000c 	add.w	r0, r7, #12
 80074be:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80074c0:	460b      	mov	r3, r1
 80074c2:	005b      	lsls	r3, r3, #1
 80074c4:	440b      	add	r3, r1
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	18c1      	adds	r1, r0, r3
 80074ca:	4613      	mov	r3, r2
 80074cc:	005b      	lsls	r3, r3, #1
 80074ce:	4413      	add	r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	3348      	adds	r3, #72	@ 0x48
 80074d4:	443b      	add	r3, r7
 80074d6:	3b34      	subs	r3, #52	@ 0x34
 80074d8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80074da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d109      	bne.n	80074f6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80074e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074e4:	4613      	mov	r3, r2
 80074e6:	005b      	lsls	r3, r3, #1
 80074e8:	4413      	add	r3, r2
 80074ea:	009b      	lsls	r3, r3, #2
 80074ec:	3348      	adds	r3, #72	@ 0x48
 80074ee:	443b      	add	r3, r7
 80074f0:	3b34      	subs	r3, #52	@ 0x34
 80074f2:	2200      	movs	r2, #0
 80074f4:	601a      	str	r2, [r3, #0]
    }

    i++;
 80074f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074f8:	3301      	adds	r3, #1
 80074fa:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80074fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	643b      	str	r3, [r7, #64]	@ 0x40
 8007502:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1b6      	bne.n	8007476 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	891b      	ldrh	r3, [r3, #8]
 800750c:	461a      	mov	r2, r3
 800750e:	4b0a      	ldr	r3, [pc, #40]	@ (8007538 <low_level_output+0xfc>)
 8007510:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8007512:	4a09      	ldr	r2, [pc, #36]	@ (8007538 <low_level_output+0xfc>)
 8007514:	f107 030c 	add.w	r3, r7, #12
 8007518:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800751a:	4a07      	ldr	r2, [pc, #28]	@ (8007538 <low_level_output+0xfc>)
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	6353      	str	r3, [r2, #52]	@ 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 8007520:	2214      	movs	r2, #20
 8007522:	4905      	ldr	r1, [pc, #20]	@ (8007538 <low_level_output+0xfc>)
 8007524:	4805      	ldr	r0, [pc, #20]	@ (800753c <low_level_output+0x100>)
 8007526:	f7fb ff3a 	bl	800339e <HAL_ETH_Transmit>

  return errval;
 800752a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800752e:	4618      	mov	r0, r3
 8007530:	3748      	adds	r7, #72	@ 0x48
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	20004fb0 	.word	0x20004fb0
 800753c:	20004f00 	.word	0x20004f00

08007540 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007548:	2300      	movs	r3, #0
 800754a:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800754c:	4b07      	ldr	r3, [pc, #28]	@ (800756c <low_level_input+0x2c>)
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d105      	bne.n	8007560 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8007554:	f107 030c 	add.w	r3, r7, #12
 8007558:	4619      	mov	r1, r3
 800755a:	4805      	ldr	r0, [pc, #20]	@ (8007570 <low_level_input+0x30>)
 800755c:	f7fb ffb3 	bl	80034c6 <HAL_ETH_ReadData>
  }

  return p;
 8007560:	68fb      	ldr	r3, [r7, #12]
}
 8007562:	4618      	mov	r0, r3
 8007564:	3710      	adds	r7, #16
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
 800756a:	bf00      	nop
 800756c:	20004dbc 	.word	0x20004dbc
 8007570:	20004f00 	.word	0x20004f00

08007574 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800757c:	2300      	movs	r3, #0
 800757e:	60fb      	str	r3, [r7, #12]

  do
  {
    p = low_level_input( netif );
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f7ff ffdd 	bl	8007540 <low_level_input>
 8007586:	60f8      	str	r0, [r7, #12]
    if (p != NULL)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00a      	beq.n	80075a4 <ethernetif_input+0x30>
    {
      if (netif->input( p, netif) != ERR_OK )
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	6879      	ldr	r1, [r7, #4]
 8007594:	68f8      	ldr	r0, [r7, #12]
 8007596:	4798      	blx	r3
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d002      	beq.n	80075a4 <ethernetif_input+0x30>
      {
        pbuf_free(p);
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	f001 fd5e 	bl	8009060 <pbuf_free>
      }
    }
  } while(p!=NULL);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1ea      	bne.n	8007580 <ethernetif_input+0xc>
}
 80075aa:	bf00      	nop
 80075ac:	bf00      	nop
 80075ae:	3710      	adds	r7, #16
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b082      	sub	sp, #8
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d106      	bne.n	80075d0 <ethernetif_init+0x1c>
 80075c2:	4b0e      	ldr	r3, [pc, #56]	@ (80075fc <ethernetif_init+0x48>)
 80075c4:	f240 126f 	movw	r2, #367	@ 0x16f
 80075c8:	490d      	ldr	r1, [pc, #52]	@ (8007600 <ethernetif_init+0x4c>)
 80075ca:	480e      	ldr	r0, [pc, #56]	@ (8007604 <ethernetif_init+0x50>)
 80075cc:	f005 fbfe 	bl	800cdcc <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2273      	movs	r2, #115	@ 0x73
 80075d4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2274      	movs	r2, #116	@ 0x74
 80075dc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a09      	ldr	r2, [pc, #36]	@ (8007608 <ethernetif_init+0x54>)
 80075e4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a08      	ldr	r2, [pc, #32]	@ (800760c <ethernetif_init+0x58>)
 80075ea:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f7ff fe85 	bl	80072fc <low_level_init>

  return ERR_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3708      	adds	r7, #8
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}
 80075fc:	0800f230 	.word	0x0800f230
 8007600:	0800f24c 	.word	0x0800f24c
 8007604:	0800f25c 	.word	0x0800f25c
 8007608:	0800a641 	.word	0x0800a641
 800760c:	0800743d 	.word	0x0800743d

08007610 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800761c:	68f9      	ldr	r1, [r7, #12]
 800761e:	4807      	ldr	r0, [pc, #28]	@ (800763c <pbuf_free_custom+0x2c>)
 8007620:	f000 feda 	bl	80083d8 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8007624:	4b06      	ldr	r3, [pc, #24]	@ (8007640 <pbuf_free_custom+0x30>)
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	2b01      	cmp	r3, #1
 800762a:	d102      	bne.n	8007632 <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800762c:	4b04      	ldr	r3, [pc, #16]	@ (8007640 <pbuf_free_custom+0x30>)
 800762e:	2200      	movs	r2, #0
 8007630:	701a      	strb	r2, [r3, #0]
  }
}
 8007632:	bf00      	nop
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	080107ac 	.word	0x080107ac
 8007640:	20004dbc 	.word	0x20004dbc

08007644 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8007648:	f7fb f96a 	bl	8002920 <HAL_GetTick>
 800764c:	4603      	mov	r3, r0
}
 800764e:	4618      	mov	r0, r3
 8007650:	bd80      	pop	{r7, pc}
	...

08007654 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b08e      	sub	sp, #56	@ 0x38
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800765c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007660:	2200      	movs	r2, #0
 8007662:	601a      	str	r2, [r3, #0]
 8007664:	605a      	str	r2, [r3, #4]
 8007666:	609a      	str	r2, [r3, #8]
 8007668:	60da      	str	r2, [r3, #12]
 800766a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a59      	ldr	r2, [pc, #356]	@ (80077d8 <HAL_ETH_MspInit+0x184>)
 8007672:	4293      	cmp	r3, r2
 8007674:	f040 80ac 	bne.w	80077d0 <HAL_ETH_MspInit+0x17c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8007678:	2300      	movs	r3, #0
 800767a:	623b      	str	r3, [r7, #32]
 800767c:	4b57      	ldr	r3, [pc, #348]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 800767e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007680:	4a56      	ldr	r2, [pc, #344]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 8007682:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007686:	6313      	str	r3, [r2, #48]	@ 0x30
 8007688:	4b54      	ldr	r3, [pc, #336]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 800768a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800768c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007690:	623b      	str	r3, [r7, #32]
 8007692:	6a3b      	ldr	r3, [r7, #32]
 8007694:	2300      	movs	r3, #0
 8007696:	61fb      	str	r3, [r7, #28]
 8007698:	4b50      	ldr	r3, [pc, #320]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 800769a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800769c:	4a4f      	ldr	r2, [pc, #316]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 800769e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80076a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80076a4:	4b4d      	ldr	r3, [pc, #308]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80076ac:	61fb      	str	r3, [r7, #28]
 80076ae:	69fb      	ldr	r3, [r7, #28]
 80076b0:	2300      	movs	r3, #0
 80076b2:	61bb      	str	r3, [r7, #24]
 80076b4:	4b49      	ldr	r3, [pc, #292]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076b8:	4a48      	ldr	r2, [pc, #288]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80076be:	6313      	str	r3, [r2, #48]	@ 0x30
 80076c0:	4b46      	ldr	r3, [pc, #280]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076c8:	61bb      	str	r3, [r7, #24]
 80076ca:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80076cc:	2300      	movs	r3, #0
 80076ce:	617b      	str	r3, [r7, #20]
 80076d0:	4b42      	ldr	r3, [pc, #264]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076d4:	4a41      	ldr	r2, [pc, #260]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076d6:	f043 0304 	orr.w	r3, r3, #4
 80076da:	6313      	str	r3, [r2, #48]	@ 0x30
 80076dc:	4b3f      	ldr	r3, [pc, #252]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076e0:	f003 0304 	and.w	r3, r3, #4
 80076e4:	617b      	str	r3, [r7, #20]
 80076e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80076e8:	2300      	movs	r3, #0
 80076ea:	613b      	str	r3, [r7, #16]
 80076ec:	4b3b      	ldr	r3, [pc, #236]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f0:	4a3a      	ldr	r2, [pc, #232]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076f2:	f043 0301 	orr.w	r3, r3, #1
 80076f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80076f8:	4b38      	ldr	r3, [pc, #224]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 80076fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	613b      	str	r3, [r7, #16]
 8007702:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007704:	2300      	movs	r3, #0
 8007706:	60fb      	str	r3, [r7, #12]
 8007708:	4b34      	ldr	r3, [pc, #208]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 800770a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800770c:	4a33      	ldr	r2, [pc, #204]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 800770e:	f043 0302 	orr.w	r3, r3, #2
 8007712:	6313      	str	r3, [r2, #48]	@ 0x30
 8007714:	4b31      	ldr	r3, [pc, #196]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 8007716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007718:	f003 0302 	and.w	r3, r3, #2
 800771c:	60fb      	str	r3, [r7, #12]
 800771e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007720:	2300      	movs	r3, #0
 8007722:	60bb      	str	r3, [r7, #8]
 8007724:	4b2d      	ldr	r3, [pc, #180]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 8007726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007728:	4a2c      	ldr	r2, [pc, #176]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 800772a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800772e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007730:	4b2a      	ldr	r3, [pc, #168]	@ (80077dc <HAL_ETH_MspInit+0x188>)
 8007732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007738:	60bb      	str	r3, [r7, #8]
 800773a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800773c:	2332      	movs	r3, #50	@ 0x32
 800773e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007740:	2302      	movs	r3, #2
 8007742:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007744:	2300      	movs	r3, #0
 8007746:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007748:	2303      	movs	r3, #3
 800774a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800774c:	230b      	movs	r3, #11
 800774e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007750:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007754:	4619      	mov	r1, r3
 8007756:	4822      	ldr	r0, [pc, #136]	@ (80077e0 <HAL_ETH_MspInit+0x18c>)
 8007758:	f7fc fee6 	bl	8004528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800775c:	2386      	movs	r3, #134	@ 0x86
 800775e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007760:	2302      	movs	r3, #2
 8007762:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007764:	2300      	movs	r3, #0
 8007766:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007768:	2303      	movs	r3, #3
 800776a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800776c:	230b      	movs	r3, #11
 800776e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007770:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007774:	4619      	mov	r1, r3
 8007776:	481b      	ldr	r0, [pc, #108]	@ (80077e4 <HAL_ETH_MspInit+0x190>)
 8007778:	f7fc fed6 	bl	8004528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800777c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007780:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007782:	2302      	movs	r3, #2
 8007784:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007786:	2300      	movs	r3, #0
 8007788:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800778a:	2303      	movs	r3, #3
 800778c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800778e:	230b      	movs	r3, #11
 8007790:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8007792:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007796:	4619      	mov	r1, r3
 8007798:	4813      	ldr	r0, [pc, #76]	@ (80077e8 <HAL_ETH_MspInit+0x194>)
 800779a:	f7fc fec5 	bl	8004528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800779e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80077a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077a4:	2302      	movs	r3, #2
 80077a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077a8:	2300      	movs	r3, #0
 80077aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077ac:	2303      	movs	r3, #3
 80077ae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80077b0:	230b      	movs	r3, #11
 80077b2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80077b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077b8:	4619      	mov	r1, r3
 80077ba:	480c      	ldr	r0, [pc, #48]	@ (80077ec <HAL_ETH_MspInit+0x198>)
 80077bc:	f7fc feb4 	bl	8004528 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80077c0:	2200      	movs	r2, #0
 80077c2:	2105      	movs	r1, #5
 80077c4:	203d      	movs	r0, #61	@ 0x3d
 80077c6:	f7fb fc28 	bl	800301a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80077ca:	203d      	movs	r0, #61	@ 0x3d
 80077cc:	f7fb fc41 	bl	8003052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80077d0:	bf00      	nop
 80077d2:	3738      	adds	r7, #56	@ 0x38
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}
 80077d8:	40028000 	.word	0x40028000
 80077dc:	40023800 	.word	0x40023800
 80077e0:	40020800 	.word	0x40020800
 80077e4:	40020000 	.word	0x40020000
 80077e8:	40020400 	.word	0x40020400
 80077ec:	40021800 	.word	0x40021800

080077f0 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 80077f4:	4802      	ldr	r0, [pc, #8]	@ (8007800 <ETH_PHY_IO_Init+0x10>)
 80077f6:	f7fc fa33 	bl	8003c60 <HAL_ETH_SetMDIOClockRange>

  return 0;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	20004f00 	.word	0x20004f00

08007804 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8007804:	b480      	push	{r7}
 8007806:	af00      	add	r7, sp, #0
  return 0;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	68ba      	ldr	r2, [r7, #8]
 8007824:	68f9      	ldr	r1, [r7, #12]
 8007826:	4807      	ldr	r0, [pc, #28]	@ (8007844 <ETH_PHY_IO_ReadReg+0x30>)
 8007828:	f7fc f874 	bl	8003914 <HAL_ETH_ReadPHYRegister>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d002      	beq.n	8007838 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8007832:	f04f 33ff 	mov.w	r3, #4294967295
 8007836:	e000      	b.n	800783a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8007838:	2300      	movs	r3, #0
}
 800783a:	4618      	mov	r0, r3
 800783c:	3710      	adds	r7, #16
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	20004f00 	.word	0x20004f00

08007848 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	68ba      	ldr	r2, [r7, #8]
 8007858:	68f9      	ldr	r1, [r7, #12]
 800785a:	4807      	ldr	r0, [pc, #28]	@ (8007878 <ETH_PHY_IO_WriteReg+0x30>)
 800785c:	f7fc f8a5 	bl	80039aa <HAL_ETH_WritePHYRegister>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d002      	beq.n	800786c <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8007866:	f04f 33ff 	mov.w	r3, #4294967295
 800786a:	e000      	b.n	800786e <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3710      	adds	r7, #16
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	20004f00 	.word	0x20004f00

0800787c <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8007880:	f7fb f84e 	bl	8002920 <HAL_GetTick>
 8007884:	4603      	mov	r3, r0
}
 8007886:	4618      	mov	r0, r3
 8007888:	bd80      	pop	{r7, pc}
	...

0800788c <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b0a0      	sub	sp, #128	@ 0x80
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8007894:	f107 030c 	add.w	r3, r7, #12
 8007898:	2264      	movs	r2, #100	@ 0x64
 800789a:	2100      	movs	r1, #0
 800789c:	4618      	mov	r0, r3
 800789e:	f005 fbed 	bl	800d07c <memset>
  int32_t PHYLinkState = 0;
 80078a2:	2300      	movs	r3, #0
 80078a4:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80078a6:	2300      	movs	r3, #0
 80078a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80078aa:	2300      	movs	r3, #0
 80078ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80078ae:	2300      	movs	r3, #0
 80078b0:	677b      	str	r3, [r7, #116]	@ 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80078b2:	483a      	ldr	r0, [pc, #232]	@ (800799c <ethernet_link_check_state+0x110>)
 80078b4:	f7fa ff46 	bl	8002744 <LAN8742_GetLinkState>
 80078b8:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80078c0:	089b      	lsrs	r3, r3, #2
 80078c2:	f003 0301 	and.w	r3, r3, #1
 80078c6:	b2db      	uxtb	r3, r3
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00c      	beq.n	80078e6 <ethernet_link_check_state+0x5a>
 80078cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	dc09      	bgt.n	80078e6 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop_IT(&heth);
 80078d2:	4833      	ldr	r0, [pc, #204]	@ (80079a0 <ethernet_link_check_state+0x114>)
 80078d4:	f7fb fce4 	bl	80032a0 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fffd 	bl	80088d8 <netif_set_down>
    netif_set_link_down(netif);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f001 f860 	bl	80089a4 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 80078e4:	e055      	b.n	8007992 <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80078ec:	f003 0304 	and.w	r3, r3, #4
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d14e      	bne.n	8007992 <ethernet_link_check_state+0x106>
 80078f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	dd4b      	ble.n	8007992 <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 80078fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80078fc:	3b02      	subs	r3, #2
 80078fe:	2b03      	cmp	r3, #3
 8007900:	d82a      	bhi.n	8007958 <ethernet_link_check_state+0xcc>
 8007902:	a201      	add	r2, pc, #4	@ (adr r2, 8007908 <ethernet_link_check_state+0x7c>)
 8007904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007908:	08007919 	.word	0x08007919
 800790c:	0800792b 	.word	0x0800792b
 8007910:	0800793b 	.word	0x0800793b
 8007914:	0800794b 	.word	0x0800794b
      duplex = ETH_FULLDUPLEX_MODE;
 8007918:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800791c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800791e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007922:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007924:	2301      	movs	r3, #1
 8007926:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007928:	e017      	b.n	800795a <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800792a:	2300      	movs	r3, #0
 800792c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800792e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007932:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007934:	2301      	movs	r3, #1
 8007936:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007938:	e00f      	b.n	800795a <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800793a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800793e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8007940:	2300      	movs	r3, #0
 8007942:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007944:	2301      	movs	r3, #1
 8007946:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007948:	e007      	b.n	800795a <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800794a:	2300      	movs	r3, #0
 800794c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800794e:	2300      	movs	r3, #0
 8007950:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007952:	2301      	movs	r3, #1
 8007954:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007956:	e000      	b.n	800795a <ethernet_link_check_state+0xce>
      break;
 8007958:	bf00      	nop
    if(linkchanged)
 800795a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800795c:	2b00      	cmp	r3, #0
 800795e:	d018      	beq.n	8007992 <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007960:	f107 030c 	add.w	r3, r7, #12
 8007964:	4619      	mov	r1, r3
 8007966:	480e      	ldr	r0, [pc, #56]	@ (80079a0 <ethernet_link_check_state+0x114>)
 8007968:	f7fc f868 	bl	8003a3c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800796c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800796e:	627b      	str	r3, [r7, #36]	@ 0x24
      MACConf.Speed = speed;
 8007970:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007972:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007974:	f107 030c 	add.w	r3, r7, #12
 8007978:	4619      	mov	r1, r3
 800797a:	4809      	ldr	r0, [pc, #36]	@ (80079a0 <ethernet_link_check_state+0x114>)
 800797c:	f7fc f955 	bl	8003c2a <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8007980:	4807      	ldr	r0, [pc, #28]	@ (80079a0 <ethernet_link_check_state+0x114>)
 8007982:	f7fb fc1d 	bl	80031c0 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 ff3a 	bl	8008800 <netif_set_up>
      netif_set_link_up(netif);
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f000 ffd5 	bl	800893c <netif_set_link_up>
}
 8007992:	bf00      	nop
 8007994:	3780      	adds	r7, #128	@ 0x80
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}
 800799a:	bf00      	nop
 800799c:	20004fe8 	.word	0x20004fe8
 80079a0:	20004f00 	.word	0x20004f00

080079a4 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b086      	sub	sp, #24
 80079a8:	af02      	add	r7, sp, #8
 80079aa:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 80079ac:	4812      	ldr	r0, [pc, #72]	@ (80079f8 <HAL_ETH_RxAllocateCallback+0x54>)
 80079ae:	f000 fca5 	bl	80082fc <memp_malloc_pool>
 80079b2:	60f8      	str	r0, [r7, #12]
  if (p)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d014      	beq.n	80079e4 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f103 0220 	add.w	r2, r3, #32
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	4a0d      	ldr	r2, [pc, #52]	@ (80079fc <HAL_ETH_RxAllocateCallback+0x58>)
 80079c8:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80079d2:	9201      	str	r2, [sp, #4]
 80079d4:	9300      	str	r3, [sp, #0]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2241      	movs	r2, #65	@ 0x41
 80079da:	2100      	movs	r1, #0
 80079dc:	2000      	movs	r0, #0
 80079de:	f001 f985 	bl	8008cec <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 80079e2:	e005      	b.n	80079f0 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 80079e4:	4b06      	ldr	r3, [pc, #24]	@ (8007a00 <HAL_ETH_RxAllocateCallback+0x5c>)
 80079e6:	2201      	movs	r2, #1
 80079e8:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	601a      	str	r2, [r3, #0]
}
 80079f0:	bf00      	nop
 80079f2:	3710      	adds	r7, #16
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	080107ac 	.word	0x080107ac
 80079fc:	08007611 	.word	0x08007611
 8007a00:	20004dbc 	.word	0x20004dbc

08007a04 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b089      	sub	sp, #36	@ 0x24
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	60f8      	str	r0, [r7, #12]
 8007a0c:	60b9      	str	r1, [r7, #8]
 8007a0e:	607a      	str	r2, [r7, #4]
 8007a10:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	3b20      	subs	r3, #32
 8007a22:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	2200      	movs	r2, #0
 8007a28:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	887a      	ldrh	r2, [r7, #2]
 8007a34:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d103      	bne.n	8007a46 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8007a3e:	69bb      	ldr	r3, [r7, #24]
 8007a40:	69fa      	ldr	r2, [r7, #28]
 8007a42:	601a      	str	r2, [r3, #0]
 8007a44:	e003      	b.n	8007a4e <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	69fa      	ldr	r2, [r7, #28]
 8007a4c:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	69fa      	ldr	r2, [r7, #28]
 8007a52:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	61fb      	str	r3, [r7, #28]
 8007a5a:	e009      	b.n	8007a70 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8007a5c:	69fb      	ldr	r3, [r7, #28]
 8007a5e:	891a      	ldrh	r2, [r3, #8]
 8007a60:	887b      	ldrh	r3, [r7, #2]
 8007a62:	4413      	add	r3, r2
 8007a64:	b29a      	uxth	r2, r3
 8007a66:	69fb      	ldr	r3, [r7, #28]
 8007a68:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	61fb      	str	r3, [r7, #28]
 8007a70:	69fb      	ldr	r3, [r7, #28]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1f2      	bne.n	8007a5c <HAL_ETH_RxLinkCallback+0x58>
  }

/* USER CODE END HAL ETH RxLinkCallback */
}
 8007a76:	bf00      	nop
 8007a78:	bf00      	nop
 8007a7a:	3724      	adds	r7, #36	@ 0x24
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8007a8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007a92:	021b      	lsls	r3, r3, #8
 8007a94:	b21a      	sxth	r2, r3
 8007a96:	88fb      	ldrh	r3, [r7, #6]
 8007a98:	0a1b      	lsrs	r3, r3, #8
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	b21b      	sxth	r3, r3
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	b21b      	sxth	r3, r3
 8007aa2:	b29b      	uxth	r3, r3
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 8007aba:	f000 f8d3 	bl	8007c64 <mem_init>
  memp_init();
 8007abe:	f000 fbd9 	bl	8008274 <memp_init>
  pbuf_init();
  netif_init();
 8007ac2:	f000 fcd7 	bl	8008474 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8007ac6:	f001 fe7b 	bl	80097c0 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8007aca:	f001 fdf7 	bl	80096bc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8007ace:	bf00      	nop
 8007ad0:	3708      	adds	r7, #8
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
	...

08007ad8 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	4603      	mov	r3, r0
 8007ae0:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8007ae2:	4b05      	ldr	r3, [pc, #20]	@ (8007af8 <ptr_to_mem+0x20>)
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	88fb      	ldrh	r3, [r7, #6]
 8007ae8:	4413      	add	r3, r2
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	370c      	adds	r7, #12
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	20007034 	.word	0x20007034

08007afc <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b083      	sub	sp, #12
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8007b04:	4b05      	ldr	r3, [pc, #20]	@ (8007b1c <mem_to_ptr+0x20>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	b29b      	uxth	r3, r3
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	370c      	adds	r7, #12
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	20007034 	.word	0x20007034

08007b20 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8007b20:	b590      	push	{r4, r7, lr}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8007b28:	4b45      	ldr	r3, [pc, #276]	@ (8007c40 <plug_holes+0x120>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d206      	bcs.n	8007b40 <plug_holes+0x20>
 8007b32:	4b44      	ldr	r3, [pc, #272]	@ (8007c44 <plug_holes+0x124>)
 8007b34:	f240 12df 	movw	r2, #479	@ 0x1df
 8007b38:	4943      	ldr	r1, [pc, #268]	@ (8007c48 <plug_holes+0x128>)
 8007b3a:	4844      	ldr	r0, [pc, #272]	@ (8007c4c <plug_holes+0x12c>)
 8007b3c:	f005 f946 	bl	800cdcc <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8007b40:	4b43      	ldr	r3, [pc, #268]	@ (8007c50 <plug_holes+0x130>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d306      	bcc.n	8007b58 <plug_holes+0x38>
 8007b4a:	4b3e      	ldr	r3, [pc, #248]	@ (8007c44 <plug_holes+0x124>)
 8007b4c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8007b50:	4940      	ldr	r1, [pc, #256]	@ (8007c54 <plug_holes+0x134>)
 8007b52:	483e      	ldr	r0, [pc, #248]	@ (8007c4c <plug_holes+0x12c>)
 8007b54:	f005 f93a 	bl	800cdcc <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	791b      	ldrb	r3, [r3, #4]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d006      	beq.n	8007b6e <plug_holes+0x4e>
 8007b60:	4b38      	ldr	r3, [pc, #224]	@ (8007c44 <plug_holes+0x124>)
 8007b62:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8007b66:	493c      	ldr	r1, [pc, #240]	@ (8007c58 <plug_holes+0x138>)
 8007b68:	4838      	ldr	r0, [pc, #224]	@ (8007c4c <plug_holes+0x12c>)
 8007b6a:	f005 f92f 	bl	800cdcc <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	881b      	ldrh	r3, [r3, #0]
 8007b72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b76:	d906      	bls.n	8007b86 <plug_holes+0x66>
 8007b78:	4b32      	ldr	r3, [pc, #200]	@ (8007c44 <plug_holes+0x124>)
 8007b7a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8007b7e:	4937      	ldr	r1, [pc, #220]	@ (8007c5c <plug_holes+0x13c>)
 8007b80:	4832      	ldr	r0, [pc, #200]	@ (8007c4c <plug_holes+0x12c>)
 8007b82:	f005 f923 	bl	800cdcc <iprintf>

  nmem = ptr_to_mem(mem->next);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	881b      	ldrh	r3, [r3, #0]
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7ff ffa4 	bl	8007ad8 <ptr_to_mem>
 8007b90:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d024      	beq.n	8007be4 <plug_holes+0xc4>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	791b      	ldrb	r3, [r3, #4]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d120      	bne.n	8007be4 <plug_holes+0xc4>
 8007ba2:	4b2b      	ldr	r3, [pc, #172]	@ (8007c50 <plug_holes+0x130>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d01b      	beq.n	8007be4 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8007bac:	4b2c      	ldr	r3, [pc, #176]	@ (8007c60 <plug_holes+0x140>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d102      	bne.n	8007bbc <plug_holes+0x9c>
      lfree = mem;
 8007bb6:	4a2a      	ldr	r2, [pc, #168]	@ (8007c60 <plug_holes+0x140>)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	881a      	ldrh	r2, [r3, #0]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	881b      	ldrh	r3, [r3, #0]
 8007bc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bcc:	d00a      	beq.n	8007be4 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	881b      	ldrh	r3, [r3, #0]
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7ff ff80 	bl	8007ad8 <ptr_to_mem>
 8007bd8:	4604      	mov	r4, r0
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f7ff ff8e 	bl	8007afc <mem_to_ptr>
 8007be0:	4603      	mov	r3, r0
 8007be2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	885b      	ldrh	r3, [r3, #2]
 8007be8:	4618      	mov	r0, r3
 8007bea:	f7ff ff75 	bl	8007ad8 <ptr_to_mem>
 8007bee:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8007bf0:	68ba      	ldr	r2, [r7, #8]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d01f      	beq.n	8007c38 <plug_holes+0x118>
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	791b      	ldrb	r3, [r3, #4]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d11b      	bne.n	8007c38 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8007c00:	4b17      	ldr	r3, [pc, #92]	@ (8007c60 <plug_holes+0x140>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d102      	bne.n	8007c10 <plug_holes+0xf0>
      lfree = pmem;
 8007c0a:	4a15      	ldr	r2, [pc, #84]	@ (8007c60 <plug_holes+0x140>)
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	881a      	ldrh	r2, [r3, #0]
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	881b      	ldrh	r3, [r3, #0]
 8007c1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c20:	d00a      	beq.n	8007c38 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	881b      	ldrh	r3, [r3, #0]
 8007c26:	4618      	mov	r0, r3
 8007c28:	f7ff ff56 	bl	8007ad8 <ptr_to_mem>
 8007c2c:	4604      	mov	r4, r0
 8007c2e:	68b8      	ldr	r0, [r7, #8]
 8007c30:	f7ff ff64 	bl	8007afc <mem_to_ptr>
 8007c34:	4603      	mov	r3, r0
 8007c36:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8007c38:	bf00      	nop
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd90      	pop	{r4, r7, pc}
 8007c40:	20007034 	.word	0x20007034
 8007c44:	0800f284 	.word	0x0800f284
 8007c48:	0800f2b4 	.word	0x0800f2b4
 8007c4c:	0800f2cc 	.word	0x0800f2cc
 8007c50:	20007038 	.word	0x20007038
 8007c54:	0800f2f4 	.word	0x0800f2f4
 8007c58:	0800f310 	.word	0x0800f310
 8007c5c:	0800f32c 	.word	0x0800f32c
 8007c60:	2000703c 	.word	0x2000703c

08007c64 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8007c6a:	4b18      	ldr	r3, [pc, #96]	@ (8007ccc <mem_init+0x68>)
 8007c6c:	3303      	adds	r3, #3
 8007c6e:	f023 0303 	bic.w	r3, r3, #3
 8007c72:	461a      	mov	r2, r3
 8007c74:	4b16      	ldr	r3, [pc, #88]	@ (8007cd0 <mem_init+0x6c>)
 8007c76:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8007c78:	4b15      	ldr	r3, [pc, #84]	@ (8007cd0 <mem_init+0x6c>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007c84:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8007c92:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8007c96:	f7ff ff1f 	bl	8007ad8 <ptr_to_mem>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	4a0d      	ldr	r2, [pc, #52]	@ (8007cd4 <mem_init+0x70>)
 8007c9e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8007ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8007cd4 <mem_init+0x70>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8007ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8007cd4 <mem_init+0x70>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007cb0:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8007cb2:	4b08      	ldr	r3, [pc, #32]	@ (8007cd4 <mem_init+0x70>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007cba:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8007cbc:	4b04      	ldr	r3, [pc, #16]	@ (8007cd0 <mem_init+0x6c>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a05      	ldr	r2, [pc, #20]	@ (8007cd8 <mem_init+0x74>)
 8007cc2:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 8007cc4:	bf00      	nop
 8007cc6:	3708      	adds	r7, #8
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}
 8007ccc:	20005020 	.word	0x20005020
 8007cd0:	20007034 	.word	0x20007034
 8007cd4:	20007038 	.word	0x20007038
 8007cd8:	2000703c 	.word	0x2000703c

08007cdc <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b086      	sub	sp, #24
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f7ff ff09 	bl	8007afc <mem_to_ptr>
 8007cea:	4603      	mov	r3, r0
 8007cec:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	881b      	ldrh	r3, [r3, #0]
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f7ff fef0 	bl	8007ad8 <ptr_to_mem>
 8007cf8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	885b      	ldrh	r3, [r3, #2]
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f7ff feea 	bl	8007ad8 <ptr_to_mem>
 8007d04:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	881b      	ldrh	r3, [r3, #0]
 8007d0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d0e:	d818      	bhi.n	8007d42 <mem_link_valid+0x66>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	885b      	ldrh	r3, [r3, #2]
 8007d14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d18:	d813      	bhi.n	8007d42 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8007d1e:	8afa      	ldrh	r2, [r7, #22]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d004      	beq.n	8007d2e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	881b      	ldrh	r3, [r3, #0]
 8007d28:	8afa      	ldrh	r2, [r7, #22]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d109      	bne.n	8007d42 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8007d2e:	4b08      	ldr	r3, [pc, #32]	@ (8007d50 <mem_link_valid+0x74>)
 8007d30:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d006      	beq.n	8007d46 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	885b      	ldrh	r3, [r3, #2]
 8007d3c:	8afa      	ldrh	r2, [r7, #22]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d001      	beq.n	8007d46 <mem_link_valid+0x6a>
    return 0;
 8007d42:	2300      	movs	r3, #0
 8007d44:	e000      	b.n	8007d48 <mem_link_valid+0x6c>
  }
  return 1;
 8007d46:	2301      	movs	r3, #1
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3718      	adds	r7, #24
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}
 8007d50:	20007038 	.word	0x20007038

08007d54 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d04c      	beq.n	8007dfc <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f003 0303 	and.w	r3, r3, #3
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d007      	beq.n	8007d7c <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8007d6c:	4b25      	ldr	r3, [pc, #148]	@ (8007e04 <mem_free+0xb0>)
 8007d6e:	f240 2273 	movw	r2, #627	@ 0x273
 8007d72:	4925      	ldr	r1, [pc, #148]	@ (8007e08 <mem_free+0xb4>)
 8007d74:	4825      	ldr	r0, [pc, #148]	@ (8007e0c <mem_free+0xb8>)
 8007d76:	f005 f829 	bl	800cdcc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8007d7a:	e040      	b.n	8007dfe <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	3b08      	subs	r3, #8
 8007d80:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8007d82:	4b23      	ldr	r3, [pc, #140]	@ (8007e10 <mem_free+0xbc>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d306      	bcc.n	8007d9a <mem_free+0x46>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f103 020c 	add.w	r2, r3, #12
 8007d92:	4b20      	ldr	r3, [pc, #128]	@ (8007e14 <mem_free+0xc0>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d907      	bls.n	8007daa <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8007d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8007e04 <mem_free+0xb0>)
 8007d9c:	f240 227f 	movw	r2, #639	@ 0x27f
 8007da0:	491d      	ldr	r1, [pc, #116]	@ (8007e18 <mem_free+0xc4>)
 8007da2:	481a      	ldr	r0, [pc, #104]	@ (8007e0c <mem_free+0xb8>)
 8007da4:	f005 f812 	bl	800cdcc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8007da8:	e029      	b.n	8007dfe <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	791b      	ldrb	r3, [r3, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d107      	bne.n	8007dc2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8007db2:	4b14      	ldr	r3, [pc, #80]	@ (8007e04 <mem_free+0xb0>)
 8007db4:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8007db8:	4918      	ldr	r1, [pc, #96]	@ (8007e1c <mem_free+0xc8>)
 8007dba:	4814      	ldr	r0, [pc, #80]	@ (8007e0c <mem_free+0xb8>)
 8007dbc:	f005 f806 	bl	800cdcc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8007dc0:	e01d      	b.n	8007dfe <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f7ff ff8a 	bl	8007cdc <mem_link_valid>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d107      	bne.n	8007dde <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8007dce:	4b0d      	ldr	r3, [pc, #52]	@ (8007e04 <mem_free+0xb0>)
 8007dd0:	f240 2295 	movw	r2, #661	@ 0x295
 8007dd4:	4912      	ldr	r1, [pc, #72]	@ (8007e20 <mem_free+0xcc>)
 8007dd6:	480d      	ldr	r0, [pc, #52]	@ (8007e0c <mem_free+0xb8>)
 8007dd8:	f004 fff8 	bl	800cdcc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8007ddc:	e00f      	b.n	8007dfe <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2200      	movs	r2, #0
 8007de2:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8007de4:	4b0f      	ldr	r3, [pc, #60]	@ (8007e24 <mem_free+0xd0>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d202      	bcs.n	8007df4 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8007dee:	4a0d      	ldr	r2, [pc, #52]	@ (8007e24 <mem_free+0xd0>)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8007df4:	68f8      	ldr	r0, [r7, #12]
 8007df6:	f7ff fe93 	bl	8007b20 <plug_holes>
 8007dfa:	e000      	b.n	8007dfe <mem_free+0xaa>
    return;
 8007dfc:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	0800f284 	.word	0x0800f284
 8007e08:	0800f358 	.word	0x0800f358
 8007e0c:	0800f2cc 	.word	0x0800f2cc
 8007e10:	20007034 	.word	0x20007034
 8007e14:	20007038 	.word	0x20007038
 8007e18:	0800f37c 	.word	0x0800f37c
 8007e1c:	0800f398 	.word	0x0800f398
 8007e20:	0800f3c0 	.word	0x0800f3c0
 8007e24:	2000703c 	.word	0x2000703c

08007e28 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b088      	sub	sp, #32
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	460b      	mov	r3, r1
 8007e32:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8007e34:	887b      	ldrh	r3, [r7, #2]
 8007e36:	3303      	adds	r3, #3
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	f023 0303 	bic.w	r3, r3, #3
 8007e3e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8007e40:	8bfb      	ldrh	r3, [r7, #30]
 8007e42:	2b0b      	cmp	r3, #11
 8007e44:	d801      	bhi.n	8007e4a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8007e46:	230c      	movs	r3, #12
 8007e48:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8007e4a:	8bfb      	ldrh	r3, [r7, #30]
 8007e4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e50:	d803      	bhi.n	8007e5a <mem_trim+0x32>
 8007e52:	8bfa      	ldrh	r2, [r7, #30]
 8007e54:	887b      	ldrh	r3, [r7, #2]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d201      	bcs.n	8007e5e <mem_trim+0x36>
    return NULL;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	e0cc      	b.n	8007ff8 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8007e5e:	4b68      	ldr	r3, [pc, #416]	@ (8008000 <mem_trim+0x1d8>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	429a      	cmp	r2, r3
 8007e66:	d304      	bcc.n	8007e72 <mem_trim+0x4a>
 8007e68:	4b66      	ldr	r3, [pc, #408]	@ (8008004 <mem_trim+0x1dc>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d306      	bcc.n	8007e80 <mem_trim+0x58>
 8007e72:	4b65      	ldr	r3, [pc, #404]	@ (8008008 <mem_trim+0x1e0>)
 8007e74:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8007e78:	4964      	ldr	r1, [pc, #400]	@ (800800c <mem_trim+0x1e4>)
 8007e7a:	4865      	ldr	r0, [pc, #404]	@ (8008010 <mem_trim+0x1e8>)
 8007e7c:	f004 ffa6 	bl	800cdcc <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8007e80:	4b5f      	ldr	r3, [pc, #380]	@ (8008000 <mem_trim+0x1d8>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	687a      	ldr	r2, [r7, #4]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d304      	bcc.n	8007e94 <mem_trim+0x6c>
 8007e8a:	4b5e      	ldr	r3, [pc, #376]	@ (8008004 <mem_trim+0x1dc>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d301      	bcc.n	8007e98 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	e0af      	b.n	8007ff8 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	3b08      	subs	r3, #8
 8007e9c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8007e9e:	69b8      	ldr	r0, [r7, #24]
 8007ea0:	f7ff fe2c 	bl	8007afc <mem_to_ptr>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8007ea8:	69bb      	ldr	r3, [r7, #24]
 8007eaa:	881a      	ldrh	r2, [r3, #0]
 8007eac:	8afb      	ldrh	r3, [r7, #22]
 8007eae:	1ad3      	subs	r3, r2, r3
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	3b08      	subs	r3, #8
 8007eb4:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8007eb6:	8bfa      	ldrh	r2, [r7, #30]
 8007eb8:	8abb      	ldrh	r3, [r7, #20]
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	d906      	bls.n	8007ecc <mem_trim+0xa4>
 8007ebe:	4b52      	ldr	r3, [pc, #328]	@ (8008008 <mem_trim+0x1e0>)
 8007ec0:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8007ec4:	4953      	ldr	r1, [pc, #332]	@ (8008014 <mem_trim+0x1ec>)
 8007ec6:	4852      	ldr	r0, [pc, #328]	@ (8008010 <mem_trim+0x1e8>)
 8007ec8:	f004 ff80 	bl	800cdcc <iprintf>
  if (newsize > size) {
 8007ecc:	8bfa      	ldrh	r2, [r7, #30]
 8007ece:	8abb      	ldrh	r3, [r7, #20]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d901      	bls.n	8007ed8 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	e08f      	b.n	8007ff8 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 8007ed8:	8bfa      	ldrh	r2, [r7, #30]
 8007eda:	8abb      	ldrh	r3, [r7, #20]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d101      	bne.n	8007ee4 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	e089      	b.n	8007ff8 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 8007ee4:	69bb      	ldr	r3, [r7, #24]
 8007ee6:	881b      	ldrh	r3, [r3, #0]
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f7ff fdf5 	bl	8007ad8 <ptr_to_mem>
 8007eee:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	791b      	ldrb	r3, [r3, #4]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d13f      	bne.n	8007f78 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	881b      	ldrh	r3, [r3, #0]
 8007efc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f00:	d106      	bne.n	8007f10 <mem_trim+0xe8>
 8007f02:	4b41      	ldr	r3, [pc, #260]	@ (8008008 <mem_trim+0x1e0>)
 8007f04:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8007f08:	4943      	ldr	r1, [pc, #268]	@ (8008018 <mem_trim+0x1f0>)
 8007f0a:	4841      	ldr	r0, [pc, #260]	@ (8008010 <mem_trim+0x1e8>)
 8007f0c:	f004 ff5e 	bl	800cdcc <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	881b      	ldrh	r3, [r3, #0]
 8007f14:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8007f16:	8afa      	ldrh	r2, [r7, #22]
 8007f18:	8bfb      	ldrh	r3, [r7, #30]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	3308      	adds	r3, #8
 8007f20:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8007f22:	4b3e      	ldr	r3, [pc, #248]	@ (800801c <mem_trim+0x1f4>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	693a      	ldr	r2, [r7, #16]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d106      	bne.n	8007f3a <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 8007f2c:	89fb      	ldrh	r3, [r7, #14]
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f7ff fdd2 	bl	8007ad8 <ptr_to_mem>
 8007f34:	4603      	mov	r3, r0
 8007f36:	4a39      	ldr	r2, [pc, #228]	@ (800801c <mem_trim+0x1f4>)
 8007f38:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8007f3a:	89fb      	ldrh	r3, [r7, #14]
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f7ff fdcb 	bl	8007ad8 <ptr_to_mem>
 8007f42:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	2200      	movs	r2, #0
 8007f48:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	89ba      	ldrh	r2, [r7, #12]
 8007f4e:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	8afa      	ldrh	r2, [r7, #22]
 8007f54:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8007f56:	69bb      	ldr	r3, [r7, #24]
 8007f58:	89fa      	ldrh	r2, [r7, #14]
 8007f5a:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	881b      	ldrh	r3, [r3, #0]
 8007f60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f64:	d047      	beq.n	8007ff6 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	881b      	ldrh	r3, [r3, #0]
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f7ff fdb4 	bl	8007ad8 <ptr_to_mem>
 8007f70:	4602      	mov	r2, r0
 8007f72:	89fb      	ldrh	r3, [r7, #14]
 8007f74:	8053      	strh	r3, [r2, #2]
 8007f76:	e03e      	b.n	8007ff6 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8007f78:	8bfb      	ldrh	r3, [r7, #30]
 8007f7a:	f103 0214 	add.w	r2, r3, #20
 8007f7e:	8abb      	ldrh	r3, [r7, #20]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d838      	bhi.n	8007ff6 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8007f84:	8afa      	ldrh	r2, [r7, #22]
 8007f86:	8bfb      	ldrh	r3, [r7, #30]
 8007f88:	4413      	add	r3, r2
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	3308      	adds	r3, #8
 8007f8e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	881b      	ldrh	r3, [r3, #0]
 8007f94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f98:	d106      	bne.n	8007fa8 <mem_trim+0x180>
 8007f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8008008 <mem_trim+0x1e0>)
 8007f9c:	f240 3216 	movw	r2, #790	@ 0x316
 8007fa0:	491d      	ldr	r1, [pc, #116]	@ (8008018 <mem_trim+0x1f0>)
 8007fa2:	481b      	ldr	r0, [pc, #108]	@ (8008010 <mem_trim+0x1e8>)
 8007fa4:	f004 ff12 	bl	800cdcc <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8007fa8:	89fb      	ldrh	r3, [r7, #14]
 8007faa:	4618      	mov	r0, r3
 8007fac:	f7ff fd94 	bl	8007ad8 <ptr_to_mem>
 8007fb0:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8007fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800801c <mem_trim+0x1f4>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	693a      	ldr	r2, [r7, #16]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d202      	bcs.n	8007fc2 <mem_trim+0x19a>
      lfree = mem2;
 8007fbc:	4a17      	ldr	r2, [pc, #92]	@ (800801c <mem_trim+0x1f4>)
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8007fc8:	69bb      	ldr	r3, [r7, #24]
 8007fca:	881a      	ldrh	r2, [r3, #0]
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	8afa      	ldrh	r2, [r7, #22]
 8007fd4:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	89fa      	ldrh	r2, [r7, #14]
 8007fda:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	881b      	ldrh	r3, [r3, #0]
 8007fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fe4:	d007      	beq.n	8007ff6 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	881b      	ldrh	r3, [r3, #0]
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7ff fd74 	bl	8007ad8 <ptr_to_mem>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	89fb      	ldrh	r3, [r7, #14]
 8007ff4:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8007ff6:	687b      	ldr	r3, [r7, #4]
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3720      	adds	r7, #32
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	20007034 	.word	0x20007034
 8008004:	20007038 	.word	0x20007038
 8008008:	0800f284 	.word	0x0800f284
 800800c:	0800f3f4 	.word	0x0800f3f4
 8008010:	0800f2cc 	.word	0x0800f2cc
 8008014:	0800f40c 	.word	0x0800f40c
 8008018:	0800f42c 	.word	0x0800f42c
 800801c:	2000703c 	.word	0x2000703c

08008020 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b088      	sub	sp, #32
 8008024:	af00      	add	r7, sp, #0
 8008026:	4603      	mov	r3, r0
 8008028:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800802a:	88fb      	ldrh	r3, [r7, #6]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d101      	bne.n	8008034 <mem_malloc+0x14>
    return NULL;
 8008030:	2300      	movs	r3, #0
 8008032:	e0d9      	b.n	80081e8 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8008034:	88fb      	ldrh	r3, [r7, #6]
 8008036:	3303      	adds	r3, #3
 8008038:	b29b      	uxth	r3, r3
 800803a:	f023 0303 	bic.w	r3, r3, #3
 800803e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8008040:	8bbb      	ldrh	r3, [r7, #28]
 8008042:	2b0b      	cmp	r3, #11
 8008044:	d801      	bhi.n	800804a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8008046:	230c      	movs	r3, #12
 8008048:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800804a:	8bbb      	ldrh	r3, [r7, #28]
 800804c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008050:	d803      	bhi.n	800805a <mem_malloc+0x3a>
 8008052:	8bba      	ldrh	r2, [r7, #28]
 8008054:	88fb      	ldrh	r3, [r7, #6]
 8008056:	429a      	cmp	r2, r3
 8008058:	d201      	bcs.n	800805e <mem_malloc+0x3e>
    return NULL;
 800805a:	2300      	movs	r3, #0
 800805c:	e0c4      	b.n	80081e8 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800805e:	4b64      	ldr	r3, [pc, #400]	@ (80081f0 <mem_malloc+0x1d0>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4618      	mov	r0, r3
 8008064:	f7ff fd4a 	bl	8007afc <mem_to_ptr>
 8008068:	4603      	mov	r3, r0
 800806a:	83fb      	strh	r3, [r7, #30]
 800806c:	e0b4      	b.n	80081d8 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800806e:	8bfb      	ldrh	r3, [r7, #30]
 8008070:	4618      	mov	r0, r3
 8008072:	f7ff fd31 	bl	8007ad8 <ptr_to_mem>
 8008076:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	791b      	ldrb	r3, [r3, #4]
 800807c:	2b00      	cmp	r3, #0
 800807e:	f040 80a4 	bne.w	80081ca <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	881b      	ldrh	r3, [r3, #0]
 8008086:	461a      	mov	r2, r3
 8008088:	8bfb      	ldrh	r3, [r7, #30]
 800808a:	1ad3      	subs	r3, r2, r3
 800808c:	f1a3 0208 	sub.w	r2, r3, #8
 8008090:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8008092:	429a      	cmp	r2, r3
 8008094:	f0c0 8099 	bcc.w	80081ca <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	881b      	ldrh	r3, [r3, #0]
 800809c:	461a      	mov	r2, r3
 800809e:	8bfb      	ldrh	r3, [r7, #30]
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	f1a3 0208 	sub.w	r2, r3, #8
 80080a6:	8bbb      	ldrh	r3, [r7, #28]
 80080a8:	3314      	adds	r3, #20
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d333      	bcc.n	8008116 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80080ae:	8bfa      	ldrh	r2, [r7, #30]
 80080b0:	8bbb      	ldrh	r3, [r7, #28]
 80080b2:	4413      	add	r3, r2
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	3308      	adds	r3, #8
 80080b8:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80080ba:	8a7b      	ldrh	r3, [r7, #18]
 80080bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080c0:	d106      	bne.n	80080d0 <mem_malloc+0xb0>
 80080c2:	4b4c      	ldr	r3, [pc, #304]	@ (80081f4 <mem_malloc+0x1d4>)
 80080c4:	f240 3287 	movw	r2, #903	@ 0x387
 80080c8:	494b      	ldr	r1, [pc, #300]	@ (80081f8 <mem_malloc+0x1d8>)
 80080ca:	484c      	ldr	r0, [pc, #304]	@ (80081fc <mem_malloc+0x1dc>)
 80080cc:	f004 fe7e 	bl	800cdcc <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80080d0:	8a7b      	ldrh	r3, [r7, #18]
 80080d2:	4618      	mov	r0, r3
 80080d4:	f7ff fd00 	bl	8007ad8 <ptr_to_mem>
 80080d8:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	881a      	ldrh	r2, [r3, #0]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	8bfa      	ldrh	r2, [r7, #30]
 80080ec:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	8a7a      	ldrh	r2, [r7, #18]
 80080f2:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	2201      	movs	r2, #1
 80080f8:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	881b      	ldrh	r3, [r3, #0]
 80080fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008102:	d00b      	beq.n	800811c <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	881b      	ldrh	r3, [r3, #0]
 8008108:	4618      	mov	r0, r3
 800810a:	f7ff fce5 	bl	8007ad8 <ptr_to_mem>
 800810e:	4602      	mov	r2, r0
 8008110:	8a7b      	ldrh	r3, [r7, #18]
 8008112:	8053      	strh	r3, [r2, #2]
 8008114:	e002      	b.n	800811c <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	2201      	movs	r2, #1
 800811a:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800811c:	4b34      	ldr	r3, [pc, #208]	@ (80081f0 <mem_malloc+0x1d0>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	697a      	ldr	r2, [r7, #20]
 8008122:	429a      	cmp	r2, r3
 8008124:	d127      	bne.n	8008176 <mem_malloc+0x156>
          struct mem *cur = lfree;
 8008126:	4b32      	ldr	r3, [pc, #200]	@ (80081f0 <mem_malloc+0x1d0>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800812c:	e005      	b.n	800813a <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	881b      	ldrh	r3, [r3, #0]
 8008132:	4618      	mov	r0, r3
 8008134:	f7ff fcd0 	bl	8007ad8 <ptr_to_mem>
 8008138:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800813a:	69bb      	ldr	r3, [r7, #24]
 800813c:	791b      	ldrb	r3, [r3, #4]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d004      	beq.n	800814c <mem_malloc+0x12c>
 8008142:	4b2f      	ldr	r3, [pc, #188]	@ (8008200 <mem_malloc+0x1e0>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	69ba      	ldr	r2, [r7, #24]
 8008148:	429a      	cmp	r2, r3
 800814a:	d1f0      	bne.n	800812e <mem_malloc+0x10e>
          }
          lfree = cur;
 800814c:	4a28      	ldr	r2, [pc, #160]	@ (80081f0 <mem_malloc+0x1d0>)
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8008152:	4b27      	ldr	r3, [pc, #156]	@ (80081f0 <mem_malloc+0x1d0>)
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	4b2a      	ldr	r3, [pc, #168]	@ (8008200 <mem_malloc+0x1e0>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	429a      	cmp	r2, r3
 800815c:	d00b      	beq.n	8008176 <mem_malloc+0x156>
 800815e:	4b24      	ldr	r3, [pc, #144]	@ (80081f0 <mem_malloc+0x1d0>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	791b      	ldrb	r3, [r3, #4]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d006      	beq.n	8008176 <mem_malloc+0x156>
 8008168:	4b22      	ldr	r3, [pc, #136]	@ (80081f4 <mem_malloc+0x1d4>)
 800816a:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800816e:	4925      	ldr	r1, [pc, #148]	@ (8008204 <mem_malloc+0x1e4>)
 8008170:	4822      	ldr	r0, [pc, #136]	@ (80081fc <mem_malloc+0x1dc>)
 8008172:	f004 fe2b 	bl	800cdcc <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8008176:	8bba      	ldrh	r2, [r7, #28]
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	4413      	add	r3, r2
 800817c:	3308      	adds	r3, #8
 800817e:	4a20      	ldr	r2, [pc, #128]	@ (8008200 <mem_malloc+0x1e0>)
 8008180:	6812      	ldr	r2, [r2, #0]
 8008182:	4293      	cmp	r3, r2
 8008184:	d906      	bls.n	8008194 <mem_malloc+0x174>
 8008186:	4b1b      	ldr	r3, [pc, #108]	@ (80081f4 <mem_malloc+0x1d4>)
 8008188:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800818c:	491e      	ldr	r1, [pc, #120]	@ (8008208 <mem_malloc+0x1e8>)
 800818e:	481b      	ldr	r0, [pc, #108]	@ (80081fc <mem_malloc+0x1dc>)
 8008190:	f004 fe1c 	bl	800cdcc <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	f003 0303 	and.w	r3, r3, #3
 800819a:	2b00      	cmp	r3, #0
 800819c:	d006      	beq.n	80081ac <mem_malloc+0x18c>
 800819e:	4b15      	ldr	r3, [pc, #84]	@ (80081f4 <mem_malloc+0x1d4>)
 80081a0:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80081a4:	4919      	ldr	r1, [pc, #100]	@ (800820c <mem_malloc+0x1ec>)
 80081a6:	4815      	ldr	r0, [pc, #84]	@ (80081fc <mem_malloc+0x1dc>)
 80081a8:	f004 fe10 	bl	800cdcc <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f003 0303 	and.w	r3, r3, #3
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d006      	beq.n	80081c4 <mem_malloc+0x1a4>
 80081b6:	4b0f      	ldr	r3, [pc, #60]	@ (80081f4 <mem_malloc+0x1d4>)
 80081b8:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80081bc:	4914      	ldr	r1, [pc, #80]	@ (8008210 <mem_malloc+0x1f0>)
 80081be:	480f      	ldr	r0, [pc, #60]	@ (80081fc <mem_malloc+0x1dc>)
 80081c0:	f004 fe04 	bl	800cdcc <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	3308      	adds	r3, #8
 80081c8:	e00e      	b.n	80081e8 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 80081ca:	8bfb      	ldrh	r3, [r7, #30]
 80081cc:	4618      	mov	r0, r3
 80081ce:	f7ff fc83 	bl	8007ad8 <ptr_to_mem>
 80081d2:	4603      	mov	r3, r0
 80081d4:	881b      	ldrh	r3, [r3, #0]
 80081d6:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80081d8:	8bfa      	ldrh	r2, [r7, #30]
 80081da:	8bbb      	ldrh	r3, [r7, #28]
 80081dc:	f5c3 5300 	rsb	r3, r3, #8192	@ 0x2000
 80081e0:	429a      	cmp	r2, r3
 80081e2:	f4ff af44 	bcc.w	800806e <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3720      	adds	r7, #32
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	2000703c 	.word	0x2000703c
 80081f4:	0800f284 	.word	0x0800f284
 80081f8:	0800f42c 	.word	0x0800f42c
 80081fc:	0800f2cc 	.word	0x0800f2cc
 8008200:	20007038 	.word	0x20007038
 8008204:	0800f440 	.word	0x0800f440
 8008208:	0800f45c 	.word	0x0800f45c
 800820c:	0800f48c 	.word	0x0800f48c
 8008210:	0800f4bc 	.word	0x0800f4bc

08008214 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	2200      	movs	r2, #0
 8008222:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	3303      	adds	r3, #3
 800822a:	f023 0303 	bic.w	r3, r3, #3
 800822e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8008230:	2300      	movs	r3, #0
 8008232:	60fb      	str	r3, [r7, #12]
 8008234:	e011      	b.n	800825a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	681a      	ldr	r2, [r3, #0]
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	68ba      	ldr	r2, [r7, #8]
 8008246:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	881b      	ldrh	r3, [r3, #0]
 800824c:	461a      	mov	r2, r3
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	4413      	add	r3, r2
 8008252:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	3301      	adds	r3, #1
 8008258:	60fb      	str	r3, [r7, #12]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	885b      	ldrh	r3, [r3, #2]
 800825e:	461a      	mov	r2, r3
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	4293      	cmp	r3, r2
 8008264:	dbe7      	blt.n	8008236 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8008266:	bf00      	nop
 8008268:	bf00      	nop
 800826a:	3714      	adds	r7, #20
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b082      	sub	sp, #8
 8008278:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800827a:	2300      	movs	r3, #0
 800827c:	80fb      	strh	r3, [r7, #6]
 800827e:	e009      	b.n	8008294 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8008280:	88fb      	ldrh	r3, [r7, #6]
 8008282:	4a08      	ldr	r2, [pc, #32]	@ (80082a4 <memp_init+0x30>)
 8008284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008288:	4618      	mov	r0, r3
 800828a:	f7ff ffc3 	bl	8008214 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800828e:	88fb      	ldrh	r3, [r7, #6]
 8008290:	3301      	adds	r3, #1
 8008292:	80fb      	strh	r3, [r7, #6]
 8008294:	88fb      	ldrh	r3, [r7, #6]
 8008296:	2b05      	cmp	r3, #5
 8008298:	d9f2      	bls.n	8008280 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800829a:	bf00      	nop
 800829c:	bf00      	nop
 800829e:	3708      	adds	r7, #8
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	08010800 	.word	0x08010800

080082a8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d012      	beq.n	80082e4 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	6812      	ldr	r2, [r2, #0]
 80082c6:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f003 0303 	and.w	r3, r3, #3
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d006      	beq.n	80082e0 <do_memp_malloc_pool+0x38>
 80082d2:	4b07      	ldr	r3, [pc, #28]	@ (80082f0 <do_memp_malloc_pool+0x48>)
 80082d4:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80082d8:	4906      	ldr	r1, [pc, #24]	@ (80082f4 <do_memp_malloc_pool+0x4c>)
 80082da:	4807      	ldr	r0, [pc, #28]	@ (80082f8 <do_memp_malloc_pool+0x50>)
 80082dc:	f004 fd76 	bl	800cdcc <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	e000      	b.n	80082e6 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3710      	adds	r7, #16
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	0800f4e0 	.word	0x0800f4e0
 80082f4:	0800f510 	.word	0x0800f510
 80082f8:	0800f534 	.word	0x0800f534

080082fc <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d106      	bne.n	8008318 <memp_malloc_pool+0x1c>
 800830a:	4b0a      	ldr	r3, [pc, #40]	@ (8008334 <memp_malloc_pool+0x38>)
 800830c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8008310:	4909      	ldr	r1, [pc, #36]	@ (8008338 <memp_malloc_pool+0x3c>)
 8008312:	480a      	ldr	r0, [pc, #40]	@ (800833c <memp_malloc_pool+0x40>)
 8008314:	f004 fd5a 	bl	800cdcc <iprintf>
  if (desc == NULL) {
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d101      	bne.n	8008322 <memp_malloc_pool+0x26>
    return NULL;
 800831e:	2300      	movs	r3, #0
 8008320:	e003      	b.n	800832a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f7ff ffc0 	bl	80082a8 <do_memp_malloc_pool>
 8008328:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800832a:	4618      	mov	r0, r3
 800832c:	3708      	adds	r7, #8
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	0800f4e0 	.word	0x0800f4e0
 8008338:	0800f55c 	.word	0x0800f55c
 800833c:	0800f534 	.word	0x0800f534

08008340 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
 8008346:	4603      	mov	r3, r0
 8008348:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800834a:	79fb      	ldrb	r3, [r7, #7]
 800834c:	2b05      	cmp	r3, #5
 800834e:	d908      	bls.n	8008362 <memp_malloc+0x22>
 8008350:	4b0a      	ldr	r3, [pc, #40]	@ (800837c <memp_malloc+0x3c>)
 8008352:	f240 1257 	movw	r2, #343	@ 0x157
 8008356:	490a      	ldr	r1, [pc, #40]	@ (8008380 <memp_malloc+0x40>)
 8008358:	480a      	ldr	r0, [pc, #40]	@ (8008384 <memp_malloc+0x44>)
 800835a:	f004 fd37 	bl	800cdcc <iprintf>
 800835e:	2300      	movs	r3, #0
 8008360:	e008      	b.n	8008374 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8008362:	79fb      	ldrb	r3, [r7, #7]
 8008364:	4a08      	ldr	r2, [pc, #32]	@ (8008388 <memp_malloc+0x48>)
 8008366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800836a:	4618      	mov	r0, r3
 800836c:	f7ff ff9c 	bl	80082a8 <do_memp_malloc_pool>
 8008370:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8008372:	68fb      	ldr	r3, [r7, #12]
}
 8008374:	4618      	mov	r0, r3
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}
 800837c:	0800f4e0 	.word	0x0800f4e0
 8008380:	0800f570 	.word	0x0800f570
 8008384:	0800f534 	.word	0x0800f534
 8008388:	08010800 	.word	0x08010800

0800838c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b084      	sub	sp, #16
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	f003 0303 	and.w	r3, r3, #3
 800839c:	2b00      	cmp	r3, #0
 800839e:	d006      	beq.n	80083ae <do_memp_free_pool+0x22>
 80083a0:	4b0a      	ldr	r3, [pc, #40]	@ (80083cc <do_memp_free_pool+0x40>)
 80083a2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80083a6:	490a      	ldr	r1, [pc, #40]	@ (80083d0 <do_memp_free_pool+0x44>)
 80083a8:	480a      	ldr	r0, [pc, #40]	@ (80083d4 <do_memp_free_pool+0x48>)
 80083aa:	f004 fd0f 	bl	800cdcc <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 80083c4:	bf00      	nop
 80083c6:	3710      	adds	r7, #16
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}
 80083cc:	0800f4e0 	.word	0x0800f4e0
 80083d0:	0800f590 	.word	0x0800f590
 80083d4:	0800f534 	.word	0x0800f534

080083d8 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b082      	sub	sp, #8
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d106      	bne.n	80083f6 <memp_free_pool+0x1e>
 80083e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008414 <memp_free_pool+0x3c>)
 80083ea:	f240 1295 	movw	r2, #405	@ 0x195
 80083ee:	490a      	ldr	r1, [pc, #40]	@ (8008418 <memp_free_pool+0x40>)
 80083f0:	480a      	ldr	r0, [pc, #40]	@ (800841c <memp_free_pool+0x44>)
 80083f2:	f004 fceb 	bl	800cdcc <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d007      	beq.n	800840c <memp_free_pool+0x34>
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d004      	beq.n	800840c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8008402:	6839      	ldr	r1, [r7, #0]
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f7ff ffc1 	bl	800838c <do_memp_free_pool>
 800840a:	e000      	b.n	800840e <memp_free_pool+0x36>
    return;
 800840c:	bf00      	nop
}
 800840e:	3708      	adds	r7, #8
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}
 8008414:	0800f4e0 	.word	0x0800f4e0
 8008418:	0800f55c 	.word	0x0800f55c
 800841c:	0800f534 	.word	0x0800f534

08008420 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b082      	sub	sp, #8
 8008424:	af00      	add	r7, sp, #0
 8008426:	4603      	mov	r3, r0
 8008428:	6039      	str	r1, [r7, #0]
 800842a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800842c:	79fb      	ldrb	r3, [r7, #7]
 800842e:	2b05      	cmp	r3, #5
 8008430:	d907      	bls.n	8008442 <memp_free+0x22>
 8008432:	4b0c      	ldr	r3, [pc, #48]	@ (8008464 <memp_free+0x44>)
 8008434:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8008438:	490b      	ldr	r1, [pc, #44]	@ (8008468 <memp_free+0x48>)
 800843a:	480c      	ldr	r0, [pc, #48]	@ (800846c <memp_free+0x4c>)
 800843c:	f004 fcc6 	bl	800cdcc <iprintf>
 8008440:	e00c      	b.n	800845c <memp_free+0x3c>

  if (mem == NULL) {
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d008      	beq.n	800845a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8008448:	79fb      	ldrb	r3, [r7, #7]
 800844a:	4a09      	ldr	r2, [pc, #36]	@ (8008470 <memp_free+0x50>)
 800844c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008450:	6839      	ldr	r1, [r7, #0]
 8008452:	4618      	mov	r0, r3
 8008454:	f7ff ff9a 	bl	800838c <do_memp_free_pool>
 8008458:	e000      	b.n	800845c <memp_free+0x3c>
    return;
 800845a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800845c:	3708      	adds	r7, #8
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	0800f4e0 	.word	0x0800f4e0
 8008468:	0800f5b0 	.word	0x0800f5b0
 800846c:	0800f534 	.word	0x0800f534
 8008470:	08010800 	.word	0x08010800

08008474 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8008474:	b480      	push	{r7}
 8008476:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8008478:	bf00      	nop
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr
	...

08008484 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b086      	sub	sp, #24
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	607a      	str	r2, [r7, #4]
 8008490:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d108      	bne.n	80084aa <netif_add+0x26>
 8008498:	4b57      	ldr	r3, [pc, #348]	@ (80085f8 <netif_add+0x174>)
 800849a:	f240 1227 	movw	r2, #295	@ 0x127
 800849e:	4957      	ldr	r1, [pc, #348]	@ (80085fc <netif_add+0x178>)
 80084a0:	4857      	ldr	r0, [pc, #348]	@ (8008600 <netif_add+0x17c>)
 80084a2:	f004 fc93 	bl	800cdcc <iprintf>
 80084a6:	2300      	movs	r3, #0
 80084a8:	e0a2      	b.n	80085f0 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80084aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d108      	bne.n	80084c2 <netif_add+0x3e>
 80084b0:	4b51      	ldr	r3, [pc, #324]	@ (80085f8 <netif_add+0x174>)
 80084b2:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80084b6:	4953      	ldr	r1, [pc, #332]	@ (8008604 <netif_add+0x180>)
 80084b8:	4851      	ldr	r0, [pc, #324]	@ (8008600 <netif_add+0x17c>)
 80084ba:	f004 fc87 	bl	800cdcc <iprintf>
 80084be:	2300      	movs	r3, #0
 80084c0:	e096      	b.n	80085f0 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d101      	bne.n	80084cc <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 80084c8:	4b4f      	ldr	r3, [pc, #316]	@ (8008608 <netif_add+0x184>)
 80084ca:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d101      	bne.n	80084d6 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 80084d2:	4b4d      	ldr	r3, [pc, #308]	@ (8008608 <netif_add+0x184>)
 80084d4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d101      	bne.n	80084e0 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 80084dc:	4b4a      	ldr	r3, [pc, #296]	@ (8008608 <netif_add+0x184>)
 80084de:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2200      	movs	r2, #0
 80084ea:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2200      	movs	r2, #0
 80084f0:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	4a45      	ldr	r2, [pc, #276]	@ (800860c <netif_add+0x188>)
 80084f6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2200      	movs	r2, #0
 80084fc:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2200      	movs	r2, #0
 800850a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6a3a      	ldr	r2, [r7, #32]
 8008510:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8008512:	4b3f      	ldr	r3, [pc, #252]	@ (8008610 <netif_add+0x18c>)
 8008514:	781a      	ldrb	r2, [r3, #0]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008520:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	68b9      	ldr	r1, [r7, #8]
 8008528:	68f8      	ldr	r0, [r7, #12]
 800852a:	f000 f90f 	bl	800874c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800852e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	4798      	blx	r3
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <netif_add+0xba>
    return NULL;
 800853a:	2300      	movs	r3, #0
 800853c:	e058      	b.n	80085f0 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008544:	2bff      	cmp	r3, #255	@ 0xff
 8008546:	d103      	bne.n	8008550 <netif_add+0xcc>
        netif->num = 0;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8008550:	2300      	movs	r3, #0
 8008552:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8008554:	4b2f      	ldr	r3, [pc, #188]	@ (8008614 <netif_add+0x190>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	617b      	str	r3, [r7, #20]
 800855a:	e02b      	b.n	80085b4 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800855c:	697a      	ldr	r2, [r7, #20]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	429a      	cmp	r2, r3
 8008562:	d106      	bne.n	8008572 <netif_add+0xee>
 8008564:	4b24      	ldr	r3, [pc, #144]	@ (80085f8 <netif_add+0x174>)
 8008566:	f240 128b 	movw	r2, #395	@ 0x18b
 800856a:	492b      	ldr	r1, [pc, #172]	@ (8008618 <netif_add+0x194>)
 800856c:	4824      	ldr	r0, [pc, #144]	@ (8008600 <netif_add+0x17c>)
 800856e:	f004 fc2d 	bl	800cdcc <iprintf>
        num_netifs++;
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	3301      	adds	r3, #1
 8008576:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	2bff      	cmp	r3, #255	@ 0xff
 800857c:	dd06      	ble.n	800858c <netif_add+0x108>
 800857e:	4b1e      	ldr	r3, [pc, #120]	@ (80085f8 <netif_add+0x174>)
 8008580:	f240 128d 	movw	r2, #397	@ 0x18d
 8008584:	4925      	ldr	r1, [pc, #148]	@ (800861c <netif_add+0x198>)
 8008586:	481e      	ldr	r0, [pc, #120]	@ (8008600 <netif_add+0x17c>)
 8008588:	f004 fc20 	bl	800cdcc <iprintf>
        if (netif2->num == netif->num) {
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008598:	429a      	cmp	r2, r3
 800859a:	d108      	bne.n	80085ae <netif_add+0x12a>
          netif->num++;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80085a2:	3301      	adds	r3, #1
 80085a4:	b2da      	uxtb	r2, r3
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 80085ac:	e005      	b.n	80085ba <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	617b      	str	r3, [r7, #20]
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1d0      	bne.n	800855c <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1be      	bne.n	800853e <netif_add+0xba>
  }
  if (netif->num == 254) {
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80085c6:	2bfe      	cmp	r3, #254	@ 0xfe
 80085c8:	d103      	bne.n	80085d2 <netif_add+0x14e>
    netif_num = 0;
 80085ca:	4b11      	ldr	r3, [pc, #68]	@ (8008610 <netif_add+0x18c>)
 80085cc:	2200      	movs	r2, #0
 80085ce:	701a      	strb	r2, [r3, #0]
 80085d0:	e006      	b.n	80085e0 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80085d8:	3301      	adds	r3, #1
 80085da:	b2da      	uxtb	r2, r3
 80085dc:	4b0c      	ldr	r3, [pc, #48]	@ (8008610 <netif_add+0x18c>)
 80085de:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 80085e0:	4b0c      	ldr	r3, [pc, #48]	@ (8008614 <netif_add+0x190>)
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 80085e8:	4a0a      	ldr	r2, [pc, #40]	@ (8008614 <netif_add+0x190>)
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 80085ee:	68fb      	ldr	r3, [r7, #12]
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3718      	adds	r7, #24
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	0800f5cc 	.word	0x0800f5cc
 80085fc:	0800f660 	.word	0x0800f660
 8008600:	0800f61c 	.word	0x0800f61c
 8008604:	0800f67c 	.word	0x0800f67c
 8008608:	08010828 	.word	0x08010828
 800860c:	08008a27 	.word	0x08008a27
 8008610:	2000d460 	.word	0x2000d460
 8008614:	2000d458 	.word	0x2000d458
 8008618:	0800f6a0 	.word	0x0800f6a0
 800861c:	0800f6b4 	.word	0x0800f6b4

08008620 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800862a:	6839      	ldr	r1, [r7, #0]
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f001 fb8b 	bl	8009d48 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8008632:	bf00      	nop
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
	...

0800863c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b086      	sub	sp, #24
 8008640:	af00      	add	r7, sp, #0
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d106      	bne.n	800865c <netif_do_set_ipaddr+0x20>
 800864e:	4b1d      	ldr	r3, [pc, #116]	@ (80086c4 <netif_do_set_ipaddr+0x88>)
 8008650:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8008654:	491c      	ldr	r1, [pc, #112]	@ (80086c8 <netif_do_set_ipaddr+0x8c>)
 8008656:	481d      	ldr	r0, [pc, #116]	@ (80086cc <netif_do_set_ipaddr+0x90>)
 8008658:	f004 fbb8 	bl	800cdcc <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d106      	bne.n	8008670 <netif_do_set_ipaddr+0x34>
 8008662:	4b18      	ldr	r3, [pc, #96]	@ (80086c4 <netif_do_set_ipaddr+0x88>)
 8008664:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8008668:	4917      	ldr	r1, [pc, #92]	@ (80086c8 <netif_do_set_ipaddr+0x8c>)
 800866a:	4818      	ldr	r0, [pc, #96]	@ (80086cc <netif_do_set_ipaddr+0x90>)
 800866c:	f004 fbae 	bl	800cdcc <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	3304      	adds	r3, #4
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	429a      	cmp	r2, r3
 800867c:	d01c      	beq.n	80086b8 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	3304      	adds	r3, #4
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800868e:	f107 0314 	add.w	r3, r7, #20
 8008692:	4619      	mov	r1, r3
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f7ff ffc3 	bl	8008620 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d002      	beq.n	80086a6 <netif_do_set_ipaddr+0x6a>
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	e000      	b.n	80086a8 <netif_do_set_ipaddr+0x6c>
 80086a6:	2300      	movs	r3, #0
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80086ac:	2101      	movs	r1, #1
 80086ae:	68f8      	ldr	r0, [r7, #12]
 80086b0:	f000 f8d2 	bl	8008858 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80086b4:	2301      	movs	r3, #1
 80086b6:	e000      	b.n	80086ba <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3718      	adds	r7, #24
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	0800f5cc 	.word	0x0800f5cc
 80086c8:	0800f6e4 	.word	0x0800f6e4
 80086cc:	0800f61c 	.word	0x0800f61c

080086d0 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	3308      	adds	r3, #8
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d00a      	beq.n	8008700 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d002      	beq.n	80086f6 <netif_do_set_netmask+0x26>
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	e000      	b.n	80086f8 <netif_do_set_netmask+0x28>
 80086f6:	2300      	movs	r3, #0
 80086f8:	68fa      	ldr	r2, [r7, #12]
 80086fa:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 80086fc:	2301      	movs	r3, #1
 80086fe:	e000      	b.n	8008702 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8008700:	2300      	movs	r3, #0
}
 8008702:	4618      	mov	r0, r3
 8008704:	3714      	adds	r7, #20
 8008706:	46bd      	mov	sp, r7
 8008708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870c:	4770      	bx	lr

0800870e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800870e:	b480      	push	{r7}
 8008710:	b085      	sub	sp, #20
 8008712:	af00      	add	r7, sp, #0
 8008714:	60f8      	str	r0, [r7, #12]
 8008716:	60b9      	str	r1, [r7, #8]
 8008718:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	681a      	ldr	r2, [r3, #0]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	330c      	adds	r3, #12
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	429a      	cmp	r2, r3
 8008726:	d00a      	beq.n	800873e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d002      	beq.n	8008734 <netif_do_set_gw+0x26>
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	e000      	b.n	8008736 <netif_do_set_gw+0x28>
 8008734:	2300      	movs	r3, #0
 8008736:	68fa      	ldr	r2, [r7, #12]
 8008738:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800873a:	2301      	movs	r3, #1
 800873c:	e000      	b.n	8008740 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800873e:	2300      	movs	r3, #0
}
 8008740:	4618      	mov	r0, r3
 8008742:	3714      	adds	r7, #20
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr

0800874c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b088      	sub	sp, #32
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	607a      	str	r2, [r7, #4]
 8008758:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800875a:	2300      	movs	r3, #0
 800875c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800875e:	2300      	movs	r3, #0
 8008760:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d101      	bne.n	800876c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8008768:	4b1c      	ldr	r3, [pc, #112]	@ (80087dc <netif_set_addr+0x90>)
 800876a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d101      	bne.n	8008776 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8008772:	4b1a      	ldr	r3, [pc, #104]	@ (80087dc <netif_set_addr+0x90>)
 8008774:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d101      	bne.n	8008780 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800877c:	4b17      	ldr	r3, [pc, #92]	@ (80087dc <netif_set_addr+0x90>)
 800877e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d003      	beq.n	800878e <netif_set_addr+0x42>
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <netif_set_addr+0x46>
 800878e:	2301      	movs	r3, #1
 8008790:	e000      	b.n	8008794 <netif_set_addr+0x48>
 8008792:	2300      	movs	r3, #0
 8008794:	617b      	str	r3, [r7, #20]
  if (remove) {
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d006      	beq.n	80087aa <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800879c:	f107 0310 	add.w	r3, r7, #16
 80087a0:	461a      	mov	r2, r3
 80087a2:	68b9      	ldr	r1, [r7, #8]
 80087a4:	68f8      	ldr	r0, [r7, #12]
 80087a6:	f7ff ff49 	bl	800863c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80087aa:	69fa      	ldr	r2, [r7, #28]
 80087ac:	6879      	ldr	r1, [r7, #4]
 80087ae:	68f8      	ldr	r0, [r7, #12]
 80087b0:	f7ff ff8e 	bl	80086d0 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80087b4:	69ba      	ldr	r2, [r7, #24]
 80087b6:	6839      	ldr	r1, [r7, #0]
 80087b8:	68f8      	ldr	r0, [r7, #12]
 80087ba:	f7ff ffa8 	bl	800870e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d106      	bne.n	80087d2 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80087c4:	f107 0310 	add.w	r3, r7, #16
 80087c8:	461a      	mov	r2, r3
 80087ca:	68b9      	ldr	r1, [r7, #8]
 80087cc:	68f8      	ldr	r0, [r7, #12]
 80087ce:	f7ff ff35 	bl	800863c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 80087d2:	bf00      	nop
 80087d4:	3720      	adds	r7, #32
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	08010828 	.word	0x08010828

080087e0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b083      	sub	sp, #12
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80087e8:	4a04      	ldr	r2, [pc, #16]	@ (80087fc <netif_set_default+0x1c>)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80087ee:	bf00      	nop
 80087f0:	370c      	adds	r7, #12
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop
 80087fc:	2000d45c 	.word	0x2000d45c

08008800 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b082      	sub	sp, #8
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d107      	bne.n	800881e <netif_set_up+0x1e>
 800880e:	4b0f      	ldr	r3, [pc, #60]	@ (800884c <netif_set_up+0x4c>)
 8008810:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8008814:	490e      	ldr	r1, [pc, #56]	@ (8008850 <netif_set_up+0x50>)
 8008816:	480f      	ldr	r0, [pc, #60]	@ (8008854 <netif_set_up+0x54>)
 8008818:	f004 fad8 	bl	800cdcc <iprintf>
 800881c:	e013      	b.n	8008846 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008824:	f003 0301 	and.w	r3, r3, #1
 8008828:	2b00      	cmp	r3, #0
 800882a:	d10c      	bne.n	8008846 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008832:	f043 0301 	orr.w	r3, r3, #1
 8008836:	b2da      	uxtb	r2, r3
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800883e:	2103      	movs	r1, #3
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 f809 	bl	8008858 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8008846:	3708      	adds	r7, #8
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}
 800884c:	0800f5cc 	.word	0x0800f5cc
 8008850:	0800f754 	.word	0x0800f754
 8008854:	0800f61c 	.word	0x0800f61c

08008858 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b082      	sub	sp, #8
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
 8008860:	460b      	mov	r3, r1
 8008862:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d106      	bne.n	8008878 <netif_issue_reports+0x20>
 800886a:	4b18      	ldr	r3, [pc, #96]	@ (80088cc <netif_issue_reports+0x74>)
 800886c:	f240 326d 	movw	r2, #877	@ 0x36d
 8008870:	4917      	ldr	r1, [pc, #92]	@ (80088d0 <netif_issue_reports+0x78>)
 8008872:	4818      	ldr	r0, [pc, #96]	@ (80088d4 <netif_issue_reports+0x7c>)
 8008874:	f004 faaa 	bl	800cdcc <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800887e:	f003 0304 	and.w	r3, r3, #4
 8008882:	2b00      	cmp	r3, #0
 8008884:	d01e      	beq.n	80088c4 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800888c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8008890:	2b00      	cmp	r3, #0
 8008892:	d017      	beq.n	80088c4 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8008894:	78fb      	ldrb	r3, [r7, #3]
 8008896:	f003 0301 	and.w	r3, r3, #1
 800889a:	2b00      	cmp	r3, #0
 800889c:	d013      	beq.n	80088c6 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	3304      	adds	r3, #4
 80088a2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00e      	beq.n	80088c6 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80088ae:	f003 0308 	and.w	r3, r3, #8
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d007      	beq.n	80088c6 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	3304      	adds	r3, #4
 80088ba:	4619      	mov	r1, r3
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f002 f9ad 	bl	800ac1c <etharp_request>
 80088c2:	e000      	b.n	80088c6 <netif_issue_reports+0x6e>
    return;
 80088c4:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 80088c6:	3708      	adds	r7, #8
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}
 80088cc:	0800f5cc 	.word	0x0800f5cc
 80088d0:	0800f770 	.word	0x0800f770
 80088d4:	0800f61c 	.word	0x0800f61c

080088d8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d107      	bne.n	80088f6 <netif_set_down+0x1e>
 80088e6:	4b12      	ldr	r3, [pc, #72]	@ (8008930 <netif_set_down+0x58>)
 80088e8:	f240 329b 	movw	r2, #923	@ 0x39b
 80088ec:	4911      	ldr	r1, [pc, #68]	@ (8008934 <netif_set_down+0x5c>)
 80088ee:	4812      	ldr	r0, [pc, #72]	@ (8008938 <netif_set_down+0x60>)
 80088f0:	f004 fa6c 	bl	800cdcc <iprintf>
 80088f4:	e019      	b.n	800892a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	2b00      	cmp	r3, #0
 8008902:	d012      	beq.n	800892a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800890a:	f023 0301 	bic.w	r3, r3, #1
 800890e:	b2da      	uxtb	r2, r3
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800891c:	f003 0308 	and.w	r3, r3, #8
 8008920:	2b00      	cmp	r3, #0
 8008922:	d002      	beq.n	800892a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f001 fd37 	bl	800a398 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800892a:	3708      	adds	r7, #8
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}
 8008930:	0800f5cc 	.word	0x0800f5cc
 8008934:	0800f794 	.word	0x0800f794
 8008938:	0800f61c 	.word	0x0800f61c

0800893c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d107      	bne.n	800895a <netif_set_link_up+0x1e>
 800894a:	4b13      	ldr	r3, [pc, #76]	@ (8008998 <netif_set_link_up+0x5c>)
 800894c:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8008950:	4912      	ldr	r1, [pc, #72]	@ (800899c <netif_set_link_up+0x60>)
 8008952:	4813      	ldr	r0, [pc, #76]	@ (80089a0 <netif_set_link_up+0x64>)
 8008954:	f004 fa3a 	bl	800cdcc <iprintf>
 8008958:	e01b      	b.n	8008992 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008960:	f003 0304 	and.w	r3, r3, #4
 8008964:	2b00      	cmp	r3, #0
 8008966:	d114      	bne.n	8008992 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800896e:	f043 0304 	orr.w	r3, r3, #4
 8008972:	b2da      	uxtb	r2, r3
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800897a:	2103      	movs	r1, #3
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f7ff ff6b 	bl	8008858 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	69db      	ldr	r3, [r3, #28]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d003      	beq.n	8008992 <netif_set_link_up+0x56>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	69db      	ldr	r3, [r3, #28]
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8008992:	3708      	adds	r7, #8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}
 8008998:	0800f5cc 	.word	0x0800f5cc
 800899c:	0800f7b4 	.word	0x0800f7b4
 80089a0:	0800f61c 	.word	0x0800f61c

080089a4 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b082      	sub	sp, #8
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d107      	bne.n	80089c2 <netif_set_link_down+0x1e>
 80089b2:	4b11      	ldr	r3, [pc, #68]	@ (80089f8 <netif_set_link_down+0x54>)
 80089b4:	f240 4206 	movw	r2, #1030	@ 0x406
 80089b8:	4910      	ldr	r1, [pc, #64]	@ (80089fc <netif_set_link_down+0x58>)
 80089ba:	4811      	ldr	r0, [pc, #68]	@ (8008a00 <netif_set_link_down+0x5c>)
 80089bc:	f004 fa06 	bl	800cdcc <iprintf>
 80089c0:	e017      	b.n	80089f2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80089c8:	f003 0304 	and.w	r3, r3, #4
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d010      	beq.n	80089f2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80089d6:	f023 0304 	bic.w	r3, r3, #4
 80089da:	b2da      	uxtb	r2, r3
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	69db      	ldr	r3, [r3, #28]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d003      	beq.n	80089f2 <netif_set_link_down+0x4e>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	69db      	ldr	r3, [r3, #28]
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80089f2:	3708      	adds	r7, #8
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	0800f5cc 	.word	0x0800f5cc
 80089fc:	0800f7d8 	.word	0x0800f7d8
 8008a00:	0800f61c 	.word	0x0800f61c

08008a04 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d002      	beq.n	8008a1a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	683a      	ldr	r2, [r7, #0]
 8008a18:	61da      	str	r2, [r3, #28]
  }
}
 8008a1a:	bf00      	nop
 8008a1c:	370c      	adds	r7, #12
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr

08008a26 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8008a26:	b480      	push	{r7}
 8008a28:	b085      	sub	sp, #20
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	60f8      	str	r0, [r7, #12]
 8008a2e:	60b9      	str	r1, [r7, #8]
 8008a30:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8008a32:	f06f 030b 	mvn.w	r3, #11
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3714      	adds	r7, #20
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr

08008a42 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8008a42:	b480      	push	{r7}
 8008a44:	b085      	sub	sp, #20
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	60f8      	str	r0, [r7, #12]
 8008a4a:	60b9      	str	r1, [r7, #8]
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	461a      	mov	r2, r3
 8008a50:	460b      	mov	r3, r1
 8008a52:	80fb      	strh	r3, [r7, #6]
 8008a54:	4613      	mov	r3, r2
 8008a56:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	68ba      	ldr	r2, [r7, #8]
 8008a62:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	88fa      	ldrh	r2, [r7, #6]
 8008a68:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	88ba      	ldrh	r2, [r7, #4]
 8008a6e:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8008a70:	8b3b      	ldrh	r3, [r7, #24]
 8008a72:	b2da      	uxtb	r2, r3
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	7f3a      	ldrb	r2, [r7, #28]
 8008a7c:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2201      	movs	r2, #1
 8008a82:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2200      	movs	r2, #0
 8008a88:	73da      	strb	r2, [r3, #15]
}
 8008a8a:	bf00      	nop
 8008a8c:	3714      	adds	r7, #20
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
	...

08008a98 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b08c      	sub	sp, #48	@ 0x30
 8008a9c:	af02      	add	r7, sp, #8
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	71fb      	strb	r3, [r7, #7]
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	80bb      	strh	r3, [r7, #4]
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8008aaa:	79fb      	ldrb	r3, [r7, #7]
 8008aac:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8008aae:	887b      	ldrh	r3, [r7, #2]
 8008ab0:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8008ab4:	d07f      	beq.n	8008bb6 <pbuf_alloc+0x11e>
 8008ab6:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8008aba:	f300 80c8 	bgt.w	8008c4e <pbuf_alloc+0x1b6>
 8008abe:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8008ac2:	d010      	beq.n	8008ae6 <pbuf_alloc+0x4e>
 8008ac4:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8008ac8:	f300 80c1 	bgt.w	8008c4e <pbuf_alloc+0x1b6>
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d002      	beq.n	8008ad6 <pbuf_alloc+0x3e>
 8008ad0:	2b41      	cmp	r3, #65	@ 0x41
 8008ad2:	f040 80bc 	bne.w	8008c4e <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8008ad6:	887a      	ldrh	r2, [r7, #2]
 8008ad8:	88bb      	ldrh	r3, [r7, #4]
 8008ada:	4619      	mov	r1, r3
 8008adc:	2000      	movs	r0, #0
 8008ade:	f000 f8d1 	bl	8008c84 <pbuf_alloc_reference>
 8008ae2:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8008ae4:	e0bd      	b.n	8008c62 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8008aea:	2300      	movs	r3, #0
 8008aec:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8008aee:	88bb      	ldrh	r3, [r7, #4]
 8008af0:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8008af2:	2005      	movs	r0, #5
 8008af4:	f7ff fc24 	bl	8008340 <memp_malloc>
 8008af8:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d107      	bne.n	8008b10 <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 8008b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d002      	beq.n	8008b0c <pbuf_alloc+0x74>
            pbuf_free(p);
 8008b06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008b08:	f000 faaa 	bl	8009060 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	e0a9      	b.n	8008c64 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8008b10:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008b12:	3303      	adds	r3, #3
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	f023 0303 	bic.w	r3, r3, #3
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	f5c3 63be 	rsb	r3, r3, #1520	@ 0x5f0
 8008b20:	3304      	adds	r3, #4
 8008b22:	b29b      	uxth	r3, r3
 8008b24:	8b7a      	ldrh	r2, [r7, #26]
 8008b26:	4293      	cmp	r3, r2
 8008b28:	bf28      	it	cs
 8008b2a:	4613      	movcs	r3, r2
 8008b2c:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8008b2e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008b30:	3310      	adds	r3, #16
 8008b32:	693a      	ldr	r2, [r7, #16]
 8008b34:	4413      	add	r3, r2
 8008b36:	3303      	adds	r3, #3
 8008b38:	f023 0303 	bic.w	r3, r3, #3
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	89f9      	ldrh	r1, [r7, #14]
 8008b40:	8b7a      	ldrh	r2, [r7, #26]
 8008b42:	2300      	movs	r3, #0
 8008b44:	9301      	str	r3, [sp, #4]
 8008b46:	887b      	ldrh	r3, [r7, #2]
 8008b48:	9300      	str	r3, [sp, #0]
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	4601      	mov	r1, r0
 8008b4e:	6938      	ldr	r0, [r7, #16]
 8008b50:	f7ff ff77 	bl	8008a42 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	f003 0303 	and.w	r3, r3, #3
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d006      	beq.n	8008b6e <pbuf_alloc+0xd6>
 8008b60:	4b42      	ldr	r3, [pc, #264]	@ (8008c6c <pbuf_alloc+0x1d4>)
 8008b62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008b66:	4942      	ldr	r1, [pc, #264]	@ (8008c70 <pbuf_alloc+0x1d8>)
 8008b68:	4842      	ldr	r0, [pc, #264]	@ (8008c74 <pbuf_alloc+0x1dc>)
 8008b6a:	f004 f92f 	bl	800cdcc <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8008b6e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008b70:	3303      	adds	r3, #3
 8008b72:	f023 0303 	bic.w	r3, r3, #3
 8008b76:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d106      	bne.n	8008b8c <pbuf_alloc+0xf4>
 8008b7e:	4b3b      	ldr	r3, [pc, #236]	@ (8008c6c <pbuf_alloc+0x1d4>)
 8008b80:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8008b84:	493c      	ldr	r1, [pc, #240]	@ (8008c78 <pbuf_alloc+0x1e0>)
 8008b86:	483b      	ldr	r0, [pc, #236]	@ (8008c74 <pbuf_alloc+0x1dc>)
 8008b88:	f004 f920 	bl	800cdcc <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8008b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d102      	bne.n	8008b98 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b96:	e002      	b.n	8008b9e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8008b98:	69fb      	ldr	r3, [r7, #28]
 8008b9a:	693a      	ldr	r2, [r7, #16]
 8008b9c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8008ba2:	8b7a      	ldrh	r2, [r7, #26]
 8008ba4:	89fb      	ldrh	r3, [r7, #14]
 8008ba6:	1ad3      	subs	r3, r2, r3
 8008ba8:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8008baa:	2300      	movs	r3, #0
 8008bac:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8008bae:	8b7b      	ldrh	r3, [r7, #26]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d19e      	bne.n	8008af2 <pbuf_alloc+0x5a>
      break;
 8008bb4:	e055      	b.n	8008c62 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8008bb6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008bb8:	3303      	adds	r3, #3
 8008bba:	b29b      	uxth	r3, r3
 8008bbc:	f023 0303 	bic.w	r3, r3, #3
 8008bc0:	b29a      	uxth	r2, r3
 8008bc2:	88bb      	ldrh	r3, [r7, #4]
 8008bc4:	3303      	adds	r3, #3
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	f023 0303 	bic.w	r3, r3, #3
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	4413      	add	r3, r2
 8008bd0:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8008bd2:	8b3b      	ldrh	r3, [r7, #24]
 8008bd4:	3310      	adds	r3, #16
 8008bd6:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8008bd8:	8b3a      	ldrh	r2, [r7, #24]
 8008bda:	88bb      	ldrh	r3, [r7, #4]
 8008bdc:	3303      	adds	r3, #3
 8008bde:	f023 0303 	bic.w	r3, r3, #3
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d306      	bcc.n	8008bf4 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8008be6:	8afa      	ldrh	r2, [r7, #22]
 8008be8:	88bb      	ldrh	r3, [r7, #4]
 8008bea:	3303      	adds	r3, #3
 8008bec:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d201      	bcs.n	8008bf8 <pbuf_alloc+0x160>
        return NULL;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	e035      	b.n	8008c64 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8008bf8:	8afb      	ldrh	r3, [r7, #22]
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7ff fa10 	bl	8008020 <mem_malloc>
 8008c00:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8008c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d101      	bne.n	8008c0c <pbuf_alloc+0x174>
        return NULL;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	e02b      	b.n	8008c64 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8008c0c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008c0e:	3310      	adds	r3, #16
 8008c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c12:	4413      	add	r3, r2
 8008c14:	3303      	adds	r3, #3
 8008c16:	f023 0303 	bic.w	r3, r3, #3
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	88b9      	ldrh	r1, [r7, #4]
 8008c1e:	88ba      	ldrh	r2, [r7, #4]
 8008c20:	2300      	movs	r3, #0
 8008c22:	9301      	str	r3, [sp, #4]
 8008c24:	887b      	ldrh	r3, [r7, #2]
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	460b      	mov	r3, r1
 8008c2a:	4601      	mov	r1, r0
 8008c2c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008c2e:	f7ff ff08 	bl	8008a42 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8008c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	f003 0303 	and.w	r3, r3, #3
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d010      	beq.n	8008c60 <pbuf_alloc+0x1c8>
 8008c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8008c6c <pbuf_alloc+0x1d4>)
 8008c40:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8008c44:	490d      	ldr	r1, [pc, #52]	@ (8008c7c <pbuf_alloc+0x1e4>)
 8008c46:	480b      	ldr	r0, [pc, #44]	@ (8008c74 <pbuf_alloc+0x1dc>)
 8008c48:	f004 f8c0 	bl	800cdcc <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8008c4c:	e008      	b.n	8008c60 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8008c4e:	4b07      	ldr	r3, [pc, #28]	@ (8008c6c <pbuf_alloc+0x1d4>)
 8008c50:	f240 1227 	movw	r2, #295	@ 0x127
 8008c54:	490a      	ldr	r1, [pc, #40]	@ (8008c80 <pbuf_alloc+0x1e8>)
 8008c56:	4807      	ldr	r0, [pc, #28]	@ (8008c74 <pbuf_alloc+0x1dc>)
 8008c58:	f004 f8b8 	bl	800cdcc <iprintf>
      return NULL;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	e001      	b.n	8008c64 <pbuf_alloc+0x1cc>
      break;
 8008c60:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8008c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3728      	adds	r7, #40	@ 0x28
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	0800f7fc 	.word	0x0800f7fc
 8008c70:	0800f82c 	.word	0x0800f82c
 8008c74:	0800f85c 	.word	0x0800f85c
 8008c78:	0800f884 	.word	0x0800f884
 8008c7c:	0800f8b8 	.word	0x0800f8b8
 8008c80:	0800f8e4 	.word	0x0800f8e4

08008c84 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b086      	sub	sp, #24
 8008c88:	af02      	add	r7, sp, #8
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	460b      	mov	r3, r1
 8008c8e:	807b      	strh	r3, [r7, #2]
 8008c90:	4613      	mov	r3, r2
 8008c92:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8008c94:	883b      	ldrh	r3, [r7, #0]
 8008c96:	2b41      	cmp	r3, #65	@ 0x41
 8008c98:	d009      	beq.n	8008cae <pbuf_alloc_reference+0x2a>
 8008c9a:	883b      	ldrh	r3, [r7, #0]
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d006      	beq.n	8008cae <pbuf_alloc_reference+0x2a>
 8008ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8008ce0 <pbuf_alloc_reference+0x5c>)
 8008ca2:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8008ca6:	490f      	ldr	r1, [pc, #60]	@ (8008ce4 <pbuf_alloc_reference+0x60>)
 8008ca8:	480f      	ldr	r0, [pc, #60]	@ (8008ce8 <pbuf_alloc_reference+0x64>)
 8008caa:	f004 f88f 	bl	800cdcc <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8008cae:	2004      	movs	r0, #4
 8008cb0:	f7ff fb46 	bl	8008340 <memp_malloc>
 8008cb4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d101      	bne.n	8008cc0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	e00b      	b.n	8008cd8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8008cc0:	8879      	ldrh	r1, [r7, #2]
 8008cc2:	887a      	ldrh	r2, [r7, #2]
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	9301      	str	r3, [sp, #4]
 8008cc8:	883b      	ldrh	r3, [r7, #0]
 8008cca:	9300      	str	r3, [sp, #0]
 8008ccc:	460b      	mov	r3, r1
 8008cce:	6879      	ldr	r1, [r7, #4]
 8008cd0:	68f8      	ldr	r0, [r7, #12]
 8008cd2:	f7ff feb6 	bl	8008a42 <pbuf_init_alloced_pbuf>
  return p;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3710      	adds	r7, #16
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}
 8008ce0:	0800f7fc 	.word	0x0800f7fc
 8008ce4:	0800f900 	.word	0x0800f900
 8008ce8:	0800f85c 	.word	0x0800f85c

08008cec <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b088      	sub	sp, #32
 8008cf0:	af02      	add	r7, sp, #8
 8008cf2:	607b      	str	r3, [r7, #4]
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	73fb      	strb	r3, [r7, #15]
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	81bb      	strh	r3, [r7, #12]
 8008cfc:	4613      	mov	r3, r2
 8008cfe:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8008d00:	7bfb      	ldrb	r3, [r7, #15]
 8008d02:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8008d04:	8a7b      	ldrh	r3, [r7, #18]
 8008d06:	3303      	adds	r3, #3
 8008d08:	f023 0203 	bic.w	r2, r3, #3
 8008d0c:	89bb      	ldrh	r3, [r7, #12]
 8008d0e:	441a      	add	r2, r3
 8008d10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d901      	bls.n	8008d1a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8008d16:	2300      	movs	r3, #0
 8008d18:	e018      	b.n	8008d4c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8008d1a:	6a3b      	ldr	r3, [r7, #32]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d007      	beq.n	8008d30 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8008d20:	8a7b      	ldrh	r3, [r7, #18]
 8008d22:	3303      	adds	r3, #3
 8008d24:	f023 0303 	bic.w	r3, r3, #3
 8008d28:	6a3a      	ldr	r2, [r7, #32]
 8008d2a:	4413      	add	r3, r2
 8008d2c:	617b      	str	r3, [r7, #20]
 8008d2e:	e001      	b.n	8008d34 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8008d30:	2300      	movs	r3, #0
 8008d32:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	89b9      	ldrh	r1, [r7, #12]
 8008d38:	89ba      	ldrh	r2, [r7, #12]
 8008d3a:	2302      	movs	r3, #2
 8008d3c:	9301      	str	r3, [sp, #4]
 8008d3e:	897b      	ldrh	r3, [r7, #10]
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	460b      	mov	r3, r1
 8008d44:	6979      	ldr	r1, [r7, #20]
 8008d46:	f7ff fe7c 	bl	8008a42 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8008d4a:	687b      	ldr	r3, [r7, #4]
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3718      	adds	r7, #24
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d106      	bne.n	8008d74 <pbuf_realloc+0x20>
 8008d66:	4b3a      	ldr	r3, [pc, #232]	@ (8008e50 <pbuf_realloc+0xfc>)
 8008d68:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8008d6c:	4939      	ldr	r1, [pc, #228]	@ (8008e54 <pbuf_realloc+0x100>)
 8008d6e:	483a      	ldr	r0, [pc, #232]	@ (8008e58 <pbuf_realloc+0x104>)
 8008d70:	f004 f82c 	bl	800cdcc <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	891b      	ldrh	r3, [r3, #8]
 8008d78:	887a      	ldrh	r2, [r7, #2]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d263      	bcs.n	8008e46 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	891a      	ldrh	r2, [r3, #8]
 8008d82:	887b      	ldrh	r3, [r7, #2]
 8008d84:	1ad3      	subs	r3, r2, r3
 8008d86:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8008d88:	887b      	ldrh	r3, [r7, #2]
 8008d8a:	817b      	strh	r3, [r7, #10]
  q = p;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8008d90:	e018      	b.n	8008dc4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	895b      	ldrh	r3, [r3, #10]
 8008d96:	897a      	ldrh	r2, [r7, #10]
 8008d98:	1ad3      	subs	r3, r2, r3
 8008d9a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	891a      	ldrh	r2, [r3, #8]
 8008da0:	893b      	ldrh	r3, [r7, #8]
 8008da2:	1ad3      	subs	r3, r2, r3
 8008da4:	b29a      	uxth	r2, r3
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d106      	bne.n	8008dc4 <pbuf_realloc+0x70>
 8008db6:	4b26      	ldr	r3, [pc, #152]	@ (8008e50 <pbuf_realloc+0xfc>)
 8008db8:	f240 12af 	movw	r2, #431	@ 0x1af
 8008dbc:	4927      	ldr	r1, [pc, #156]	@ (8008e5c <pbuf_realloc+0x108>)
 8008dbe:	4826      	ldr	r0, [pc, #152]	@ (8008e58 <pbuf_realloc+0x104>)
 8008dc0:	f004 f804 	bl	800cdcc <iprintf>
  while (rem_len > q->len) {
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	895b      	ldrh	r3, [r3, #10]
 8008dc8:	897a      	ldrh	r2, [r7, #10]
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d8e1      	bhi.n	8008d92 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	7b1b      	ldrb	r3, [r3, #12]
 8008dd2:	f003 030f 	and.w	r3, r3, #15
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d121      	bne.n	8008e1e <pbuf_realloc+0xca>
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	895b      	ldrh	r3, [r3, #10]
 8008dde:	897a      	ldrh	r2, [r7, #10]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d01c      	beq.n	8008e1e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	7b5b      	ldrb	r3, [r3, #13]
 8008de8:	f003 0302 	and.w	r3, r3, #2
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d116      	bne.n	8008e1e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	685a      	ldr	r2, [r3, #4]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	1ad3      	subs	r3, r2, r3
 8008df8:	b29a      	uxth	r2, r3
 8008dfa:	897b      	ldrh	r3, [r7, #10]
 8008dfc:	4413      	add	r3, r2
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	4619      	mov	r1, r3
 8008e02:	68f8      	ldr	r0, [r7, #12]
 8008e04:	f7ff f810 	bl	8007e28 <mem_trim>
 8008e08:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d106      	bne.n	8008e1e <pbuf_realloc+0xca>
 8008e10:	4b0f      	ldr	r3, [pc, #60]	@ (8008e50 <pbuf_realloc+0xfc>)
 8008e12:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8008e16:	4912      	ldr	r1, [pc, #72]	@ (8008e60 <pbuf_realloc+0x10c>)
 8008e18:	480f      	ldr	r0, [pc, #60]	@ (8008e58 <pbuf_realloc+0x104>)
 8008e1a:	f003 ffd7 	bl	800cdcc <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	897a      	ldrh	r2, [r7, #10]
 8008e22:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	895a      	ldrh	r2, [r3, #10]
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d004      	beq.n	8008e3e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f000 f911 	bl	8009060 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2200      	movs	r2, #0
 8008e42:	601a      	str	r2, [r3, #0]
 8008e44:	e000      	b.n	8008e48 <pbuf_realloc+0xf4>
    return;
 8008e46:	bf00      	nop

}
 8008e48:	3710      	adds	r7, #16
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}
 8008e4e:	bf00      	nop
 8008e50:	0800f7fc 	.word	0x0800f7fc
 8008e54:	0800f914 	.word	0x0800f914
 8008e58:	0800f85c 	.word	0x0800f85c
 8008e5c:	0800f92c 	.word	0x0800f92c
 8008e60:	0800f944 	.word	0x0800f944

08008e64 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b086      	sub	sp, #24
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	4613      	mov	r3, r2
 8008e70:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d106      	bne.n	8008e86 <pbuf_add_header_impl+0x22>
 8008e78:	4b2b      	ldr	r3, [pc, #172]	@ (8008f28 <pbuf_add_header_impl+0xc4>)
 8008e7a:	f240 12df 	movw	r2, #479	@ 0x1df
 8008e7e:	492b      	ldr	r1, [pc, #172]	@ (8008f2c <pbuf_add_header_impl+0xc8>)
 8008e80:	482b      	ldr	r0, [pc, #172]	@ (8008f30 <pbuf_add_header_impl+0xcc>)
 8008e82:	f003 ffa3 	bl	800cdcc <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d003      	beq.n	8008e94 <pbuf_add_header_impl+0x30>
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e92:	d301      	bcc.n	8008e98 <pbuf_add_header_impl+0x34>
    return 1;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e043      	b.n	8008f20 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d101      	bne.n	8008ea2 <pbuf_add_header_impl+0x3e>
    return 0;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	e03e      	b.n	8008f20 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	891a      	ldrh	r2, [r3, #8]
 8008eaa:	8a7b      	ldrh	r3, [r7, #18]
 8008eac:	4413      	add	r3, r2
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	8a7a      	ldrh	r2, [r7, #18]
 8008eb2:	429a      	cmp	r2, r3
 8008eb4:	d901      	bls.n	8008eba <pbuf_add_header_impl+0x56>
    return 1;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e032      	b.n	8008f20 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	7b1b      	ldrb	r3, [r3, #12]
 8008ebe:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8008ec0:	8a3b      	ldrh	r3, [r7, #16]
 8008ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d00c      	beq.n	8008ee4 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	685a      	ldr	r2, [r3, #4]
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	425b      	negs	r3, r3
 8008ed2:	4413      	add	r3, r2
 8008ed4:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	3310      	adds	r3, #16
 8008eda:	697a      	ldr	r2, [r7, #20]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d20d      	bcs.n	8008efc <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	e01d      	b.n	8008f20 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8008ee4:	79fb      	ldrb	r3, [r7, #7]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d006      	beq.n	8008ef8 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	685a      	ldr	r2, [r3, #4]
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	425b      	negs	r3, r3
 8008ef2:	4413      	add	r3, r2
 8008ef4:	617b      	str	r3, [r7, #20]
 8008ef6:	e001      	b.n	8008efc <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	e011      	b.n	8008f20 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	697a      	ldr	r2, [r7, #20]
 8008f00:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	895a      	ldrh	r2, [r3, #10]
 8008f06:	8a7b      	ldrh	r3, [r7, #18]
 8008f08:	4413      	add	r3, r2
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	891a      	ldrh	r2, [r3, #8]
 8008f14:	8a7b      	ldrh	r3, [r7, #18]
 8008f16:	4413      	add	r3, r2
 8008f18:	b29a      	uxth	r2, r3
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	811a      	strh	r2, [r3, #8]


  return 0;
 8008f1e:	2300      	movs	r3, #0
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3718      	adds	r7, #24
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}
 8008f28:	0800f7fc 	.word	0x0800f7fc
 8008f2c:	0800f960 	.word	0x0800f960
 8008f30:	0800f85c 	.word	0x0800f85c

08008f34 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8008f3e:	2200      	movs	r2, #0
 8008f40:	6839      	ldr	r1, [r7, #0]
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f7ff ff8e 	bl	8008e64 <pbuf_add_header_impl>
 8008f48:	4603      	mov	r3, r0
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3708      	adds	r7, #8
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
	...

08008f54 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d106      	bne.n	8008f72 <pbuf_remove_header+0x1e>
 8008f64:	4b20      	ldr	r3, [pc, #128]	@ (8008fe8 <pbuf_remove_header+0x94>)
 8008f66:	f240 224b 	movw	r2, #587	@ 0x24b
 8008f6a:	4920      	ldr	r1, [pc, #128]	@ (8008fec <pbuf_remove_header+0x98>)
 8008f6c:	4820      	ldr	r0, [pc, #128]	@ (8008ff0 <pbuf_remove_header+0x9c>)
 8008f6e:	f003 ff2d 	bl	800cdcc <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d003      	beq.n	8008f80 <pbuf_remove_header+0x2c>
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f7e:	d301      	bcc.n	8008f84 <pbuf_remove_header+0x30>
    return 1;
 8008f80:	2301      	movs	r3, #1
 8008f82:	e02c      	b.n	8008fde <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d101      	bne.n	8008f8e <pbuf_remove_header+0x3a>
    return 0;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	e027      	b.n	8008fde <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	895b      	ldrh	r3, [r3, #10]
 8008f96:	89fa      	ldrh	r2, [r7, #14]
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d908      	bls.n	8008fae <pbuf_remove_header+0x5a>
 8008f9c:	4b12      	ldr	r3, [pc, #72]	@ (8008fe8 <pbuf_remove_header+0x94>)
 8008f9e:	f240 2255 	movw	r2, #597	@ 0x255
 8008fa2:	4914      	ldr	r1, [pc, #80]	@ (8008ff4 <pbuf_remove_header+0xa0>)
 8008fa4:	4812      	ldr	r0, [pc, #72]	@ (8008ff0 <pbuf_remove_header+0x9c>)
 8008fa6:	f003 ff11 	bl	800cdcc <iprintf>
 8008faa:	2301      	movs	r3, #1
 8008fac:	e017      	b.n	8008fde <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	685a      	ldr	r2, [r3, #4]
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	441a      	add	r2, r3
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	895a      	ldrh	r2, [r3, #10]
 8008fc4:	89fb      	ldrh	r3, [r7, #14]
 8008fc6:	1ad3      	subs	r3, r2, r3
 8008fc8:	b29a      	uxth	r2, r3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	891a      	ldrh	r2, [r3, #8]
 8008fd2:	89fb      	ldrh	r3, [r7, #14]
 8008fd4:	1ad3      	subs	r3, r2, r3
 8008fd6:	b29a      	uxth	r2, r3
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3710      	adds	r7, #16
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	0800f7fc 	.word	0x0800f7fc
 8008fec:	0800f960 	.word	0x0800f960
 8008ff0:	0800f85c 	.word	0x0800f85c
 8008ff4:	0800f96c 	.word	0x0800f96c

08008ff8 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	460b      	mov	r3, r1
 8009002:	807b      	strh	r3, [r7, #2]
 8009004:	4613      	mov	r3, r2
 8009006:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8009008:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800900c:	2b00      	cmp	r3, #0
 800900e:	da08      	bge.n	8009022 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8009010:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009014:	425b      	negs	r3, r3
 8009016:	4619      	mov	r1, r3
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f7ff ff9b 	bl	8008f54 <pbuf_remove_header>
 800901e:	4603      	mov	r3, r0
 8009020:	e007      	b.n	8009032 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8009022:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009026:	787a      	ldrb	r2, [r7, #1]
 8009028:	4619      	mov	r1, r3
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f7ff ff1a 	bl	8008e64 <pbuf_add_header_impl>
 8009030:	4603      	mov	r3, r0
  }
}
 8009032:	4618      	mov	r0, r3
 8009034:	3708      	adds	r7, #8
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}

0800903a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800903a:	b580      	push	{r7, lr}
 800903c:	b082      	sub	sp, #8
 800903e:	af00      	add	r7, sp, #0
 8009040:	6078      	str	r0, [r7, #4]
 8009042:	460b      	mov	r3, r1
 8009044:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8009046:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800904a:	2201      	movs	r2, #1
 800904c:	4619      	mov	r1, r3
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f7ff ffd2 	bl	8008ff8 <pbuf_header_impl>
 8009054:	4603      	mov	r3, r0
}
 8009056:	4618      	mov	r0, r3
 8009058:	3708      	adds	r7, #8
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
	...

08009060 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b086      	sub	sp, #24
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d10b      	bne.n	8009086 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d106      	bne.n	8009082 <pbuf_free+0x22>
 8009074:	4b38      	ldr	r3, [pc, #224]	@ (8009158 <pbuf_free+0xf8>)
 8009076:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800907a:	4938      	ldr	r1, [pc, #224]	@ (800915c <pbuf_free+0xfc>)
 800907c:	4838      	ldr	r0, [pc, #224]	@ (8009160 <pbuf_free+0x100>)
 800907e:	f003 fea5 	bl	800cdcc <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8009082:	2300      	movs	r3, #0
 8009084:	e063      	b.n	800914e <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8009086:	2300      	movs	r3, #0
 8009088:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800908a:	e05c      	b.n	8009146 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	7b9b      	ldrb	r3, [r3, #14]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d106      	bne.n	80090a2 <pbuf_free+0x42>
 8009094:	4b30      	ldr	r3, [pc, #192]	@ (8009158 <pbuf_free+0xf8>)
 8009096:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800909a:	4932      	ldr	r1, [pc, #200]	@ (8009164 <pbuf_free+0x104>)
 800909c:	4830      	ldr	r0, [pc, #192]	@ (8009160 <pbuf_free+0x100>)
 800909e:	f003 fe95 	bl	800cdcc <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	7b9b      	ldrb	r3, [r3, #14]
 80090a6:	3b01      	subs	r3, #1
 80090a8:	b2da      	uxtb	r2, r3
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	739a      	strb	r2, [r3, #14]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	7b9b      	ldrb	r3, [r3, #14]
 80090b2:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80090b4:	7dbb      	ldrb	r3, [r7, #22]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d143      	bne.n	8009142 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	7b1b      	ldrb	r3, [r3, #12]
 80090c4:	f003 030f 	and.w	r3, r3, #15
 80090c8:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	7b5b      	ldrb	r3, [r3, #13]
 80090ce:	f003 0302 	and.w	r3, r3, #2
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d011      	beq.n	80090fa <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d106      	bne.n	80090f0 <pbuf_free+0x90>
 80090e2:	4b1d      	ldr	r3, [pc, #116]	@ (8009158 <pbuf_free+0xf8>)
 80090e4:	f240 22ff 	movw	r2, #767	@ 0x2ff
 80090e8:	491f      	ldr	r1, [pc, #124]	@ (8009168 <pbuf_free+0x108>)
 80090ea:	481d      	ldr	r0, [pc, #116]	@ (8009160 <pbuf_free+0x100>)
 80090ec:	f003 fe6e 	bl	800cdcc <iprintf>
        pc->custom_free_function(p);
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	4798      	blx	r3
 80090f8:	e01d      	b.n	8009136 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80090fa:	7bfb      	ldrb	r3, [r7, #15]
 80090fc:	2b02      	cmp	r3, #2
 80090fe:	d104      	bne.n	800910a <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 8009100:	6879      	ldr	r1, [r7, #4]
 8009102:	2005      	movs	r0, #5
 8009104:	f7ff f98c 	bl	8008420 <memp_free>
 8009108:	e015      	b.n	8009136 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800910a:	7bfb      	ldrb	r3, [r7, #15]
 800910c:	2b01      	cmp	r3, #1
 800910e:	d104      	bne.n	800911a <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 8009110:	6879      	ldr	r1, [r7, #4]
 8009112:	2004      	movs	r0, #4
 8009114:	f7ff f984 	bl	8008420 <memp_free>
 8009118:	e00d      	b.n	8009136 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800911a:	7bfb      	ldrb	r3, [r7, #15]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d103      	bne.n	8009128 <pbuf_free+0xc8>
          mem_free(p);
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f7fe fe17 	bl	8007d54 <mem_free>
 8009126:	e006      	b.n	8009136 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8009128:	4b0b      	ldr	r3, [pc, #44]	@ (8009158 <pbuf_free+0xf8>)
 800912a:	f240 320f 	movw	r2, #783	@ 0x30f
 800912e:	490f      	ldr	r1, [pc, #60]	@ (800916c <pbuf_free+0x10c>)
 8009130:	480b      	ldr	r0, [pc, #44]	@ (8009160 <pbuf_free+0x100>)
 8009132:	f003 fe4b 	bl	800cdcc <iprintf>
        }
      }
      count++;
 8009136:	7dfb      	ldrb	r3, [r7, #23]
 8009138:	3301      	adds	r3, #1
 800913a:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	607b      	str	r3, [r7, #4]
 8009140:	e001      	b.n	8009146 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8009142:	2300      	movs	r3, #0
 8009144:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d19f      	bne.n	800908c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800914c:	7dfb      	ldrb	r3, [r7, #23]
}
 800914e:	4618      	mov	r0, r3
 8009150:	3718      	adds	r7, #24
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
 8009156:	bf00      	nop
 8009158:	0800f7fc 	.word	0x0800f7fc
 800915c:	0800f960 	.word	0x0800f960
 8009160:	0800f85c 	.word	0x0800f85c
 8009164:	0800f98c 	.word	0x0800f98c
 8009168:	0800f9a4 	.word	0x0800f9a4
 800916c:	0800f9c8 	.word	0x0800f9c8

08009170 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8009170:	b480      	push	{r7}
 8009172:	b085      	sub	sp, #20
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8009178:	2300      	movs	r3, #0
 800917a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800917c:	e005      	b.n	800918a <pbuf_clen+0x1a>
    ++len;
 800917e:	89fb      	ldrh	r3, [r7, #14]
 8009180:	3301      	adds	r3, #1
 8009182:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d1f6      	bne.n	800917e <pbuf_clen+0xe>
  }
  return len;
 8009190:	89fb      	ldrh	r3, [r7, #14]
}
 8009192:	4618      	mov	r0, r3
 8009194:	3714      	adds	r7, #20
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr
	...

080091a0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d010      	beq.n	80091d0 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	7b9b      	ldrb	r3, [r3, #14]
 80091b2:	3301      	adds	r3, #1
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	7b9b      	ldrb	r3, [r3, #14]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d106      	bne.n	80091d0 <pbuf_ref+0x30>
 80091c2:	4b05      	ldr	r3, [pc, #20]	@ (80091d8 <pbuf_ref+0x38>)
 80091c4:	f240 3242 	movw	r2, #834	@ 0x342
 80091c8:	4904      	ldr	r1, [pc, #16]	@ (80091dc <pbuf_ref+0x3c>)
 80091ca:	4805      	ldr	r0, [pc, #20]	@ (80091e0 <pbuf_ref+0x40>)
 80091cc:	f003 fdfe 	bl	800cdcc <iprintf>
  }
}
 80091d0:	bf00      	nop
 80091d2:	3708      	adds	r7, #8
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}
 80091d8:	0800f7fc 	.word	0x0800f7fc
 80091dc:	0800f9dc 	.word	0x0800f9dc
 80091e0:	0800f85c 	.word	0x0800f85c

080091e4 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b084      	sub	sp, #16
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d002      	beq.n	80091fa <pbuf_cat+0x16>
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d107      	bne.n	800920a <pbuf_cat+0x26>
 80091fa:	4b20      	ldr	r3, [pc, #128]	@ (800927c <pbuf_cat+0x98>)
 80091fc:	f240 3259 	movw	r2, #857	@ 0x359
 8009200:	491f      	ldr	r1, [pc, #124]	@ (8009280 <pbuf_cat+0x9c>)
 8009202:	4820      	ldr	r0, [pc, #128]	@ (8009284 <pbuf_cat+0xa0>)
 8009204:	f003 fde2 	bl	800cdcc <iprintf>
 8009208:	e034      	b.n	8009274 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	60fb      	str	r3, [r7, #12]
 800920e:	e00a      	b.n	8009226 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	891a      	ldrh	r2, [r3, #8]
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	891b      	ldrh	r3, [r3, #8]
 8009218:	4413      	add	r3, r2
 800921a:	b29a      	uxth	r2, r3
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	60fb      	str	r3, [r7, #12]
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d1f0      	bne.n	8009210 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	891a      	ldrh	r2, [r3, #8]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	895b      	ldrh	r3, [r3, #10]
 8009236:	429a      	cmp	r2, r3
 8009238:	d006      	beq.n	8009248 <pbuf_cat+0x64>
 800923a:	4b10      	ldr	r3, [pc, #64]	@ (800927c <pbuf_cat+0x98>)
 800923c:	f240 3262 	movw	r2, #866	@ 0x362
 8009240:	4911      	ldr	r1, [pc, #68]	@ (8009288 <pbuf_cat+0xa4>)
 8009242:	4810      	ldr	r0, [pc, #64]	@ (8009284 <pbuf_cat+0xa0>)
 8009244:	f003 fdc2 	bl	800cdcc <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d006      	beq.n	800925e <pbuf_cat+0x7a>
 8009250:	4b0a      	ldr	r3, [pc, #40]	@ (800927c <pbuf_cat+0x98>)
 8009252:	f240 3263 	movw	r2, #867	@ 0x363
 8009256:	490d      	ldr	r1, [pc, #52]	@ (800928c <pbuf_cat+0xa8>)
 8009258:	480a      	ldr	r0, [pc, #40]	@ (8009284 <pbuf_cat+0xa0>)
 800925a:	f003 fdb7 	bl	800cdcc <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	891a      	ldrh	r2, [r3, #8]
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	891b      	ldrh	r3, [r3, #8]
 8009266:	4413      	add	r3, r2
 8009268:	b29a      	uxth	r2, r3
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	683a      	ldr	r2, [r7, #0]
 8009272:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8009274:	3710      	adds	r7, #16
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	0800f7fc 	.word	0x0800f7fc
 8009280:	0800f9f0 	.word	0x0800f9f0
 8009284:	0800f85c 	.word	0x0800f85c
 8009288:	0800fa28 	.word	0x0800fa28
 800928c:	0800fa58 	.word	0x0800fa58

08009290 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b086      	sub	sp, #24
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800929a:	2300      	movs	r3, #0
 800929c:	617b      	str	r3, [r7, #20]
 800929e:	2300      	movs	r3, #0
 80092a0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d008      	beq.n	80092ba <pbuf_copy+0x2a>
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d005      	beq.n	80092ba <pbuf_copy+0x2a>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	891a      	ldrh	r2, [r3, #8]
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	891b      	ldrh	r3, [r3, #8]
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d209      	bcs.n	80092ce <pbuf_copy+0x3e>
 80092ba:	4b57      	ldr	r3, [pc, #348]	@ (8009418 <pbuf_copy+0x188>)
 80092bc:	f240 32c9 	movw	r2, #969	@ 0x3c9
 80092c0:	4956      	ldr	r1, [pc, #344]	@ (800941c <pbuf_copy+0x18c>)
 80092c2:	4857      	ldr	r0, [pc, #348]	@ (8009420 <pbuf_copy+0x190>)
 80092c4:	f003 fd82 	bl	800cdcc <iprintf>
 80092c8:	f06f 030f 	mvn.w	r3, #15
 80092cc:	e09f      	b.n	800940e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	895b      	ldrh	r3, [r3, #10]
 80092d2:	461a      	mov	r2, r3
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	1ad2      	subs	r2, r2, r3
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	895b      	ldrh	r3, [r3, #10]
 80092dc:	4619      	mov	r1, r3
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	1acb      	subs	r3, r1, r3
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d306      	bcc.n	80092f4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	895b      	ldrh	r3, [r3, #10]
 80092ea:	461a      	mov	r2, r3
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	1ad3      	subs	r3, r2, r3
 80092f0:	60fb      	str	r3, [r7, #12]
 80092f2:	e005      	b.n	8009300 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	895b      	ldrh	r3, [r3, #10]
 80092f8:	461a      	mov	r2, r3
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	1ad3      	subs	r3, r2, r3
 80092fe:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	685a      	ldr	r2, [r3, #4]
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	18d0      	adds	r0, r2, r3
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	685a      	ldr	r2, [r3, #4]
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	4413      	add	r3, r2
 8009310:	68fa      	ldr	r2, [r7, #12]
 8009312:	4619      	mov	r1, r3
 8009314:	f003 ff2b 	bl	800d16e <memcpy>
    offset_to += len;
 8009318:	697a      	ldr	r2, [r7, #20]
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	4413      	add	r3, r2
 800931e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8009320:	693a      	ldr	r2, [r7, #16]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	4413      	add	r3, r2
 8009326:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	895b      	ldrh	r3, [r3, #10]
 800932c:	461a      	mov	r2, r3
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	4293      	cmp	r3, r2
 8009332:	d906      	bls.n	8009342 <pbuf_copy+0xb2>
 8009334:	4b38      	ldr	r3, [pc, #224]	@ (8009418 <pbuf_copy+0x188>)
 8009336:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800933a:	493a      	ldr	r1, [pc, #232]	@ (8009424 <pbuf_copy+0x194>)
 800933c:	4838      	ldr	r0, [pc, #224]	@ (8009420 <pbuf_copy+0x190>)
 800933e:	f003 fd45 	bl	800cdcc <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	895b      	ldrh	r3, [r3, #10]
 8009346:	461a      	mov	r2, r3
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	4293      	cmp	r3, r2
 800934c:	d906      	bls.n	800935c <pbuf_copy+0xcc>
 800934e:	4b32      	ldr	r3, [pc, #200]	@ (8009418 <pbuf_copy+0x188>)
 8009350:	f240 32da 	movw	r2, #986	@ 0x3da
 8009354:	4934      	ldr	r1, [pc, #208]	@ (8009428 <pbuf_copy+0x198>)
 8009356:	4832      	ldr	r0, [pc, #200]	@ (8009420 <pbuf_copy+0x190>)
 8009358:	f003 fd38 	bl	800cdcc <iprintf>
    if (offset_from >= p_from->len) {
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	895b      	ldrh	r3, [r3, #10]
 8009360:	461a      	mov	r2, r3
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	4293      	cmp	r3, r2
 8009366:	d304      	bcc.n	8009372 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8009368:	2300      	movs	r3, #0
 800936a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	895b      	ldrh	r3, [r3, #10]
 8009376:	461a      	mov	r2, r3
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	4293      	cmp	r3, r2
 800937c:	d114      	bne.n	80093a8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800937e:	2300      	movs	r3, #0
 8009380:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d10c      	bne.n	80093a8 <pbuf_copy+0x118>
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d009      	beq.n	80093a8 <pbuf_copy+0x118>
 8009394:	4b20      	ldr	r3, [pc, #128]	@ (8009418 <pbuf_copy+0x188>)
 8009396:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800939a:	4924      	ldr	r1, [pc, #144]	@ (800942c <pbuf_copy+0x19c>)
 800939c:	4820      	ldr	r0, [pc, #128]	@ (8009420 <pbuf_copy+0x190>)
 800939e:	f003 fd15 	bl	800cdcc <iprintf>
 80093a2:	f06f 030f 	mvn.w	r3, #15
 80093a6:	e032      	b.n	800940e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d013      	beq.n	80093d6 <pbuf_copy+0x146>
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	895a      	ldrh	r2, [r3, #10]
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	891b      	ldrh	r3, [r3, #8]
 80093b6:	429a      	cmp	r2, r3
 80093b8:	d10d      	bne.n	80093d6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d009      	beq.n	80093d6 <pbuf_copy+0x146>
 80093c2:	4b15      	ldr	r3, [pc, #84]	@ (8009418 <pbuf_copy+0x188>)
 80093c4:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 80093c8:	4919      	ldr	r1, [pc, #100]	@ (8009430 <pbuf_copy+0x1a0>)
 80093ca:	4815      	ldr	r0, [pc, #84]	@ (8009420 <pbuf_copy+0x190>)
 80093cc:	f003 fcfe 	bl	800cdcc <iprintf>
 80093d0:	f06f 0305 	mvn.w	r3, #5
 80093d4:	e01b      	b.n	800940e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d013      	beq.n	8009404 <pbuf_copy+0x174>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	895a      	ldrh	r2, [r3, #10]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	891b      	ldrh	r3, [r3, #8]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d10d      	bne.n	8009404 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d009      	beq.n	8009404 <pbuf_copy+0x174>
 80093f0:	4b09      	ldr	r3, [pc, #36]	@ (8009418 <pbuf_copy+0x188>)
 80093f2:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 80093f6:	490e      	ldr	r1, [pc, #56]	@ (8009430 <pbuf_copy+0x1a0>)
 80093f8:	4809      	ldr	r0, [pc, #36]	@ (8009420 <pbuf_copy+0x190>)
 80093fa:	f003 fce7 	bl	800cdcc <iprintf>
 80093fe:	f06f 0305 	mvn.w	r3, #5
 8009402:	e004      	b.n	800940e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	f47f af61 	bne.w	80092ce <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800940c:	2300      	movs	r3, #0
}
 800940e:	4618      	mov	r0, r3
 8009410:	3718      	adds	r7, #24
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
 8009416:	bf00      	nop
 8009418:	0800f7fc 	.word	0x0800f7fc
 800941c:	0800faa4 	.word	0x0800faa4
 8009420:	0800f85c 	.word	0x0800f85c
 8009424:	0800fad4 	.word	0x0800fad4
 8009428:	0800faec 	.word	0x0800faec
 800942c:	0800fb08 	.word	0x0800fb08
 8009430:	0800fb18 	.word	0x0800fb18

08009434 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b088      	sub	sp, #32
 8009438:	af00      	add	r7, sp, #0
 800943a:	60f8      	str	r0, [r7, #12]
 800943c:	60b9      	str	r1, [r7, #8]
 800943e:	4611      	mov	r1, r2
 8009440:	461a      	mov	r2, r3
 8009442:	460b      	mov	r3, r1
 8009444:	80fb      	strh	r3, [r7, #6]
 8009446:	4613      	mov	r3, r2
 8009448:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800944a:	2300      	movs	r3, #0
 800944c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800944e:	2300      	movs	r3, #0
 8009450:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d108      	bne.n	800946a <pbuf_copy_partial+0x36>
 8009458:	4b2b      	ldr	r3, [pc, #172]	@ (8009508 <pbuf_copy_partial+0xd4>)
 800945a:	f240 420a 	movw	r2, #1034	@ 0x40a
 800945e:	492b      	ldr	r1, [pc, #172]	@ (800950c <pbuf_copy_partial+0xd8>)
 8009460:	482b      	ldr	r0, [pc, #172]	@ (8009510 <pbuf_copy_partial+0xdc>)
 8009462:	f003 fcb3 	bl	800cdcc <iprintf>
 8009466:	2300      	movs	r3, #0
 8009468:	e04a      	b.n	8009500 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d108      	bne.n	8009482 <pbuf_copy_partial+0x4e>
 8009470:	4b25      	ldr	r3, [pc, #148]	@ (8009508 <pbuf_copy_partial+0xd4>)
 8009472:	f240 420b 	movw	r2, #1035	@ 0x40b
 8009476:	4927      	ldr	r1, [pc, #156]	@ (8009514 <pbuf_copy_partial+0xe0>)
 8009478:	4825      	ldr	r0, [pc, #148]	@ (8009510 <pbuf_copy_partial+0xdc>)
 800947a:	f003 fca7 	bl	800cdcc <iprintf>
 800947e:	2300      	movs	r3, #0
 8009480:	e03e      	b.n	8009500 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	61fb      	str	r3, [r7, #28]
 8009486:	e034      	b.n	80094f2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8009488:	88bb      	ldrh	r3, [r7, #4]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d00a      	beq.n	80094a4 <pbuf_copy_partial+0x70>
 800948e:	69fb      	ldr	r3, [r7, #28]
 8009490:	895b      	ldrh	r3, [r3, #10]
 8009492:	88ba      	ldrh	r2, [r7, #4]
 8009494:	429a      	cmp	r2, r3
 8009496:	d305      	bcc.n	80094a4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	895b      	ldrh	r3, [r3, #10]
 800949c:	88ba      	ldrh	r2, [r7, #4]
 800949e:	1ad3      	subs	r3, r2, r3
 80094a0:	80bb      	strh	r3, [r7, #4]
 80094a2:	e023      	b.n	80094ec <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80094a4:	69fb      	ldr	r3, [r7, #28]
 80094a6:	895a      	ldrh	r2, [r3, #10]
 80094a8:	88bb      	ldrh	r3, [r7, #4]
 80094aa:	1ad3      	subs	r3, r2, r3
 80094ac:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80094ae:	8b3a      	ldrh	r2, [r7, #24]
 80094b0:	88fb      	ldrh	r3, [r7, #6]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d901      	bls.n	80094ba <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80094b6:	88fb      	ldrh	r3, [r7, #6]
 80094b8:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80094ba:	8b7b      	ldrh	r3, [r7, #26]
 80094bc:	68ba      	ldr	r2, [r7, #8]
 80094be:	18d0      	adds	r0, r2, r3
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	685a      	ldr	r2, [r3, #4]
 80094c4:	88bb      	ldrh	r3, [r7, #4]
 80094c6:	4413      	add	r3, r2
 80094c8:	8b3a      	ldrh	r2, [r7, #24]
 80094ca:	4619      	mov	r1, r3
 80094cc:	f003 fe4f 	bl	800d16e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80094d0:	8afa      	ldrh	r2, [r7, #22]
 80094d2:	8b3b      	ldrh	r3, [r7, #24]
 80094d4:	4413      	add	r3, r2
 80094d6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80094d8:	8b7a      	ldrh	r2, [r7, #26]
 80094da:	8b3b      	ldrh	r3, [r7, #24]
 80094dc:	4413      	add	r3, r2
 80094de:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80094e0:	88fa      	ldrh	r2, [r7, #6]
 80094e2:	8b3b      	ldrh	r3, [r7, #24]
 80094e4:	1ad3      	subs	r3, r2, r3
 80094e6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80094e8:	2300      	movs	r3, #0
 80094ea:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80094ec:	69fb      	ldr	r3, [r7, #28]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	61fb      	str	r3, [r7, #28]
 80094f2:	88fb      	ldrh	r3, [r7, #6]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d002      	beq.n	80094fe <pbuf_copy_partial+0xca>
 80094f8:	69fb      	ldr	r3, [r7, #28]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1c4      	bne.n	8009488 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80094fe:	8afb      	ldrh	r3, [r7, #22]
}
 8009500:	4618      	mov	r0, r3
 8009502:	3720      	adds	r7, #32
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}
 8009508:	0800f7fc 	.word	0x0800f7fc
 800950c:	0800fb44 	.word	0x0800fb44
 8009510:	0800f85c 	.word	0x0800f85c
 8009514:	0800fb64 	.word	0x0800fb64

08009518 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	4603      	mov	r3, r0
 8009520:	603a      	str	r2, [r7, #0]
 8009522:	71fb      	strb	r3, [r7, #7]
 8009524:	460b      	mov	r3, r1
 8009526:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	8919      	ldrh	r1, [r3, #8]
 800952c:	88ba      	ldrh	r2, [r7, #4]
 800952e:	79fb      	ldrb	r3, [r7, #7]
 8009530:	4618      	mov	r0, r3
 8009532:	f7ff fab1 	bl	8008a98 <pbuf_alloc>
 8009536:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d101      	bne.n	8009542 <pbuf_clone+0x2a>
    return NULL;
 800953e:	2300      	movs	r3, #0
 8009540:	e011      	b.n	8009566 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8009542:	6839      	ldr	r1, [r7, #0]
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f7ff fea3 	bl	8009290 <pbuf_copy>
 800954a:	4603      	mov	r3, r0
 800954c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800954e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d006      	beq.n	8009564 <pbuf_clone+0x4c>
 8009556:	4b06      	ldr	r3, [pc, #24]	@ (8009570 <pbuf_clone+0x58>)
 8009558:	f240 5224 	movw	r2, #1316	@ 0x524
 800955c:	4905      	ldr	r1, [pc, #20]	@ (8009574 <pbuf_clone+0x5c>)
 800955e:	4806      	ldr	r0, [pc, #24]	@ (8009578 <pbuf_clone+0x60>)
 8009560:	f003 fc34 	bl	800cdcc <iprintf>
  return q;
 8009564:	68fb      	ldr	r3, [r7, #12]
}
 8009566:	4618      	mov	r0, r3
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	0800f7fc 	.word	0x0800f7fc
 8009574:	0800fc70 	.word	0x0800fc70
 8009578:	0800f85c 	.word	0x0800f85c

0800957c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8009588:	2003      	movs	r0, #3
 800958a:	f7fe fed9 	bl	8008340 <memp_malloc>
 800958e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d109      	bne.n	80095aa <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d151      	bne.n	8009640 <sys_timeout_abs+0xc4>
 800959c:	4b2a      	ldr	r3, [pc, #168]	@ (8009648 <sys_timeout_abs+0xcc>)
 800959e:	22be      	movs	r2, #190	@ 0xbe
 80095a0:	492a      	ldr	r1, [pc, #168]	@ (800964c <sys_timeout_abs+0xd0>)
 80095a2:	482b      	ldr	r0, [pc, #172]	@ (8009650 <sys_timeout_abs+0xd4>)
 80095a4:	f003 fc12 	bl	800cdcc <iprintf>
    return;
 80095a8:	e04a      	b.n	8009640 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	2200      	movs	r2, #0
 80095ae:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	68ba      	ldr	r2, [r7, #8]
 80095b4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	68fa      	ldr	r2, [r7, #12]
 80095c0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80095c2:	4b24      	ldr	r3, [pc, #144]	@ (8009654 <sys_timeout_abs+0xd8>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d103      	bne.n	80095d2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80095ca:	4a22      	ldr	r2, [pc, #136]	@ (8009654 <sys_timeout_abs+0xd8>)
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	6013      	str	r3, [r2, #0]
    return;
 80095d0:	e037      	b.n	8009642 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	685a      	ldr	r2, [r3, #4]
 80095d6:	4b1f      	ldr	r3, [pc, #124]	@ (8009654 <sys_timeout_abs+0xd8>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	1ad3      	subs	r3, r2, r3
 80095de:	0fdb      	lsrs	r3, r3, #31
 80095e0:	f003 0301 	and.w	r3, r3, #1
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d007      	beq.n	80095fa <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80095ea:	4b1a      	ldr	r3, [pc, #104]	@ (8009654 <sys_timeout_abs+0xd8>)
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80095f2:	4a18      	ldr	r2, [pc, #96]	@ (8009654 <sys_timeout_abs+0xd8>)
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	6013      	str	r3, [r2, #0]
 80095f8:	e023      	b.n	8009642 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80095fa:	4b16      	ldr	r3, [pc, #88]	@ (8009654 <sys_timeout_abs+0xd8>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	617b      	str	r3, [r7, #20]
 8009600:	e01a      	b.n	8009638 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d00b      	beq.n	8009622 <sys_timeout_abs+0xa6>
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	685a      	ldr	r2, [r3, #4]
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	1ad3      	subs	r3, r2, r3
 8009616:	0fdb      	lsrs	r3, r3, #31
 8009618:	f003 0301 	and.w	r3, r3, #1
 800961c:	b2db      	uxtb	r3, r3
 800961e:	2b00      	cmp	r3, #0
 8009620:	d007      	beq.n	8009632 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	681a      	ldr	r2, [r3, #0]
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	693a      	ldr	r2, [r7, #16]
 800962e:	601a      	str	r2, [r3, #0]
        break;
 8009630:	e007      	b.n	8009642 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	617b      	str	r3, [r7, #20]
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d1e1      	bne.n	8009602 <sys_timeout_abs+0x86>
 800963e:	e000      	b.n	8009642 <sys_timeout_abs+0xc6>
    return;
 8009640:	bf00      	nop
      }
    }
  }
}
 8009642:	3718      	adds	r7, #24
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}
 8009648:	0800fc84 	.word	0x0800fc84
 800964c:	0800fcb8 	.word	0x0800fcb8
 8009650:	0800fcf8 	.word	0x0800fcf8
 8009654:	2000d464 	.word	0x2000d464

08009658 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	4798      	blx	r3

  now = sys_now();
 800966a:	f7fd ffeb 	bl	8007644 <sys_now>
 800966e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	4b0f      	ldr	r3, [pc, #60]	@ (80096b4 <lwip_cyclic_timer+0x5c>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4413      	add	r3, r2
 800967a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800967c:	68fa      	ldr	r2, [r7, #12]
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	1ad3      	subs	r3, r2, r3
 8009682:	0fdb      	lsrs	r3, r3, #31
 8009684:	f003 0301 	and.w	r3, r3, #1
 8009688:	b2db      	uxtb	r3, r3
 800968a:	2b00      	cmp	r3, #0
 800968c:	d009      	beq.n	80096a2 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	4413      	add	r3, r2
 8009696:	687a      	ldr	r2, [r7, #4]
 8009698:	4907      	ldr	r1, [pc, #28]	@ (80096b8 <lwip_cyclic_timer+0x60>)
 800969a:	4618      	mov	r0, r3
 800969c:	f7ff ff6e 	bl	800957c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80096a0:	e004      	b.n	80096ac <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80096a2:	687a      	ldr	r2, [r7, #4]
 80096a4:	4904      	ldr	r1, [pc, #16]	@ (80096b8 <lwip_cyclic_timer+0x60>)
 80096a6:	68f8      	ldr	r0, [r7, #12]
 80096a8:	f7ff ff68 	bl	800957c <sys_timeout_abs>
}
 80096ac:	bf00      	nop
 80096ae:	3718      	adds	r7, #24
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	2000d468 	.word	0x2000d468
 80096b8:	08009659 	.word	0x08009659

080096bc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80096c2:	2300      	movs	r3, #0
 80096c4:	607b      	str	r3, [r7, #4]
 80096c6:	e00e      	b.n	80096e6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80096c8:	4a0b      	ldr	r2, [pc, #44]	@ (80096f8 <sys_timeouts_init+0x3c>)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	00db      	lsls	r3, r3, #3
 80096d4:	4a08      	ldr	r2, [pc, #32]	@ (80096f8 <sys_timeouts_init+0x3c>)
 80096d6:	4413      	add	r3, r2
 80096d8:	461a      	mov	r2, r3
 80096da:	4908      	ldr	r1, [pc, #32]	@ (80096fc <sys_timeouts_init+0x40>)
 80096dc:	f000 f810 	bl	8009700 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	3301      	adds	r3, #1
 80096e4:	607b      	str	r3, [r7, #4]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	d9ed      	bls.n	80096c8 <sys_timeouts_init+0xc>
  }
}
 80096ec:	bf00      	nop
 80096ee:	bf00      	nop
 80096f0:	3708      	adds	r7, #8
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	08010818 	.word	0x08010818
 80096fc:	08009659 	.word	0x08009659

08009700 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b086      	sub	sp, #24
 8009704:	af00      	add	r7, sp, #0
 8009706:	60f8      	str	r0, [r7, #12]
 8009708:	60b9      	str	r1, [r7, #8]
 800970a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009712:	d306      	bcc.n	8009722 <sys_timeout+0x22>
 8009714:	4b0a      	ldr	r3, [pc, #40]	@ (8009740 <sys_timeout+0x40>)
 8009716:	f240 1229 	movw	r2, #297	@ 0x129
 800971a:	490a      	ldr	r1, [pc, #40]	@ (8009744 <sys_timeout+0x44>)
 800971c:	480a      	ldr	r0, [pc, #40]	@ (8009748 <sys_timeout+0x48>)
 800971e:	f003 fb55 	bl	800cdcc <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8009722:	f7fd ff8f 	bl	8007644 <sys_now>
 8009726:	4602      	mov	r2, r0
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	4413      	add	r3, r2
 800972c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	68b9      	ldr	r1, [r7, #8]
 8009732:	6978      	ldr	r0, [r7, #20]
 8009734:	f7ff ff22 	bl	800957c <sys_timeout_abs>
#endif
}
 8009738:	bf00      	nop
 800973a:	3718      	adds	r7, #24
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}
 8009740:	0800fc84 	.word	0x0800fc84
 8009744:	0800fd20 	.word	0x0800fd20
 8009748:	0800fcf8 	.word	0x0800fcf8

0800974c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b084      	sub	sp, #16
 8009750:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8009752:	f7fd ff77 	bl	8007644 <sys_now>
 8009756:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8009758:	4b17      	ldr	r3, [pc, #92]	@ (80097b8 <sys_check_timeouts+0x6c>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d022      	beq.n	80097aa <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	68fa      	ldr	r2, [r7, #12]
 800976a:	1ad3      	subs	r3, r2, r3
 800976c:	0fdb      	lsrs	r3, r3, #31
 800976e:	f003 0301 	and.w	r3, r3, #1
 8009772:	b2db      	uxtb	r3, r3
 8009774:	2b00      	cmp	r3, #0
 8009776:	d11a      	bne.n	80097ae <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4a0e      	ldr	r2, [pc, #56]	@ (80097b8 <sys_check_timeouts+0x6c>)
 800977e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	689b      	ldr	r3, [r3, #8]
 8009784:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	68db      	ldr	r3, [r3, #12]
 800978a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	4a0a      	ldr	r2, [pc, #40]	@ (80097bc <sys_check_timeouts+0x70>)
 8009792:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8009794:	68b9      	ldr	r1, [r7, #8]
 8009796:	2003      	movs	r0, #3
 8009798:	f7fe fe42 	bl	8008420 <memp_free>
    if (handler != NULL) {
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d0da      	beq.n	8009758 <sys_check_timeouts+0xc>
      handler(arg);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6838      	ldr	r0, [r7, #0]
 80097a6:	4798      	blx	r3
  do {
 80097a8:	e7d6      	b.n	8009758 <sys_check_timeouts+0xc>
      return;
 80097aa:	bf00      	nop
 80097ac:	e000      	b.n	80097b0 <sys_check_timeouts+0x64>
      return;
 80097ae:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80097b0:	3710      	adds	r7, #16
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	2000d464 	.word	0x2000d464
 80097bc:	2000d468 	.word	0x2000d468

080097c0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80097c4:	f002 fdac 	bl	800c320 <rand>
 80097c8:	4603      	mov	r3, r0
 80097ca:	b29b      	uxth	r3, r3
 80097cc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80097d6:	b29a      	uxth	r2, r3
 80097d8:	4b01      	ldr	r3, [pc, #4]	@ (80097e0 <udp_init+0x20>)
 80097da:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80097dc:	bf00      	nop
 80097de:	bd80      	pop	{r7, pc}
 80097e0:	20000020 	.word	0x20000020

080097e4 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b083      	sub	sp, #12
 80097e8:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80097ea:	2300      	movs	r3, #0
 80097ec:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80097ee:	4b17      	ldr	r3, [pc, #92]	@ (800984c <udp_new_port+0x68>)
 80097f0:	881b      	ldrh	r3, [r3, #0]
 80097f2:	1c5a      	adds	r2, r3, #1
 80097f4:	b291      	uxth	r1, r2
 80097f6:	4a15      	ldr	r2, [pc, #84]	@ (800984c <udp_new_port+0x68>)
 80097f8:	8011      	strh	r1, [r2, #0]
 80097fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80097fe:	4293      	cmp	r3, r2
 8009800:	d103      	bne.n	800980a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8009802:	4b12      	ldr	r3, [pc, #72]	@ (800984c <udp_new_port+0x68>)
 8009804:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8009808:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800980a:	4b11      	ldr	r3, [pc, #68]	@ (8009850 <udp_new_port+0x6c>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	603b      	str	r3, [r7, #0]
 8009810:	e011      	b.n	8009836 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	8a5a      	ldrh	r2, [r3, #18]
 8009816:	4b0d      	ldr	r3, [pc, #52]	@ (800984c <udp_new_port+0x68>)
 8009818:	881b      	ldrh	r3, [r3, #0]
 800981a:	429a      	cmp	r2, r3
 800981c:	d108      	bne.n	8009830 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800981e:	88fb      	ldrh	r3, [r7, #6]
 8009820:	3301      	adds	r3, #1
 8009822:	80fb      	strh	r3, [r7, #6]
 8009824:	88fb      	ldrh	r3, [r7, #6]
 8009826:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800982a:	d3e0      	bcc.n	80097ee <udp_new_port+0xa>
        return 0;
 800982c:	2300      	movs	r3, #0
 800982e:	e007      	b.n	8009840 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	68db      	ldr	r3, [r3, #12]
 8009834:	603b      	str	r3, [r7, #0]
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d1ea      	bne.n	8009812 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800983c:	4b03      	ldr	r3, [pc, #12]	@ (800984c <udp_new_port+0x68>)
 800983e:	881b      	ldrh	r3, [r3, #0]
}
 8009840:	4618      	mov	r0, r3
 8009842:	370c      	adds	r7, #12
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr
 800984c:	20000020 	.word	0x20000020
 8009850:	2000d46c 	.word	0x2000d46c

08009854 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b084      	sub	sp, #16
 8009858:	af00      	add	r7, sp, #0
 800985a:	60f8      	str	r0, [r7, #12]
 800985c:	60b9      	str	r1, [r7, #8]
 800985e:	4613      	mov	r3, r2
 8009860:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d105      	bne.n	8009874 <udp_input_local_match+0x20>
 8009868:	4b27      	ldr	r3, [pc, #156]	@ (8009908 <udp_input_local_match+0xb4>)
 800986a:	2287      	movs	r2, #135	@ 0x87
 800986c:	4927      	ldr	r1, [pc, #156]	@ (800990c <udp_input_local_match+0xb8>)
 800986e:	4828      	ldr	r0, [pc, #160]	@ (8009910 <udp_input_local_match+0xbc>)
 8009870:	f003 faac 	bl	800cdcc <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d105      	bne.n	8009886 <udp_input_local_match+0x32>
 800987a:	4b23      	ldr	r3, [pc, #140]	@ (8009908 <udp_input_local_match+0xb4>)
 800987c:	2288      	movs	r2, #136	@ 0x88
 800987e:	4925      	ldr	r1, [pc, #148]	@ (8009914 <udp_input_local_match+0xc0>)
 8009880:	4823      	ldr	r0, [pc, #140]	@ (8009910 <udp_input_local_match+0xbc>)
 8009882:	f003 faa3 	bl	800cdcc <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	7a1b      	ldrb	r3, [r3, #8]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d00b      	beq.n	80098a6 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	7a1a      	ldrb	r2, [r3, #8]
 8009892:	4b21      	ldr	r3, [pc, #132]	@ (8009918 <udp_input_local_match+0xc4>)
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800989a:	3301      	adds	r3, #1
 800989c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800989e:	429a      	cmp	r2, r3
 80098a0:	d001      	beq.n	80098a6 <udp_input_local_match+0x52>
    return 0;
 80098a2:	2300      	movs	r3, #0
 80098a4:	e02b      	b.n	80098fe <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80098a6:	79fb      	ldrb	r3, [r7, #7]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d018      	beq.n	80098de <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d013      	beq.n	80098da <udp_input_local_match+0x86>
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d00f      	beq.n	80098da <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80098ba:	4b17      	ldr	r3, [pc, #92]	@ (8009918 <udp_input_local_match+0xc4>)
 80098bc:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80098be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098c2:	d00a      	beq.n	80098da <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	4b13      	ldr	r3, [pc, #76]	@ (8009918 <udp_input_local_match+0xc4>)
 80098ca:	695b      	ldr	r3, [r3, #20]
 80098cc:	405a      	eors	r2, r3
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	3308      	adds	r3, #8
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d110      	bne.n	80098fc <udp_input_local_match+0xa8>
          return 1;
 80098da:	2301      	movs	r3, #1
 80098dc:	e00f      	b.n	80098fe <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d009      	beq.n	80098f8 <udp_input_local_match+0xa4>
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d005      	beq.n	80098f8 <udp_input_local_match+0xa4>
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681a      	ldr	r2, [r3, #0]
 80098f0:	4b09      	ldr	r3, [pc, #36]	@ (8009918 <udp_input_local_match+0xc4>)
 80098f2:	695b      	ldr	r3, [r3, #20]
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d101      	bne.n	80098fc <udp_input_local_match+0xa8>
        return 1;
 80098f8:	2301      	movs	r3, #1
 80098fa:	e000      	b.n	80098fe <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80098fc:	2300      	movs	r3, #0
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3710      	adds	r7, #16
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	0800fd6c 	.word	0x0800fd6c
 800990c:	0800fd9c 	.word	0x0800fd9c
 8009910:	0800fdc0 	.word	0x0800fdc0
 8009914:	0800fde8 	.word	0x0800fde8
 8009918:	20005008 	.word	0x20005008

0800991c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800991c:	b590      	push	{r4, r7, lr}
 800991e:	b08d      	sub	sp, #52	@ 0x34
 8009920:	af02      	add	r7, sp, #8
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8009926:	2300      	movs	r3, #0
 8009928:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d105      	bne.n	800993c <udp_input+0x20>
 8009930:	4b7c      	ldr	r3, [pc, #496]	@ (8009b24 <udp_input+0x208>)
 8009932:	22cf      	movs	r2, #207	@ 0xcf
 8009934:	497c      	ldr	r1, [pc, #496]	@ (8009b28 <udp_input+0x20c>)
 8009936:	487d      	ldr	r0, [pc, #500]	@ (8009b2c <udp_input+0x210>)
 8009938:	f003 fa48 	bl	800cdcc <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d105      	bne.n	800994e <udp_input+0x32>
 8009942:	4b78      	ldr	r3, [pc, #480]	@ (8009b24 <udp_input+0x208>)
 8009944:	22d0      	movs	r2, #208	@ 0xd0
 8009946:	497a      	ldr	r1, [pc, #488]	@ (8009b30 <udp_input+0x214>)
 8009948:	4878      	ldr	r0, [pc, #480]	@ (8009b2c <udp_input+0x210>)
 800994a:	f003 fa3f 	bl	800cdcc <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	895b      	ldrh	r3, [r3, #10]
 8009952:	2b07      	cmp	r3, #7
 8009954:	d803      	bhi.n	800995e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f7ff fb82 	bl	8009060 <pbuf_free>
    goto end;
 800995c:	e0de      	b.n	8009b1c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8009964:	4b73      	ldr	r3, [pc, #460]	@ (8009b34 <udp_input+0x218>)
 8009966:	695b      	ldr	r3, [r3, #20]
 8009968:	4a72      	ldr	r2, [pc, #456]	@ (8009b34 <udp_input+0x218>)
 800996a:	6812      	ldr	r2, [r2, #0]
 800996c:	4611      	mov	r1, r2
 800996e:	4618      	mov	r0, r3
 8009970:	f001 fd80 	bl	800b474 <ip4_addr_isbroadcast_u32>
 8009974:	4603      	mov	r3, r0
 8009976:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	881b      	ldrh	r3, [r3, #0]
 800997c:	b29b      	uxth	r3, r3
 800997e:	4618      	mov	r0, r3
 8009980:	f7fe f880 	bl	8007a84 <lwip_htons>
 8009984:	4603      	mov	r3, r0
 8009986:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	885b      	ldrh	r3, [r3, #2]
 800998c:	b29b      	uxth	r3, r3
 800998e:	4618      	mov	r0, r3
 8009990:	f7fe f878 	bl	8007a84 <lwip_htons>
 8009994:	4603      	mov	r3, r0
 8009996:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8009998:	2300      	movs	r3, #0
 800999a:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 800999c:	2300      	movs	r3, #0
 800999e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80099a0:	2300      	movs	r3, #0
 80099a2:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80099a4:	4b64      	ldr	r3, [pc, #400]	@ (8009b38 <udp_input+0x21c>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80099aa:	e054      	b.n	8009a56 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80099ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ae:	8a5b      	ldrh	r3, [r3, #18]
 80099b0:	89fa      	ldrh	r2, [r7, #14]
 80099b2:	429a      	cmp	r2, r3
 80099b4:	d14a      	bne.n	8009a4c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80099b6:	7cfb      	ldrb	r3, [r7, #19]
 80099b8:	461a      	mov	r2, r3
 80099ba:	6839      	ldr	r1, [r7, #0]
 80099bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80099be:	f7ff ff49 	bl	8009854 <udp_input_local_match>
 80099c2:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d041      	beq.n	8009a4c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80099c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ca:	7c1b      	ldrb	r3, [r3, #16]
 80099cc:	f003 0304 	and.w	r3, r3, #4
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d11d      	bne.n	8009a10 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d102      	bne.n	80099e0 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80099da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099dc:	61fb      	str	r3, [r7, #28]
 80099de:	e017      	b.n	8009a10 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80099e0:	7cfb      	ldrb	r3, [r7, #19]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d014      	beq.n	8009a10 <udp_input+0xf4>
 80099e6:	4b53      	ldr	r3, [pc, #332]	@ (8009b34 <udp_input+0x218>)
 80099e8:	695b      	ldr	r3, [r3, #20]
 80099ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ee:	d10f      	bne.n	8009a10 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80099f0:	69fb      	ldr	r3, [r7, #28]
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	3304      	adds	r3, #4
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d008      	beq.n	8009a10 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80099fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a00:	681a      	ldr	r2, [r3, #0]
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	3304      	adds	r3, #4
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d101      	bne.n	8009a10 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8009a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a0e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8009a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a12:	8a9b      	ldrh	r3, [r3, #20]
 8009a14:	8a3a      	ldrh	r2, [r7, #16]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d118      	bne.n	8009a4c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8009a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a1c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d005      	beq.n	8009a2e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8009a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a24:	685a      	ldr	r2, [r3, #4]
 8009a26:	4b43      	ldr	r3, [pc, #268]	@ (8009b34 <udp_input+0x218>)
 8009a28:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d10e      	bne.n	8009a4c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8009a2e:	6a3b      	ldr	r3, [r7, #32]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d014      	beq.n	8009a5e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8009a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a36:	68da      	ldr	r2, [r3, #12]
 8009a38:	6a3b      	ldr	r3, [r7, #32]
 8009a3a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8009a3c:	4b3e      	ldr	r3, [pc, #248]	@ (8009b38 <udp_input+0x21c>)
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a42:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8009a44:	4a3c      	ldr	r2, [pc, #240]	@ (8009b38 <udp_input+0x21c>)
 8009a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a48:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8009a4a:	e008      	b.n	8009a5e <udp_input+0x142>
      }
    }

    prev = pcb;
 8009a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a4e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8009a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a52:	68db      	ldr	r3, [r3, #12]
 8009a54:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d1a7      	bne.n	80099ac <udp_input+0x90>
 8009a5c:	e000      	b.n	8009a60 <udp_input+0x144>
        break;
 8009a5e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8009a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d101      	bne.n	8009a6a <udp_input+0x14e>
    pcb = uncon_pcb;
 8009a66:	69fb      	ldr	r3, [r7, #28]
 8009a68:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d002      	beq.n	8009a76 <udp_input+0x15a>
    for_us = 1;
 8009a70:	2301      	movs	r3, #1
 8009a72:	76fb      	strb	r3, [r7, #27]
 8009a74:	e00a      	b.n	8009a8c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	3304      	adds	r3, #4
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	4b2d      	ldr	r3, [pc, #180]	@ (8009b34 <udp_input+0x218>)
 8009a7e:	695b      	ldr	r3, [r3, #20]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	bf0c      	ite	eq
 8009a84:	2301      	moveq	r3, #1
 8009a86:	2300      	movne	r3, #0
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8009a8c:	7efb      	ldrb	r3, [r7, #27]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d041      	beq.n	8009b16 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8009a92:	2108      	movs	r1, #8
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f7ff fa5d 	bl	8008f54 <pbuf_remove_header>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d00a      	beq.n	8009ab6 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8009aa0:	4b20      	ldr	r3, [pc, #128]	@ (8009b24 <udp_input+0x208>)
 8009aa2:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8009aa6:	4925      	ldr	r1, [pc, #148]	@ (8009b3c <udp_input+0x220>)
 8009aa8:	4820      	ldr	r0, [pc, #128]	@ (8009b2c <udp_input+0x210>)
 8009aaa:	f003 f98f 	bl	800cdcc <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f7ff fad6 	bl	8009060 <pbuf_free>
      goto end;
 8009ab4:	e032      	b.n	8009b1c <udp_input+0x200>
    }

    if (pcb != NULL) {
 8009ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d012      	beq.n	8009ae2 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8009abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d00a      	beq.n	8009ada <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8009ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac6:	699c      	ldr	r4, [r3, #24]
 8009ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aca:	69d8      	ldr	r0, [r3, #28]
 8009acc:	8a3b      	ldrh	r3, [r7, #16]
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8009b40 <udp_input+0x224>)
 8009ad2:	687a      	ldr	r2, [r7, #4]
 8009ad4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009ad6:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8009ad8:	e021      	b.n	8009b1e <udp_input+0x202>
        pbuf_free(p);
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f7ff fac0 	bl	8009060 <pbuf_free>
        goto end;
 8009ae0:	e01c      	b.n	8009b1c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8009ae2:	7cfb      	ldrb	r3, [r7, #19]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d112      	bne.n	8009b0e <udp_input+0x1f2>
 8009ae8:	4b12      	ldr	r3, [pc, #72]	@ (8009b34 <udp_input+0x218>)
 8009aea:	695b      	ldr	r3, [r3, #20]
 8009aec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009af0:	2be0      	cmp	r3, #224	@ 0xe0
 8009af2:	d00c      	beq.n	8009b0e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8009af4:	4b0f      	ldr	r3, [pc, #60]	@ (8009b34 <udp_input+0x218>)
 8009af6:	899b      	ldrh	r3, [r3, #12]
 8009af8:	3308      	adds	r3, #8
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	b21b      	sxth	r3, r3
 8009afe:	4619      	mov	r1, r3
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f7ff fa9a 	bl	800903a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8009b06:	2103      	movs	r1, #3
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f001 f99d 	bl	800ae48 <icmp_dest_unreach>
      pbuf_free(p);
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f7ff faa6 	bl	8009060 <pbuf_free>
  return;
 8009b14:	e003      	b.n	8009b1e <udp_input+0x202>
    pbuf_free(p);
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f7ff faa2 	bl	8009060 <pbuf_free>
  return;
 8009b1c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8009b1e:	372c      	adds	r7, #44	@ 0x2c
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd90      	pop	{r4, r7, pc}
 8009b24:	0800fd6c 	.word	0x0800fd6c
 8009b28:	0800fe10 	.word	0x0800fe10
 8009b2c:	0800fdc0 	.word	0x0800fdc0
 8009b30:	0800fe28 	.word	0x0800fe28
 8009b34:	20005008 	.word	0x20005008
 8009b38:	2000d46c 	.word	0x2000d46c
 8009b3c:	0800fe44 	.word	0x0800fe44
 8009b40:	20005018 	.word	0x20005018

08009b44 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b086      	sub	sp, #24
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	60f8      	str	r0, [r7, #12]
 8009b4c:	60b9      	str	r1, [r7, #8]
 8009b4e:	4613      	mov	r3, r2
 8009b50:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d101      	bne.n	8009b5c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8009b58:	4b39      	ldr	r3, [pc, #228]	@ (8009c40 <udp_bind+0xfc>)
 8009b5a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d109      	bne.n	8009b76 <udp_bind+0x32>
 8009b62:	4b38      	ldr	r3, [pc, #224]	@ (8009c44 <udp_bind+0x100>)
 8009b64:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8009b68:	4937      	ldr	r1, [pc, #220]	@ (8009c48 <udp_bind+0x104>)
 8009b6a:	4838      	ldr	r0, [pc, #224]	@ (8009c4c <udp_bind+0x108>)
 8009b6c:	f003 f92e 	bl	800cdcc <iprintf>
 8009b70:	f06f 030f 	mvn.w	r3, #15
 8009b74:	e060      	b.n	8009c38 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8009b76:	2300      	movs	r3, #0
 8009b78:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8009b7a:	4b35      	ldr	r3, [pc, #212]	@ (8009c50 <udp_bind+0x10c>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	617b      	str	r3, [r7, #20]
 8009b80:	e009      	b.n	8009b96 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d102      	bne.n	8009b90 <udp_bind+0x4c>
      rebind = 1;
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	74fb      	strb	r3, [r7, #19]
      break;
 8009b8e:	e005      	b.n	8009b9c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	68db      	ldr	r3, [r3, #12]
 8009b94:	617b      	str	r3, [r7, #20]
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d1f2      	bne.n	8009b82 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8009b9c:	88fb      	ldrh	r3, [r7, #6]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d109      	bne.n	8009bb6 <udp_bind+0x72>
    port = udp_new_port();
 8009ba2:	f7ff fe1f 	bl	80097e4 <udp_new_port>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8009baa:	88fb      	ldrh	r3, [r7, #6]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d12c      	bne.n	8009c0a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8009bb0:	f06f 0307 	mvn.w	r3, #7
 8009bb4:	e040      	b.n	8009c38 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8009bb6:	4b26      	ldr	r3, [pc, #152]	@ (8009c50 <udp_bind+0x10c>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	617b      	str	r3, [r7, #20]
 8009bbc:	e022      	b.n	8009c04 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8009bbe:	68fa      	ldr	r2, [r7, #12]
 8009bc0:	697b      	ldr	r3, [r7, #20]
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d01b      	beq.n	8009bfe <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	8a5b      	ldrh	r3, [r3, #18]
 8009bca:	88fa      	ldrh	r2, [r7, #6]
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d116      	bne.n	8009bfe <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8009bd8:	429a      	cmp	r2, r3
 8009bda:	d00d      	beq.n	8009bf8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00a      	beq.n	8009bf8 <udp_bind+0xb4>
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d006      	beq.n	8009bf8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8009bea:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d003      	beq.n	8009bf8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d102      	bne.n	8009bfe <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8009bf8:	f06f 0307 	mvn.w	r3, #7
 8009bfc:	e01c      	b.n	8009c38 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	68db      	ldr	r3, [r3, #12]
 8009c02:	617b      	str	r3, [r7, #20]
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d1d9      	bne.n	8009bbe <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d002      	beq.n	8009c16 <udp_bind+0xd2>
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	e000      	b.n	8009c18 <udp_bind+0xd4>
 8009c16:	2300      	movs	r3, #0
 8009c18:	68fa      	ldr	r2, [r7, #12]
 8009c1a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	88fa      	ldrh	r2, [r7, #6]
 8009c20:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8009c22:	7cfb      	ldrb	r3, [r7, #19]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d106      	bne.n	8009c36 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8009c28:	4b09      	ldr	r3, [pc, #36]	@ (8009c50 <udp_bind+0x10c>)
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8009c30:	4a07      	ldr	r2, [pc, #28]	@ (8009c50 <udp_bind+0x10c>)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3718      	adds	r7, #24
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	08010828 	.word	0x08010828
 8009c44:	0800fd6c 	.word	0x0800fd6c
 8009c48:	08010034 	.word	0x08010034
 8009c4c:	0800fdc0 	.word	0x0800fdc0
 8009c50:	2000d46c 	.word	0x2000d46c

08009c54 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b084      	sub	sp, #16
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	60f8      	str	r0, [r7, #12]
 8009c5c:	60b9      	str	r1, [r7, #8]
 8009c5e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d107      	bne.n	8009c76 <udp_recv+0x22>
 8009c66:	4b08      	ldr	r3, [pc, #32]	@ (8009c88 <udp_recv+0x34>)
 8009c68:	f240 428a 	movw	r2, #1162	@ 0x48a
 8009c6c:	4907      	ldr	r1, [pc, #28]	@ (8009c8c <udp_recv+0x38>)
 8009c6e:	4808      	ldr	r0, [pc, #32]	@ (8009c90 <udp_recv+0x3c>)
 8009c70:	f003 f8ac 	bl	800cdcc <iprintf>
 8009c74:	e005      	b.n	8009c82 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	68ba      	ldr	r2, [r7, #8]
 8009c7a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	687a      	ldr	r2, [r7, #4]
 8009c80:	61da      	str	r2, [r3, #28]
}
 8009c82:	3710      	adds	r7, #16
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}
 8009c88:	0800fd6c 	.word	0x0800fd6c
 8009c8c:	080100a0 	.word	0x080100a0
 8009c90:	0800fdc0 	.word	0x0800fdc0

08009c94 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d107      	bne.n	8009cb2 <udp_remove+0x1e>
 8009ca2:	4b19      	ldr	r3, [pc, #100]	@ (8009d08 <udp_remove+0x74>)
 8009ca4:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8009ca8:	4918      	ldr	r1, [pc, #96]	@ (8009d0c <udp_remove+0x78>)
 8009caa:	4819      	ldr	r0, [pc, #100]	@ (8009d10 <udp_remove+0x7c>)
 8009cac:	f003 f88e 	bl	800cdcc <iprintf>
 8009cb0:	e026      	b.n	8009d00 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8009cb2:	4b18      	ldr	r3, [pc, #96]	@ (8009d14 <udp_remove+0x80>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	429a      	cmp	r2, r3
 8009cba:	d105      	bne.n	8009cc8 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8009cbc:	4b15      	ldr	r3, [pc, #84]	@ (8009d14 <udp_remove+0x80>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	68db      	ldr	r3, [r3, #12]
 8009cc2:	4a14      	ldr	r2, [pc, #80]	@ (8009d14 <udp_remove+0x80>)
 8009cc4:	6013      	str	r3, [r2, #0]
 8009cc6:	e017      	b.n	8009cf8 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8009cc8:	4b12      	ldr	r3, [pc, #72]	@ (8009d14 <udp_remove+0x80>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	60fb      	str	r3, [r7, #12]
 8009cce:	e010      	b.n	8009cf2 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	68db      	ldr	r3, [r3, #12]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d009      	beq.n	8009cec <udp_remove+0x58>
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	d104      	bne.n	8009cec <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	68da      	ldr	r2, [r3, #12]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	60da      	str	r2, [r3, #12]
        break;
 8009cea:	e005      	b.n	8009cf8 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	68db      	ldr	r3, [r3, #12]
 8009cf0:	60fb      	str	r3, [r7, #12]
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d1eb      	bne.n	8009cd0 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8009cf8:	6879      	ldr	r1, [r7, #4]
 8009cfa:	2000      	movs	r0, #0
 8009cfc:	f7fe fb90 	bl	8008420 <memp_free>
}
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	0800fd6c 	.word	0x0800fd6c
 8009d0c:	080100b8 	.word	0x080100b8
 8009d10:	0800fdc0 	.word	0x0800fdc0
 8009d14:	2000d46c 	.word	0x2000d46c

08009d18 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b082      	sub	sp, #8
 8009d1c:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8009d1e:	2000      	movs	r0, #0
 8009d20:	f7fe fb0e 	bl	8008340 <memp_malloc>
 8009d24:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d007      	beq.n	8009d3c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8009d2c:	2220      	movs	r2, #32
 8009d2e:	2100      	movs	r1, #0
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	f003 f9a3 	bl	800d07c <memset>
    pcb->ttl = UDP_TTL;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	22ff      	movs	r2, #255	@ 0xff
 8009d3a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8009d3c:	687b      	ldr	r3, [r7, #4]
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3708      	adds	r7, #8
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}
	...

08009d48 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b085      	sub	sp, #20
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d01e      	beq.n	8009d96 <udp_netif_ip_addr_changed+0x4e>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d01a      	beq.n	8009d96 <udp_netif_ip_addr_changed+0x4e>
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d017      	beq.n	8009d96 <udp_netif_ip_addr_changed+0x4e>
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d013      	beq.n	8009d96 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8009d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8009da4 <udp_netif_ip_addr_changed+0x5c>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	60fb      	str	r3, [r7, #12]
 8009d74:	e00c      	b.n	8009d90 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681a      	ldr	r2, [r3, #0]
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d103      	bne.n	8009d8a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	68db      	ldr	r3, [r3, #12]
 8009d8e:	60fb      	str	r3, [r7, #12]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d1ef      	bne.n	8009d76 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8009d96:	bf00      	nop
 8009d98:	3714      	adds	r7, #20
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr
 8009da2:	bf00      	nop
 8009da4:	2000d46c 	.word	0x2000d46c

08009da8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b082      	sub	sp, #8
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8009db0:	4915      	ldr	r1, [pc, #84]	@ (8009e08 <etharp_free_entry+0x60>)
 8009db2:	687a      	ldr	r2, [r7, #4]
 8009db4:	4613      	mov	r3, r2
 8009db6:	005b      	lsls	r3, r3, #1
 8009db8:	4413      	add	r3, r2
 8009dba:	00db      	lsls	r3, r3, #3
 8009dbc:	440b      	add	r3, r1
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d013      	beq.n	8009dec <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8009dc4:	4910      	ldr	r1, [pc, #64]	@ (8009e08 <etharp_free_entry+0x60>)
 8009dc6:	687a      	ldr	r2, [r7, #4]
 8009dc8:	4613      	mov	r3, r2
 8009dca:	005b      	lsls	r3, r3, #1
 8009dcc:	4413      	add	r3, r2
 8009dce:	00db      	lsls	r3, r3, #3
 8009dd0:	440b      	add	r3, r1
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f7ff f943 	bl	8009060 <pbuf_free>
    arp_table[i].q = NULL;
 8009dda:	490b      	ldr	r1, [pc, #44]	@ (8009e08 <etharp_free_entry+0x60>)
 8009ddc:	687a      	ldr	r2, [r7, #4]
 8009dde:	4613      	mov	r3, r2
 8009de0:	005b      	lsls	r3, r3, #1
 8009de2:	4413      	add	r3, r2
 8009de4:	00db      	lsls	r3, r3, #3
 8009de6:	440b      	add	r3, r1
 8009de8:	2200      	movs	r2, #0
 8009dea:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8009dec:	4906      	ldr	r1, [pc, #24]	@ (8009e08 <etharp_free_entry+0x60>)
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	4613      	mov	r3, r2
 8009df2:	005b      	lsls	r3, r3, #1
 8009df4:	4413      	add	r3, r2
 8009df6:	00db      	lsls	r3, r3, #3
 8009df8:	440b      	add	r3, r1
 8009dfa:	3314      	adds	r3, #20
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8009e00:	bf00      	nop
 8009e02:	3708      	adds	r7, #8
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}
 8009e08:	2000d470 	.word	0x2000d470

08009e0c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b082      	sub	sp, #8
 8009e10:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009e12:	2300      	movs	r3, #0
 8009e14:	607b      	str	r3, [r7, #4]
 8009e16:	e096      	b.n	8009f46 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8009e18:	494f      	ldr	r1, [pc, #316]	@ (8009f58 <etharp_tmr+0x14c>)
 8009e1a:	687a      	ldr	r2, [r7, #4]
 8009e1c:	4613      	mov	r3, r2
 8009e1e:	005b      	lsls	r3, r3, #1
 8009e20:	4413      	add	r3, r2
 8009e22:	00db      	lsls	r3, r3, #3
 8009e24:	440b      	add	r3, r1
 8009e26:	3314      	adds	r3, #20
 8009e28:	781b      	ldrb	r3, [r3, #0]
 8009e2a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8009e2c:	78fb      	ldrb	r3, [r7, #3]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	f000 8086 	beq.w	8009f40 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8009e34:	4948      	ldr	r1, [pc, #288]	@ (8009f58 <etharp_tmr+0x14c>)
 8009e36:	687a      	ldr	r2, [r7, #4]
 8009e38:	4613      	mov	r3, r2
 8009e3a:	005b      	lsls	r3, r3, #1
 8009e3c:	4413      	add	r3, r2
 8009e3e:	00db      	lsls	r3, r3, #3
 8009e40:	440b      	add	r3, r1
 8009e42:	3312      	adds	r3, #18
 8009e44:	881b      	ldrh	r3, [r3, #0]
 8009e46:	3301      	adds	r3, #1
 8009e48:	b298      	uxth	r0, r3
 8009e4a:	4943      	ldr	r1, [pc, #268]	@ (8009f58 <etharp_tmr+0x14c>)
 8009e4c:	687a      	ldr	r2, [r7, #4]
 8009e4e:	4613      	mov	r3, r2
 8009e50:	005b      	lsls	r3, r3, #1
 8009e52:	4413      	add	r3, r2
 8009e54:	00db      	lsls	r3, r3, #3
 8009e56:	440b      	add	r3, r1
 8009e58:	3312      	adds	r3, #18
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8009e5e:	493e      	ldr	r1, [pc, #248]	@ (8009f58 <etharp_tmr+0x14c>)
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	4613      	mov	r3, r2
 8009e64:	005b      	lsls	r3, r3, #1
 8009e66:	4413      	add	r3, r2
 8009e68:	00db      	lsls	r3, r3, #3
 8009e6a:	440b      	add	r3, r1
 8009e6c:	3312      	adds	r3, #18
 8009e6e:	881b      	ldrh	r3, [r3, #0]
 8009e70:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8009e74:	d215      	bcs.n	8009ea2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8009e76:	4938      	ldr	r1, [pc, #224]	@ (8009f58 <etharp_tmr+0x14c>)
 8009e78:	687a      	ldr	r2, [r7, #4]
 8009e7a:	4613      	mov	r3, r2
 8009e7c:	005b      	lsls	r3, r3, #1
 8009e7e:	4413      	add	r3, r2
 8009e80:	00db      	lsls	r3, r3, #3
 8009e82:	440b      	add	r3, r1
 8009e84:	3314      	adds	r3, #20
 8009e86:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	d10e      	bne.n	8009eaa <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8009e8c:	4932      	ldr	r1, [pc, #200]	@ (8009f58 <etharp_tmr+0x14c>)
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	4613      	mov	r3, r2
 8009e92:	005b      	lsls	r3, r3, #1
 8009e94:	4413      	add	r3, r2
 8009e96:	00db      	lsls	r3, r3, #3
 8009e98:	440b      	add	r3, r1
 8009e9a:	3312      	adds	r3, #18
 8009e9c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8009e9e:	2b04      	cmp	r3, #4
 8009ea0:	d903      	bls.n	8009eaa <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f7ff ff80 	bl	8009da8 <etharp_free_entry>
 8009ea8:	e04a      	b.n	8009f40 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8009eaa:	492b      	ldr	r1, [pc, #172]	@ (8009f58 <etharp_tmr+0x14c>)
 8009eac:	687a      	ldr	r2, [r7, #4]
 8009eae:	4613      	mov	r3, r2
 8009eb0:	005b      	lsls	r3, r3, #1
 8009eb2:	4413      	add	r3, r2
 8009eb4:	00db      	lsls	r3, r3, #3
 8009eb6:	440b      	add	r3, r1
 8009eb8:	3314      	adds	r3, #20
 8009eba:	781b      	ldrb	r3, [r3, #0]
 8009ebc:	2b03      	cmp	r3, #3
 8009ebe:	d10a      	bne.n	8009ed6 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8009ec0:	4925      	ldr	r1, [pc, #148]	@ (8009f58 <etharp_tmr+0x14c>)
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	4613      	mov	r3, r2
 8009ec6:	005b      	lsls	r3, r3, #1
 8009ec8:	4413      	add	r3, r2
 8009eca:	00db      	lsls	r3, r3, #3
 8009ecc:	440b      	add	r3, r1
 8009ece:	3314      	adds	r3, #20
 8009ed0:	2204      	movs	r2, #4
 8009ed2:	701a      	strb	r2, [r3, #0]
 8009ed4:	e034      	b.n	8009f40 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8009ed6:	4920      	ldr	r1, [pc, #128]	@ (8009f58 <etharp_tmr+0x14c>)
 8009ed8:	687a      	ldr	r2, [r7, #4]
 8009eda:	4613      	mov	r3, r2
 8009edc:	005b      	lsls	r3, r3, #1
 8009ede:	4413      	add	r3, r2
 8009ee0:	00db      	lsls	r3, r3, #3
 8009ee2:	440b      	add	r3, r1
 8009ee4:	3314      	adds	r3, #20
 8009ee6:	781b      	ldrb	r3, [r3, #0]
 8009ee8:	2b04      	cmp	r3, #4
 8009eea:	d10a      	bne.n	8009f02 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8009eec:	491a      	ldr	r1, [pc, #104]	@ (8009f58 <etharp_tmr+0x14c>)
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	4613      	mov	r3, r2
 8009ef2:	005b      	lsls	r3, r3, #1
 8009ef4:	4413      	add	r3, r2
 8009ef6:	00db      	lsls	r3, r3, #3
 8009ef8:	440b      	add	r3, r1
 8009efa:	3314      	adds	r3, #20
 8009efc:	2202      	movs	r2, #2
 8009efe:	701a      	strb	r2, [r3, #0]
 8009f00:	e01e      	b.n	8009f40 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8009f02:	4915      	ldr	r1, [pc, #84]	@ (8009f58 <etharp_tmr+0x14c>)
 8009f04:	687a      	ldr	r2, [r7, #4]
 8009f06:	4613      	mov	r3, r2
 8009f08:	005b      	lsls	r3, r3, #1
 8009f0a:	4413      	add	r3, r2
 8009f0c:	00db      	lsls	r3, r3, #3
 8009f0e:	440b      	add	r3, r1
 8009f10:	3314      	adds	r3, #20
 8009f12:	781b      	ldrb	r3, [r3, #0]
 8009f14:	2b01      	cmp	r3, #1
 8009f16:	d113      	bne.n	8009f40 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8009f18:	490f      	ldr	r1, [pc, #60]	@ (8009f58 <etharp_tmr+0x14c>)
 8009f1a:	687a      	ldr	r2, [r7, #4]
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	005b      	lsls	r3, r3, #1
 8009f20:	4413      	add	r3, r2
 8009f22:	00db      	lsls	r3, r3, #3
 8009f24:	440b      	add	r3, r1
 8009f26:	3308      	adds	r3, #8
 8009f28:	6818      	ldr	r0, [r3, #0]
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	4613      	mov	r3, r2
 8009f2e:	005b      	lsls	r3, r3, #1
 8009f30:	4413      	add	r3, r2
 8009f32:	00db      	lsls	r3, r3, #3
 8009f34:	4a08      	ldr	r2, [pc, #32]	@ (8009f58 <etharp_tmr+0x14c>)
 8009f36:	4413      	add	r3, r2
 8009f38:	3304      	adds	r3, #4
 8009f3a:	4619      	mov	r1, r3
 8009f3c:	f000 fe6e 	bl	800ac1c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	3301      	adds	r3, #1
 8009f44:	607b      	str	r3, [r7, #4]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2b09      	cmp	r3, #9
 8009f4a:	f77f af65 	ble.w	8009e18 <etharp_tmr+0xc>
      }
    }
  }
}
 8009f4e:	bf00      	nop
 8009f50:	bf00      	nop
 8009f52:	3708      	adds	r7, #8
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	2000d470 	.word	0x2000d470

08009f5c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b08a      	sub	sp, #40	@ 0x28
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	60f8      	str	r0, [r7, #12]
 8009f64:	460b      	mov	r3, r1
 8009f66:	607a      	str	r2, [r7, #4]
 8009f68:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8009f6a:	230a      	movs	r3, #10
 8009f6c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8009f6e:	230a      	movs	r3, #10
 8009f70:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8009f72:	230a      	movs	r3, #10
 8009f74:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8009f76:	2300      	movs	r3, #0
 8009f78:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8009f7a:	230a      	movs	r3, #10
 8009f7c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	83bb      	strh	r3, [r7, #28]
 8009f82:	2300      	movs	r3, #0
 8009f84:	837b      	strh	r3, [r7, #26]
 8009f86:	2300      	movs	r3, #0
 8009f88:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	843b      	strh	r3, [r7, #32]
 8009f8e:	e0ae      	b.n	800a0ee <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8009f90:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009f94:	49a6      	ldr	r1, [pc, #664]	@ (800a230 <etharp_find_entry+0x2d4>)
 8009f96:	4613      	mov	r3, r2
 8009f98:	005b      	lsls	r3, r3, #1
 8009f9a:	4413      	add	r3, r2
 8009f9c:	00db      	lsls	r3, r3, #3
 8009f9e:	440b      	add	r3, r1
 8009fa0:	3314      	adds	r3, #20
 8009fa2:	781b      	ldrb	r3, [r3, #0]
 8009fa4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8009fa6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8009faa:	2b0a      	cmp	r3, #10
 8009fac:	d105      	bne.n	8009fba <etharp_find_entry+0x5e>
 8009fae:	7dfb      	ldrb	r3, [r7, #23]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d102      	bne.n	8009fba <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8009fb4:	8c3b      	ldrh	r3, [r7, #32]
 8009fb6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8009fb8:	e095      	b.n	800a0e6 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8009fba:	7dfb      	ldrb	r3, [r7, #23]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	f000 8092 	beq.w	800a0e6 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8009fc2:	7dfb      	ldrb	r3, [r7, #23]
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d009      	beq.n	8009fdc <etharp_find_entry+0x80>
 8009fc8:	7dfb      	ldrb	r3, [r7, #23]
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d806      	bhi.n	8009fdc <etharp_find_entry+0x80>
 8009fce:	4b99      	ldr	r3, [pc, #612]	@ (800a234 <etharp_find_entry+0x2d8>)
 8009fd0:	f240 1223 	movw	r2, #291	@ 0x123
 8009fd4:	4998      	ldr	r1, [pc, #608]	@ (800a238 <etharp_find_entry+0x2dc>)
 8009fd6:	4899      	ldr	r0, [pc, #612]	@ (800a23c <etharp_find_entry+0x2e0>)
 8009fd8:	f002 fef8 	bl	800cdcc <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d020      	beq.n	800a024 <etharp_find_entry+0xc8>
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	6819      	ldr	r1, [r3, #0]
 8009fe6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009fea:	4891      	ldr	r0, [pc, #580]	@ (800a230 <etharp_find_entry+0x2d4>)
 8009fec:	4613      	mov	r3, r2
 8009fee:	005b      	lsls	r3, r3, #1
 8009ff0:	4413      	add	r3, r2
 8009ff2:	00db      	lsls	r3, r3, #3
 8009ff4:	4403      	add	r3, r0
 8009ff6:	3304      	adds	r3, #4
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4299      	cmp	r1, r3
 8009ffc:	d112      	bne.n	800a024 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d00c      	beq.n	800a01e <etharp_find_entry+0xc2>
 800a004:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a008:	4989      	ldr	r1, [pc, #548]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a00a:	4613      	mov	r3, r2
 800a00c:	005b      	lsls	r3, r3, #1
 800a00e:	4413      	add	r3, r2
 800a010:	00db      	lsls	r3, r3, #3
 800a012:	440b      	add	r3, r1
 800a014:	3308      	adds	r3, #8
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	687a      	ldr	r2, [r7, #4]
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d102      	bne.n	800a024 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800a01e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a022:	e100      	b.n	800a226 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800a024:	7dfb      	ldrb	r3, [r7, #23]
 800a026:	2b01      	cmp	r3, #1
 800a028:	d140      	bne.n	800a0ac <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800a02a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a02e:	4980      	ldr	r1, [pc, #512]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a030:	4613      	mov	r3, r2
 800a032:	005b      	lsls	r3, r3, #1
 800a034:	4413      	add	r3, r2
 800a036:	00db      	lsls	r3, r3, #3
 800a038:	440b      	add	r3, r1
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d01a      	beq.n	800a076 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 800a040:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a044:	497a      	ldr	r1, [pc, #488]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a046:	4613      	mov	r3, r2
 800a048:	005b      	lsls	r3, r3, #1
 800a04a:	4413      	add	r3, r2
 800a04c:	00db      	lsls	r3, r3, #3
 800a04e:	440b      	add	r3, r1
 800a050:	3312      	adds	r3, #18
 800a052:	881b      	ldrh	r3, [r3, #0]
 800a054:	8bba      	ldrh	r2, [r7, #28]
 800a056:	429a      	cmp	r2, r3
 800a058:	d845      	bhi.n	800a0e6 <etharp_find_entry+0x18a>
            old_queue = i;
 800a05a:	8c3b      	ldrh	r3, [r7, #32]
 800a05c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 800a05e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a062:	4973      	ldr	r1, [pc, #460]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a064:	4613      	mov	r3, r2
 800a066:	005b      	lsls	r3, r3, #1
 800a068:	4413      	add	r3, r2
 800a06a:	00db      	lsls	r3, r3, #3
 800a06c:	440b      	add	r3, r1
 800a06e:	3312      	adds	r3, #18
 800a070:	881b      	ldrh	r3, [r3, #0]
 800a072:	83bb      	strh	r3, [r7, #28]
 800a074:	e037      	b.n	800a0e6 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800a076:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a07a:	496d      	ldr	r1, [pc, #436]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a07c:	4613      	mov	r3, r2
 800a07e:	005b      	lsls	r3, r3, #1
 800a080:	4413      	add	r3, r2
 800a082:	00db      	lsls	r3, r3, #3
 800a084:	440b      	add	r3, r1
 800a086:	3312      	adds	r3, #18
 800a088:	881b      	ldrh	r3, [r3, #0]
 800a08a:	8b7a      	ldrh	r2, [r7, #26]
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d82a      	bhi.n	800a0e6 <etharp_find_entry+0x18a>
            old_pending = i;
 800a090:	8c3b      	ldrh	r3, [r7, #32]
 800a092:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 800a094:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a098:	4965      	ldr	r1, [pc, #404]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a09a:	4613      	mov	r3, r2
 800a09c:	005b      	lsls	r3, r3, #1
 800a09e:	4413      	add	r3, r2
 800a0a0:	00db      	lsls	r3, r3, #3
 800a0a2:	440b      	add	r3, r1
 800a0a4:	3312      	adds	r3, #18
 800a0a6:	881b      	ldrh	r3, [r3, #0]
 800a0a8:	837b      	strh	r3, [r7, #26]
 800a0aa:	e01c      	b.n	800a0e6 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800a0ac:	7dfb      	ldrb	r3, [r7, #23]
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	d919      	bls.n	800a0e6 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800a0b2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a0b6:	495e      	ldr	r1, [pc, #376]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a0b8:	4613      	mov	r3, r2
 800a0ba:	005b      	lsls	r3, r3, #1
 800a0bc:	4413      	add	r3, r2
 800a0be:	00db      	lsls	r3, r3, #3
 800a0c0:	440b      	add	r3, r1
 800a0c2:	3312      	adds	r3, #18
 800a0c4:	881b      	ldrh	r3, [r3, #0]
 800a0c6:	8b3a      	ldrh	r2, [r7, #24]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d80c      	bhi.n	800a0e6 <etharp_find_entry+0x18a>
            old_stable = i;
 800a0cc:	8c3b      	ldrh	r3, [r7, #32]
 800a0ce:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 800a0d0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a0d4:	4956      	ldr	r1, [pc, #344]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a0d6:	4613      	mov	r3, r2
 800a0d8:	005b      	lsls	r3, r3, #1
 800a0da:	4413      	add	r3, r2
 800a0dc:	00db      	lsls	r3, r3, #3
 800a0de:	440b      	add	r3, r1
 800a0e0:	3312      	adds	r3, #18
 800a0e2:	881b      	ldrh	r3, [r3, #0]
 800a0e4:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800a0e6:	8c3b      	ldrh	r3, [r7, #32]
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	b29b      	uxth	r3, r3
 800a0ec:	843b      	strh	r3, [r7, #32]
 800a0ee:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a0f2:	2b09      	cmp	r3, #9
 800a0f4:	f77f af4c 	ble.w	8009f90 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800a0f8:	7afb      	ldrb	r3, [r7, #11]
 800a0fa:	f003 0302 	and.w	r3, r3, #2
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d108      	bne.n	800a114 <etharp_find_entry+0x1b8>
 800a102:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800a106:	2b0a      	cmp	r3, #10
 800a108:	d107      	bne.n	800a11a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800a10a:	7afb      	ldrb	r3, [r7, #11]
 800a10c:	f003 0301 	and.w	r3, r3, #1
 800a110:	2b00      	cmp	r3, #0
 800a112:	d102      	bne.n	800a11a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 800a114:	f04f 33ff 	mov.w	r3, #4294967295
 800a118:	e085      	b.n	800a226 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800a11a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800a11e:	2b09      	cmp	r3, #9
 800a120:	dc02      	bgt.n	800a128 <etharp_find_entry+0x1cc>
    i = empty;
 800a122:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a124:	843b      	strh	r3, [r7, #32]
 800a126:	e039      	b.n	800a19c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800a128:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800a12c:	2b09      	cmp	r3, #9
 800a12e:	dc14      	bgt.n	800a15a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 800a130:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a132:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800a134:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a138:	493d      	ldr	r1, [pc, #244]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a13a:	4613      	mov	r3, r2
 800a13c:	005b      	lsls	r3, r3, #1
 800a13e:	4413      	add	r3, r2
 800a140:	00db      	lsls	r3, r3, #3
 800a142:	440b      	add	r3, r1
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d018      	beq.n	800a17c <etharp_find_entry+0x220>
 800a14a:	4b3a      	ldr	r3, [pc, #232]	@ (800a234 <etharp_find_entry+0x2d8>)
 800a14c:	f240 126d 	movw	r2, #365	@ 0x16d
 800a150:	493b      	ldr	r1, [pc, #236]	@ (800a240 <etharp_find_entry+0x2e4>)
 800a152:	483a      	ldr	r0, [pc, #232]	@ (800a23c <etharp_find_entry+0x2e0>)
 800a154:	f002 fe3a 	bl	800cdcc <iprintf>
 800a158:	e010      	b.n	800a17c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800a15a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800a15e:	2b09      	cmp	r3, #9
 800a160:	dc02      	bgt.n	800a168 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 800a162:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a164:	843b      	strh	r3, [r7, #32]
 800a166:	e009      	b.n	800a17c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800a168:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800a16c:	2b09      	cmp	r3, #9
 800a16e:	dc02      	bgt.n	800a176 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800a170:	8bfb      	ldrh	r3, [r7, #30]
 800a172:	843b      	strh	r3, [r7, #32]
 800a174:	e002      	b.n	800a17c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 800a176:	f04f 33ff 	mov.w	r3, #4294967295
 800a17a:	e054      	b.n	800a226 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800a17c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a180:	2b09      	cmp	r3, #9
 800a182:	dd06      	ble.n	800a192 <etharp_find_entry+0x236>
 800a184:	4b2b      	ldr	r3, [pc, #172]	@ (800a234 <etharp_find_entry+0x2d8>)
 800a186:	f240 127f 	movw	r2, #383	@ 0x17f
 800a18a:	492e      	ldr	r1, [pc, #184]	@ (800a244 <etharp_find_entry+0x2e8>)
 800a18c:	482b      	ldr	r0, [pc, #172]	@ (800a23c <etharp_find_entry+0x2e0>)
 800a18e:	f002 fe1d 	bl	800cdcc <iprintf>
    etharp_free_entry(i);
 800a192:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a196:	4618      	mov	r0, r3
 800a198:	f7ff fe06 	bl	8009da8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800a19c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a1a0:	2b09      	cmp	r3, #9
 800a1a2:	dd06      	ble.n	800a1b2 <etharp_find_entry+0x256>
 800a1a4:	4b23      	ldr	r3, [pc, #140]	@ (800a234 <etharp_find_entry+0x2d8>)
 800a1a6:	f240 1283 	movw	r2, #387	@ 0x183
 800a1aa:	4926      	ldr	r1, [pc, #152]	@ (800a244 <etharp_find_entry+0x2e8>)
 800a1ac:	4823      	ldr	r0, [pc, #140]	@ (800a23c <etharp_find_entry+0x2e0>)
 800a1ae:	f002 fe0d 	bl	800cdcc <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800a1b2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a1b6:	491e      	ldr	r1, [pc, #120]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a1b8:	4613      	mov	r3, r2
 800a1ba:	005b      	lsls	r3, r3, #1
 800a1bc:	4413      	add	r3, r2
 800a1be:	00db      	lsls	r3, r3, #3
 800a1c0:	440b      	add	r3, r1
 800a1c2:	3314      	adds	r3, #20
 800a1c4:	781b      	ldrb	r3, [r3, #0]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d006      	beq.n	800a1d8 <etharp_find_entry+0x27c>
 800a1ca:	4b1a      	ldr	r3, [pc, #104]	@ (800a234 <etharp_find_entry+0x2d8>)
 800a1cc:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 800a1d0:	491d      	ldr	r1, [pc, #116]	@ (800a248 <etharp_find_entry+0x2ec>)
 800a1d2:	481a      	ldr	r0, [pc, #104]	@ (800a23c <etharp_find_entry+0x2e0>)
 800a1d4:	f002 fdfa 	bl	800cdcc <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d00b      	beq.n	800a1f6 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800a1de:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	6819      	ldr	r1, [r3, #0]
 800a1e6:	4812      	ldr	r0, [pc, #72]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a1e8:	4613      	mov	r3, r2
 800a1ea:	005b      	lsls	r3, r3, #1
 800a1ec:	4413      	add	r3, r2
 800a1ee:	00db      	lsls	r3, r3, #3
 800a1f0:	4403      	add	r3, r0
 800a1f2:	3304      	adds	r3, #4
 800a1f4:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800a1f6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a1fa:	490d      	ldr	r1, [pc, #52]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a1fc:	4613      	mov	r3, r2
 800a1fe:	005b      	lsls	r3, r3, #1
 800a200:	4413      	add	r3, r2
 800a202:	00db      	lsls	r3, r3, #3
 800a204:	440b      	add	r3, r1
 800a206:	3312      	adds	r3, #18
 800a208:	2200      	movs	r2, #0
 800a20a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800a20c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800a210:	4907      	ldr	r1, [pc, #28]	@ (800a230 <etharp_find_entry+0x2d4>)
 800a212:	4613      	mov	r3, r2
 800a214:	005b      	lsls	r3, r3, #1
 800a216:	4413      	add	r3, r2
 800a218:	00db      	lsls	r3, r3, #3
 800a21a:	440b      	add	r3, r1
 800a21c:	3308      	adds	r3, #8
 800a21e:	687a      	ldr	r2, [r7, #4]
 800a220:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 800a222:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 800a226:	4618      	mov	r0, r3
 800a228:	3728      	adds	r7, #40	@ 0x28
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}
 800a22e:	bf00      	nop
 800a230:	2000d470 	.word	0x2000d470
 800a234:	080100d0 	.word	0x080100d0
 800a238:	08010108 	.word	0x08010108
 800a23c:	08010148 	.word	0x08010148
 800a240:	08010170 	.word	0x08010170
 800a244:	08010188 	.word	0x08010188
 800a248:	0801019c 	.word	0x0801019c

0800a24c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b088      	sub	sp, #32
 800a250:	af02      	add	r7, sp, #8
 800a252:	60f8      	str	r0, [r7, #12]
 800a254:	60b9      	str	r1, [r7, #8]
 800a256:	607a      	str	r2, [r7, #4]
 800a258:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a260:	2b06      	cmp	r3, #6
 800a262:	d006      	beq.n	800a272 <etharp_update_arp_entry+0x26>
 800a264:	4b48      	ldr	r3, [pc, #288]	@ (800a388 <etharp_update_arp_entry+0x13c>)
 800a266:	f240 12a9 	movw	r2, #425	@ 0x1a9
 800a26a:	4948      	ldr	r1, [pc, #288]	@ (800a38c <etharp_update_arp_entry+0x140>)
 800a26c:	4848      	ldr	r0, [pc, #288]	@ (800a390 <etharp_update_arp_entry+0x144>)
 800a26e:	f002 fdad 	bl	800cdcc <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d012      	beq.n	800a29e <etharp_update_arp_entry+0x52>
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d00e      	beq.n	800a29e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	68f9      	ldr	r1, [r7, #12]
 800a286:	4618      	mov	r0, r3
 800a288:	f001 f8f4 	bl	800b474 <ip4_addr_isbroadcast_u32>
 800a28c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d105      	bne.n	800a29e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800a29a:	2be0      	cmp	r3, #224	@ 0xe0
 800a29c:	d102      	bne.n	800a2a4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800a29e:	f06f 030f 	mvn.w	r3, #15
 800a2a2:	e06c      	b.n	800a37e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800a2a4:	78fb      	ldrb	r3, [r7, #3]
 800a2a6:	68fa      	ldr	r2, [r7, #12]
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	68b8      	ldr	r0, [r7, #8]
 800a2ac:	f7ff fe56 	bl	8009f5c <etharp_find_entry>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 800a2b4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	da02      	bge.n	800a2c2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800a2bc:	8afb      	ldrh	r3, [r7, #22]
 800a2be:	b25b      	sxtb	r3, r3
 800a2c0:	e05d      	b.n	800a37e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800a2c2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a2c6:	4933      	ldr	r1, [pc, #204]	@ (800a394 <etharp_update_arp_entry+0x148>)
 800a2c8:	4613      	mov	r3, r2
 800a2ca:	005b      	lsls	r3, r3, #1
 800a2cc:	4413      	add	r3, r2
 800a2ce:	00db      	lsls	r3, r3, #3
 800a2d0:	440b      	add	r3, r1
 800a2d2:	3314      	adds	r3, #20
 800a2d4:	2202      	movs	r2, #2
 800a2d6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800a2d8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a2dc:	492d      	ldr	r1, [pc, #180]	@ (800a394 <etharp_update_arp_entry+0x148>)
 800a2de:	4613      	mov	r3, r2
 800a2e0:	005b      	lsls	r3, r3, #1
 800a2e2:	4413      	add	r3, r2
 800a2e4:	00db      	lsls	r3, r3, #3
 800a2e6:	440b      	add	r3, r1
 800a2e8:	3308      	adds	r3, #8
 800a2ea:	68fa      	ldr	r2, [r7, #12]
 800a2ec:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800a2ee:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a2f2:	4613      	mov	r3, r2
 800a2f4:	005b      	lsls	r3, r3, #1
 800a2f6:	4413      	add	r3, r2
 800a2f8:	00db      	lsls	r3, r3, #3
 800a2fa:	3308      	adds	r3, #8
 800a2fc:	4a25      	ldr	r2, [pc, #148]	@ (800a394 <etharp_update_arp_entry+0x148>)
 800a2fe:	4413      	add	r3, r2
 800a300:	3304      	adds	r3, #4
 800a302:	2206      	movs	r2, #6
 800a304:	6879      	ldr	r1, [r7, #4]
 800a306:	4618      	mov	r0, r3
 800a308:	f002 ff31 	bl	800d16e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800a30c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a310:	4920      	ldr	r1, [pc, #128]	@ (800a394 <etharp_update_arp_entry+0x148>)
 800a312:	4613      	mov	r3, r2
 800a314:	005b      	lsls	r3, r3, #1
 800a316:	4413      	add	r3, r2
 800a318:	00db      	lsls	r3, r3, #3
 800a31a:	440b      	add	r3, r1
 800a31c:	3312      	adds	r3, #18
 800a31e:	2200      	movs	r2, #0
 800a320:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800a322:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a326:	491b      	ldr	r1, [pc, #108]	@ (800a394 <etharp_update_arp_entry+0x148>)
 800a328:	4613      	mov	r3, r2
 800a32a:	005b      	lsls	r3, r3, #1
 800a32c:	4413      	add	r3, r2
 800a32e:	00db      	lsls	r3, r3, #3
 800a330:	440b      	add	r3, r1
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d021      	beq.n	800a37c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800a338:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a33c:	4915      	ldr	r1, [pc, #84]	@ (800a394 <etharp_update_arp_entry+0x148>)
 800a33e:	4613      	mov	r3, r2
 800a340:	005b      	lsls	r3, r3, #1
 800a342:	4413      	add	r3, r2
 800a344:	00db      	lsls	r3, r3, #3
 800a346:	440b      	add	r3, r1
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800a34c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800a350:	4910      	ldr	r1, [pc, #64]	@ (800a394 <etharp_update_arp_entry+0x148>)
 800a352:	4613      	mov	r3, r2
 800a354:	005b      	lsls	r3, r3, #1
 800a356:	4413      	add	r3, r2
 800a358:	00db      	lsls	r3, r3, #3
 800a35a:	440b      	add	r3, r1
 800a35c:	2200      	movs	r2, #0
 800a35e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800a366:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a36a:	9300      	str	r3, [sp, #0]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6939      	ldr	r1, [r7, #16]
 800a370:	68f8      	ldr	r0, [r7, #12]
 800a372:	f001 ff8d 	bl	800c290 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800a376:	6938      	ldr	r0, [r7, #16]
 800a378:	f7fe fe72 	bl	8009060 <pbuf_free>
  }
  return ERR_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3718      	adds	r7, #24
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}
 800a386:	bf00      	nop
 800a388:	080100d0 	.word	0x080100d0
 800a38c:	080101c8 	.word	0x080101c8
 800a390:	08010148 	.word	0x08010148
 800a394:	2000d470 	.word	0x2000d470

0800a398 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b084      	sub	sp, #16
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	60fb      	str	r3, [r7, #12]
 800a3a4:	e01e      	b.n	800a3e4 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 800a3a6:	4913      	ldr	r1, [pc, #76]	@ (800a3f4 <etharp_cleanup_netif+0x5c>)
 800a3a8:	68fa      	ldr	r2, [r7, #12]
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	005b      	lsls	r3, r3, #1
 800a3ae:	4413      	add	r3, r2
 800a3b0:	00db      	lsls	r3, r3, #3
 800a3b2:	440b      	add	r3, r1
 800a3b4:	3314      	adds	r3, #20
 800a3b6:	781b      	ldrb	r3, [r3, #0]
 800a3b8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800a3ba:	7afb      	ldrb	r3, [r7, #11]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d00e      	beq.n	800a3de <etharp_cleanup_netif+0x46>
 800a3c0:	490c      	ldr	r1, [pc, #48]	@ (800a3f4 <etharp_cleanup_netif+0x5c>)
 800a3c2:	68fa      	ldr	r2, [r7, #12]
 800a3c4:	4613      	mov	r3, r2
 800a3c6:	005b      	lsls	r3, r3, #1
 800a3c8:	4413      	add	r3, r2
 800a3ca:	00db      	lsls	r3, r3, #3
 800a3cc:	440b      	add	r3, r1
 800a3ce:	3308      	adds	r3, #8
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d102      	bne.n	800a3de <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 800a3d8:	68f8      	ldr	r0, [r7, #12]
 800a3da:	f7ff fce5 	bl	8009da8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	3301      	adds	r3, #1
 800a3e2:	60fb      	str	r3, [r7, #12]
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	2b09      	cmp	r3, #9
 800a3e8:	dddd      	ble.n	800a3a6 <etharp_cleanup_netif+0xe>
    }
  }
}
 800a3ea:	bf00      	nop
 800a3ec:	bf00      	nop
 800a3ee:	3710      	adds	r7, #16
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	2000d470 	.word	0x2000d470

0800a3f8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800a3f8:	b5b0      	push	{r4, r5, r7, lr}
 800a3fa:	b08a      	sub	sp, #40	@ 0x28
 800a3fc:	af04      	add	r7, sp, #16
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d107      	bne.n	800a418 <etharp_input+0x20>
 800a408:	4b3d      	ldr	r3, [pc, #244]	@ (800a500 <etharp_input+0x108>)
 800a40a:	f240 228a 	movw	r2, #650	@ 0x28a
 800a40e:	493d      	ldr	r1, [pc, #244]	@ (800a504 <etharp_input+0x10c>)
 800a410:	483d      	ldr	r0, [pc, #244]	@ (800a508 <etharp_input+0x110>)
 800a412:	f002 fcdb 	bl	800cdcc <iprintf>
 800a416:	e06f      	b.n	800a4f8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	881b      	ldrh	r3, [r3, #0]
 800a422:	b29b      	uxth	r3, r3
 800a424:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a428:	d10c      	bne.n	800a444 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800a42e:	2b06      	cmp	r3, #6
 800a430:	d108      	bne.n	800a444 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800a436:	2b04      	cmp	r3, #4
 800a438:	d104      	bne.n	800a444 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	885b      	ldrh	r3, [r3, #2]
 800a43e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800a440:	2b08      	cmp	r3, #8
 800a442:	d003      	beq.n	800a44c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f7fe fe0b 	bl	8009060 <pbuf_free>
    return;
 800a44a:	e055      	b.n	800a4f8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	330e      	adds	r3, #14
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	3318      	adds	r3, #24
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	3304      	adds	r3, #4
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d102      	bne.n	800a46c <etharp_input+0x74>
    for_us = 0;
 800a466:	2300      	movs	r3, #0
 800a468:	75fb      	strb	r3, [r7, #23]
 800a46a:	e009      	b.n	800a480 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800a46c:	68ba      	ldr	r2, [r7, #8]
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	3304      	adds	r3, #4
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	429a      	cmp	r2, r3
 800a476:	bf0c      	ite	eq
 800a478:	2301      	moveq	r3, #1
 800a47a:	2300      	movne	r3, #0
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	f103 0208 	add.w	r2, r3, #8
 800a486:	7dfb      	ldrb	r3, [r7, #23]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d001      	beq.n	800a490 <etharp_input+0x98>
 800a48c:	2301      	movs	r3, #1
 800a48e:	e000      	b.n	800a492 <etharp_input+0x9a>
 800a490:	2302      	movs	r3, #2
 800a492:	f107 010c 	add.w	r1, r7, #12
 800a496:	6838      	ldr	r0, [r7, #0]
 800a498:	f7ff fed8 	bl	800a24c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	88db      	ldrh	r3, [r3, #6]
 800a4a0:	b29b      	uxth	r3, r3
 800a4a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a4a6:	d003      	beq.n	800a4b0 <etharp_input+0xb8>
 800a4a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4ac:	d01e      	beq.n	800a4ec <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800a4ae:	e020      	b.n	800a4f2 <etharp_input+0xfa>
      if (for_us) {
 800a4b0:	7dfb      	ldrb	r3, [r7, #23]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d01c      	beq.n	800a4f0 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800a4cc:	693a      	ldr	r2, [r7, #16]
 800a4ce:	3208      	adds	r2, #8
        etharp_raw(netif,
 800a4d0:	2102      	movs	r1, #2
 800a4d2:	9103      	str	r1, [sp, #12]
 800a4d4:	f107 010c 	add.w	r1, r7, #12
 800a4d8:	9102      	str	r1, [sp, #8]
 800a4da:	9201      	str	r2, [sp, #4]
 800a4dc:	9300      	str	r3, [sp, #0]
 800a4de:	462b      	mov	r3, r5
 800a4e0:	4622      	mov	r2, r4
 800a4e2:	4601      	mov	r1, r0
 800a4e4:	6838      	ldr	r0, [r7, #0]
 800a4e6:	f000 faeb 	bl	800aac0 <etharp_raw>
      break;
 800a4ea:	e001      	b.n	800a4f0 <etharp_input+0xf8>
      break;
 800a4ec:	bf00      	nop
 800a4ee:	e000      	b.n	800a4f2 <etharp_input+0xfa>
      break;
 800a4f0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f7fe fdb4 	bl	8009060 <pbuf_free>
}
 800a4f8:	3718      	adds	r7, #24
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bdb0      	pop	{r4, r5, r7, pc}
 800a4fe:	bf00      	nop
 800a500:	080100d0 	.word	0x080100d0
 800a504:	08010220 	.word	0x08010220
 800a508:	08010148 	.word	0x08010148

0800a50c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b086      	sub	sp, #24
 800a510:	af02      	add	r7, sp, #8
 800a512:	60f8      	str	r0, [r7, #12]
 800a514:	60b9      	str	r1, [r7, #8]
 800a516:	4613      	mov	r3, r2
 800a518:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800a51a:	79fa      	ldrb	r2, [r7, #7]
 800a51c:	4944      	ldr	r1, [pc, #272]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a51e:	4613      	mov	r3, r2
 800a520:	005b      	lsls	r3, r3, #1
 800a522:	4413      	add	r3, r2
 800a524:	00db      	lsls	r3, r3, #3
 800a526:	440b      	add	r3, r1
 800a528:	3314      	adds	r3, #20
 800a52a:	781b      	ldrb	r3, [r3, #0]
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d806      	bhi.n	800a53e <etharp_output_to_arp_index+0x32>
 800a530:	4b40      	ldr	r3, [pc, #256]	@ (800a634 <etharp_output_to_arp_index+0x128>)
 800a532:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800a536:	4940      	ldr	r1, [pc, #256]	@ (800a638 <etharp_output_to_arp_index+0x12c>)
 800a538:	4840      	ldr	r0, [pc, #256]	@ (800a63c <etharp_output_to_arp_index+0x130>)
 800a53a:	f002 fc47 	bl	800cdcc <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800a53e:	79fa      	ldrb	r2, [r7, #7]
 800a540:	493b      	ldr	r1, [pc, #236]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a542:	4613      	mov	r3, r2
 800a544:	005b      	lsls	r3, r3, #1
 800a546:	4413      	add	r3, r2
 800a548:	00db      	lsls	r3, r3, #3
 800a54a:	440b      	add	r3, r1
 800a54c:	3314      	adds	r3, #20
 800a54e:	781b      	ldrb	r3, [r3, #0]
 800a550:	2b02      	cmp	r3, #2
 800a552:	d153      	bne.n	800a5fc <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800a554:	79fa      	ldrb	r2, [r7, #7]
 800a556:	4936      	ldr	r1, [pc, #216]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a558:	4613      	mov	r3, r2
 800a55a:	005b      	lsls	r3, r3, #1
 800a55c:	4413      	add	r3, r2
 800a55e:	00db      	lsls	r3, r3, #3
 800a560:	440b      	add	r3, r1
 800a562:	3312      	adds	r3, #18
 800a564:	881b      	ldrh	r3, [r3, #0]
 800a566:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 800a56a:	d919      	bls.n	800a5a0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800a56c:	79fa      	ldrb	r2, [r7, #7]
 800a56e:	4613      	mov	r3, r2
 800a570:	005b      	lsls	r3, r3, #1
 800a572:	4413      	add	r3, r2
 800a574:	00db      	lsls	r3, r3, #3
 800a576:	4a2e      	ldr	r2, [pc, #184]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a578:	4413      	add	r3, r2
 800a57a:	3304      	adds	r3, #4
 800a57c:	4619      	mov	r1, r3
 800a57e:	68f8      	ldr	r0, [r7, #12]
 800a580:	f000 fb4c 	bl	800ac1c <etharp_request>
 800a584:	4603      	mov	r3, r0
 800a586:	2b00      	cmp	r3, #0
 800a588:	d138      	bne.n	800a5fc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800a58a:	79fa      	ldrb	r2, [r7, #7]
 800a58c:	4928      	ldr	r1, [pc, #160]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a58e:	4613      	mov	r3, r2
 800a590:	005b      	lsls	r3, r3, #1
 800a592:	4413      	add	r3, r2
 800a594:	00db      	lsls	r3, r3, #3
 800a596:	440b      	add	r3, r1
 800a598:	3314      	adds	r3, #20
 800a59a:	2203      	movs	r2, #3
 800a59c:	701a      	strb	r2, [r3, #0]
 800a59e:	e02d      	b.n	800a5fc <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800a5a0:	79fa      	ldrb	r2, [r7, #7]
 800a5a2:	4923      	ldr	r1, [pc, #140]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a5a4:	4613      	mov	r3, r2
 800a5a6:	005b      	lsls	r3, r3, #1
 800a5a8:	4413      	add	r3, r2
 800a5aa:	00db      	lsls	r3, r3, #3
 800a5ac:	440b      	add	r3, r1
 800a5ae:	3312      	adds	r3, #18
 800a5b0:	881b      	ldrh	r3, [r3, #0]
 800a5b2:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800a5b6:	d321      	bcc.n	800a5fc <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800a5b8:	79fa      	ldrb	r2, [r7, #7]
 800a5ba:	4613      	mov	r3, r2
 800a5bc:	005b      	lsls	r3, r3, #1
 800a5be:	4413      	add	r3, r2
 800a5c0:	00db      	lsls	r3, r3, #3
 800a5c2:	4a1b      	ldr	r2, [pc, #108]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a5c4:	4413      	add	r3, r2
 800a5c6:	1d19      	adds	r1, r3, #4
 800a5c8:	79fa      	ldrb	r2, [r7, #7]
 800a5ca:	4613      	mov	r3, r2
 800a5cc:	005b      	lsls	r3, r3, #1
 800a5ce:	4413      	add	r3, r2
 800a5d0:	00db      	lsls	r3, r3, #3
 800a5d2:	3308      	adds	r3, #8
 800a5d4:	4a16      	ldr	r2, [pc, #88]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a5d6:	4413      	add	r3, r2
 800a5d8:	3304      	adds	r3, #4
 800a5da:	461a      	mov	r2, r3
 800a5dc:	68f8      	ldr	r0, [r7, #12]
 800a5de:	f000 fafb 	bl	800abd8 <etharp_request_dst>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d109      	bne.n	800a5fc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800a5e8:	79fa      	ldrb	r2, [r7, #7]
 800a5ea:	4911      	ldr	r1, [pc, #68]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a5ec:	4613      	mov	r3, r2
 800a5ee:	005b      	lsls	r3, r3, #1
 800a5f0:	4413      	add	r3, r2
 800a5f2:	00db      	lsls	r3, r3, #3
 800a5f4:	440b      	add	r3, r1
 800a5f6:	3314      	adds	r3, #20
 800a5f8:	2203      	movs	r2, #3
 800a5fa:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 800a602:	79fa      	ldrb	r2, [r7, #7]
 800a604:	4613      	mov	r3, r2
 800a606:	005b      	lsls	r3, r3, #1
 800a608:	4413      	add	r3, r2
 800a60a:	00db      	lsls	r3, r3, #3
 800a60c:	3308      	adds	r3, #8
 800a60e:	4a08      	ldr	r2, [pc, #32]	@ (800a630 <etharp_output_to_arp_index+0x124>)
 800a610:	4413      	add	r3, r2
 800a612:	3304      	adds	r3, #4
 800a614:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a618:	9200      	str	r2, [sp, #0]
 800a61a:	460a      	mov	r2, r1
 800a61c:	68b9      	ldr	r1, [r7, #8]
 800a61e:	68f8      	ldr	r0, [r7, #12]
 800a620:	f001 fe36 	bl	800c290 <ethernet_output>
 800a624:	4603      	mov	r3, r0
}
 800a626:	4618      	mov	r0, r3
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	2000d470 	.word	0x2000d470
 800a634:	080100d0 	.word	0x080100d0
 800a638:	08010240 	.word	0x08010240
 800a63c:	08010148 	.word	0x08010148

0800a640 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b08a      	sub	sp, #40	@ 0x28
 800a644:	af02      	add	r7, sp, #8
 800a646:	60f8      	str	r0, [r7, #12]
 800a648:	60b9      	str	r1, [r7, #8]
 800a64a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d106      	bne.n	800a664 <etharp_output+0x24>
 800a656:	4b73      	ldr	r3, [pc, #460]	@ (800a824 <etharp_output+0x1e4>)
 800a658:	f240 321e 	movw	r2, #798	@ 0x31e
 800a65c:	4972      	ldr	r1, [pc, #456]	@ (800a828 <etharp_output+0x1e8>)
 800a65e:	4873      	ldr	r0, [pc, #460]	@ (800a82c <etharp_output+0x1ec>)
 800a660:	f002 fbb4 	bl	800cdcc <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d106      	bne.n	800a678 <etharp_output+0x38>
 800a66a:	4b6e      	ldr	r3, [pc, #440]	@ (800a824 <etharp_output+0x1e4>)
 800a66c:	f240 321f 	movw	r2, #799	@ 0x31f
 800a670:	496f      	ldr	r1, [pc, #444]	@ (800a830 <etharp_output+0x1f0>)
 800a672:	486e      	ldr	r0, [pc, #440]	@ (800a82c <etharp_output+0x1ec>)
 800a674:	f002 fbaa 	bl	800cdcc <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d106      	bne.n	800a68c <etharp_output+0x4c>
 800a67e:	4b69      	ldr	r3, [pc, #420]	@ (800a824 <etharp_output+0x1e4>)
 800a680:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800a684:	496b      	ldr	r1, [pc, #428]	@ (800a834 <etharp_output+0x1f4>)
 800a686:	4869      	ldr	r0, [pc, #420]	@ (800a82c <etharp_output+0x1ec>)
 800a688:	f002 fba0 	bl	800cdcc <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	68f9      	ldr	r1, [r7, #12]
 800a692:	4618      	mov	r0, r3
 800a694:	f000 feee 	bl	800b474 <ip4_addr_isbroadcast_u32>
 800a698:	4603      	mov	r3, r0
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d002      	beq.n	800a6a4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800a69e:	4b66      	ldr	r3, [pc, #408]	@ (800a838 <etharp_output+0x1f8>)
 800a6a0:	61fb      	str	r3, [r7, #28]
 800a6a2:	e0af      	b.n	800a804 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a6ac:	2be0      	cmp	r3, #224	@ 0xe0
 800a6ae:	d118      	bne.n	800a6e2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800a6b8:	235e      	movs	r3, #94	@ 0x5e
 800a6ba:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	3301      	adds	r3, #1
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6c6:	b2db      	uxtb	r3, r3
 800a6c8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	3302      	adds	r3, #2
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	3303      	adds	r3, #3
 800a6d6:	781b      	ldrb	r3, [r3, #0]
 800a6d8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800a6da:	f107 0310 	add.w	r3, r7, #16
 800a6de:	61fb      	str	r3, [r7, #28]
 800a6e0:	e090      	b.n	800a804 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681a      	ldr	r2, [r3, #0]
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	3304      	adds	r3, #4
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	405a      	eors	r2, r3
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	3308      	adds	r3, #8
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4013      	ands	r3, r2
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d012      	beq.n	800a720 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800a700:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 800a704:	4293      	cmp	r3, r2
 800a706:	d00b      	beq.n	800a720 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	330c      	adds	r3, #12
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d003      	beq.n	800a71a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	330c      	adds	r3, #12
 800a716:	61bb      	str	r3, [r7, #24]
 800a718:	e002      	b.n	800a720 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800a71a:	f06f 0303 	mvn.w	r3, #3
 800a71e:	e07d      	b.n	800a81c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800a720:	4b46      	ldr	r3, [pc, #280]	@ (800a83c <etharp_output+0x1fc>)
 800a722:	781b      	ldrb	r3, [r3, #0]
 800a724:	4619      	mov	r1, r3
 800a726:	4a46      	ldr	r2, [pc, #280]	@ (800a840 <etharp_output+0x200>)
 800a728:	460b      	mov	r3, r1
 800a72a:	005b      	lsls	r3, r3, #1
 800a72c:	440b      	add	r3, r1
 800a72e:	00db      	lsls	r3, r3, #3
 800a730:	4413      	add	r3, r2
 800a732:	3314      	adds	r3, #20
 800a734:	781b      	ldrb	r3, [r3, #0]
 800a736:	2b01      	cmp	r3, #1
 800a738:	d925      	bls.n	800a786 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 800a73a:	4b40      	ldr	r3, [pc, #256]	@ (800a83c <etharp_output+0x1fc>)
 800a73c:	781b      	ldrb	r3, [r3, #0]
 800a73e:	4619      	mov	r1, r3
 800a740:	4a3f      	ldr	r2, [pc, #252]	@ (800a840 <etharp_output+0x200>)
 800a742:	460b      	mov	r3, r1
 800a744:	005b      	lsls	r3, r3, #1
 800a746:	440b      	add	r3, r1
 800a748:	00db      	lsls	r3, r3, #3
 800a74a:	4413      	add	r3, r2
 800a74c:	3308      	adds	r3, #8
 800a74e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	429a      	cmp	r2, r3
 800a754:	d117      	bne.n	800a786 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800a756:	69bb      	ldr	r3, [r7, #24]
 800a758:	681a      	ldr	r2, [r3, #0]
 800a75a:	4b38      	ldr	r3, [pc, #224]	@ (800a83c <etharp_output+0x1fc>)
 800a75c:	781b      	ldrb	r3, [r3, #0]
 800a75e:	4618      	mov	r0, r3
 800a760:	4937      	ldr	r1, [pc, #220]	@ (800a840 <etharp_output+0x200>)
 800a762:	4603      	mov	r3, r0
 800a764:	005b      	lsls	r3, r3, #1
 800a766:	4403      	add	r3, r0
 800a768:	00db      	lsls	r3, r3, #3
 800a76a:	440b      	add	r3, r1
 800a76c:	3304      	adds	r3, #4
 800a76e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 800a770:	429a      	cmp	r2, r3
 800a772:	d108      	bne.n	800a786 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800a774:	4b31      	ldr	r3, [pc, #196]	@ (800a83c <etharp_output+0x1fc>)
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	461a      	mov	r2, r3
 800a77a:	68b9      	ldr	r1, [r7, #8]
 800a77c:	68f8      	ldr	r0, [r7, #12]
 800a77e:	f7ff fec5 	bl	800a50c <etharp_output_to_arp_index>
 800a782:	4603      	mov	r3, r0
 800a784:	e04a      	b.n	800a81c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800a786:	2300      	movs	r3, #0
 800a788:	75fb      	strb	r3, [r7, #23]
 800a78a:	e031      	b.n	800a7f0 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800a78c:	7dfa      	ldrb	r2, [r7, #23]
 800a78e:	492c      	ldr	r1, [pc, #176]	@ (800a840 <etharp_output+0x200>)
 800a790:	4613      	mov	r3, r2
 800a792:	005b      	lsls	r3, r3, #1
 800a794:	4413      	add	r3, r2
 800a796:	00db      	lsls	r3, r3, #3
 800a798:	440b      	add	r3, r1
 800a79a:	3314      	adds	r3, #20
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d923      	bls.n	800a7ea <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 800a7a2:	7dfa      	ldrb	r2, [r7, #23]
 800a7a4:	4926      	ldr	r1, [pc, #152]	@ (800a840 <etharp_output+0x200>)
 800a7a6:	4613      	mov	r3, r2
 800a7a8:	005b      	lsls	r3, r3, #1
 800a7aa:	4413      	add	r3, r2
 800a7ac:	00db      	lsls	r3, r3, #3
 800a7ae:	440b      	add	r3, r1
 800a7b0:	3308      	adds	r3, #8
 800a7b2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800a7b4:	68fa      	ldr	r2, [r7, #12]
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d117      	bne.n	800a7ea <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800a7ba:	69bb      	ldr	r3, [r7, #24]
 800a7bc:	6819      	ldr	r1, [r3, #0]
 800a7be:	7dfa      	ldrb	r2, [r7, #23]
 800a7c0:	481f      	ldr	r0, [pc, #124]	@ (800a840 <etharp_output+0x200>)
 800a7c2:	4613      	mov	r3, r2
 800a7c4:	005b      	lsls	r3, r3, #1
 800a7c6:	4413      	add	r3, r2
 800a7c8:	00db      	lsls	r3, r3, #3
 800a7ca:	4403      	add	r3, r0
 800a7cc:	3304      	adds	r3, #4
 800a7ce:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 800a7d0:	4299      	cmp	r1, r3
 800a7d2:	d10a      	bne.n	800a7ea <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 800a7d4:	4a19      	ldr	r2, [pc, #100]	@ (800a83c <etharp_output+0x1fc>)
 800a7d6:	7dfb      	ldrb	r3, [r7, #23]
 800a7d8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800a7da:	7dfb      	ldrb	r3, [r7, #23]
 800a7dc:	461a      	mov	r2, r3
 800a7de:	68b9      	ldr	r1, [r7, #8]
 800a7e0:	68f8      	ldr	r0, [r7, #12]
 800a7e2:	f7ff fe93 	bl	800a50c <etharp_output_to_arp_index>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	e018      	b.n	800a81c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800a7ea:	7dfb      	ldrb	r3, [r7, #23]
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	75fb      	strb	r3, [r7, #23]
 800a7f0:	7dfb      	ldrb	r3, [r7, #23]
 800a7f2:	2b09      	cmp	r3, #9
 800a7f4:	d9ca      	bls.n	800a78c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800a7f6:	68ba      	ldr	r2, [r7, #8]
 800a7f8:	69b9      	ldr	r1, [r7, #24]
 800a7fa:	68f8      	ldr	r0, [r7, #12]
 800a7fc:	f000 f822 	bl	800a844 <etharp_query>
 800a800:	4603      	mov	r3, r0
 800a802:	e00b      	b.n	800a81c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800a80a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a80e:	9300      	str	r3, [sp, #0]
 800a810:	69fb      	ldr	r3, [r7, #28]
 800a812:	68b9      	ldr	r1, [r7, #8]
 800a814:	68f8      	ldr	r0, [r7, #12]
 800a816:	f001 fd3b 	bl	800c290 <ethernet_output>
 800a81a:	4603      	mov	r3, r0
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	3720      	adds	r7, #32
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}
 800a824:	080100d0 	.word	0x080100d0
 800a828:	08010220 	.word	0x08010220
 800a82c:	08010148 	.word	0x08010148
 800a830:	08010270 	.word	0x08010270
 800a834:	08010210 	.word	0x08010210
 800a838:	0801082c 	.word	0x0801082c
 800a83c:	2000d560 	.word	0x2000d560
 800a840:	2000d470 	.word	0x2000d470

0800a844 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b08c      	sub	sp, #48	@ 0x30
 800a848:	af02      	add	r7, sp, #8
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	3326      	adds	r3, #38	@ 0x26
 800a854:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800a856:	23ff      	movs	r3, #255	@ 0xff
 800a858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 800a85c:	2300      	movs	r3, #0
 800a85e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	68f9      	ldr	r1, [r7, #12]
 800a866:	4618      	mov	r0, r3
 800a868:	f000 fe04 	bl	800b474 <ip4_addr_isbroadcast_u32>
 800a86c:	4603      	mov	r3, r0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d10c      	bne.n	800a88c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800a87a:	2be0      	cmp	r3, #224	@ 0xe0
 800a87c:	d006      	beq.n	800a88c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d003      	beq.n	800a88c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d102      	bne.n	800a892 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800a88c:	f06f 030f 	mvn.w	r3, #15
 800a890:	e101      	b.n	800aa96 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	2101      	movs	r1, #1
 800a896:	68b8      	ldr	r0, [r7, #8]
 800a898:	f7ff fb60 	bl	8009f5c <etharp_find_entry>
 800a89c:	4603      	mov	r3, r0
 800a89e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 800a8a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	da02      	bge.n	800a8ae <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 800a8a8:	8a7b      	ldrh	r3, [r7, #18]
 800a8aa:	b25b      	sxtb	r3, r3
 800a8ac:	e0f3      	b.n	800aa96 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800a8ae:	8a7b      	ldrh	r3, [r7, #18]
 800a8b0:	2b7e      	cmp	r3, #126	@ 0x7e
 800a8b2:	d906      	bls.n	800a8c2 <etharp_query+0x7e>
 800a8b4:	4b7a      	ldr	r3, [pc, #488]	@ (800aaa0 <etharp_query+0x25c>)
 800a8b6:	f240 32c1 	movw	r2, #961	@ 0x3c1
 800a8ba:	497a      	ldr	r1, [pc, #488]	@ (800aaa4 <etharp_query+0x260>)
 800a8bc:	487a      	ldr	r0, [pc, #488]	@ (800aaa8 <etharp_query+0x264>)
 800a8be:	f002 fa85 	bl	800cdcc <iprintf>
  i = (netif_addr_idx_t)i_err;
 800a8c2:	8a7b      	ldrh	r3, [r7, #18]
 800a8c4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800a8c6:	7c7a      	ldrb	r2, [r7, #17]
 800a8c8:	4978      	ldr	r1, [pc, #480]	@ (800aaac <etharp_query+0x268>)
 800a8ca:	4613      	mov	r3, r2
 800a8cc:	005b      	lsls	r3, r3, #1
 800a8ce:	4413      	add	r3, r2
 800a8d0:	00db      	lsls	r3, r3, #3
 800a8d2:	440b      	add	r3, r1
 800a8d4:	3314      	adds	r3, #20
 800a8d6:	781b      	ldrb	r3, [r3, #0]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d115      	bne.n	800a908 <etharp_query+0xc4>
    is_new_entry = 1;
 800a8dc:	2301      	movs	r3, #1
 800a8de:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800a8e0:	7c7a      	ldrb	r2, [r7, #17]
 800a8e2:	4972      	ldr	r1, [pc, #456]	@ (800aaac <etharp_query+0x268>)
 800a8e4:	4613      	mov	r3, r2
 800a8e6:	005b      	lsls	r3, r3, #1
 800a8e8:	4413      	add	r3, r2
 800a8ea:	00db      	lsls	r3, r3, #3
 800a8ec:	440b      	add	r3, r1
 800a8ee:	3314      	adds	r3, #20
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800a8f4:	7c7a      	ldrb	r2, [r7, #17]
 800a8f6:	496d      	ldr	r1, [pc, #436]	@ (800aaac <etharp_query+0x268>)
 800a8f8:	4613      	mov	r3, r2
 800a8fa:	005b      	lsls	r3, r3, #1
 800a8fc:	4413      	add	r3, r2
 800a8fe:	00db      	lsls	r3, r3, #3
 800a900:	440b      	add	r3, r1
 800a902:	3308      	adds	r3, #8
 800a904:	68fa      	ldr	r2, [r7, #12]
 800a906:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800a908:	7c7a      	ldrb	r2, [r7, #17]
 800a90a:	4968      	ldr	r1, [pc, #416]	@ (800aaac <etharp_query+0x268>)
 800a90c:	4613      	mov	r3, r2
 800a90e:	005b      	lsls	r3, r3, #1
 800a910:	4413      	add	r3, r2
 800a912:	00db      	lsls	r3, r3, #3
 800a914:	440b      	add	r3, r1
 800a916:	3314      	adds	r3, #20
 800a918:	781b      	ldrb	r3, [r3, #0]
 800a91a:	2b01      	cmp	r3, #1
 800a91c:	d011      	beq.n	800a942 <etharp_query+0xfe>
 800a91e:	7c7a      	ldrb	r2, [r7, #17]
 800a920:	4962      	ldr	r1, [pc, #392]	@ (800aaac <etharp_query+0x268>)
 800a922:	4613      	mov	r3, r2
 800a924:	005b      	lsls	r3, r3, #1
 800a926:	4413      	add	r3, r2
 800a928:	00db      	lsls	r3, r3, #3
 800a92a:	440b      	add	r3, r1
 800a92c:	3314      	adds	r3, #20
 800a92e:	781b      	ldrb	r3, [r3, #0]
 800a930:	2b01      	cmp	r3, #1
 800a932:	d806      	bhi.n	800a942 <etharp_query+0xfe>
 800a934:	4b5a      	ldr	r3, [pc, #360]	@ (800aaa0 <etharp_query+0x25c>)
 800a936:	f240 32cd 	movw	r2, #973	@ 0x3cd
 800a93a:	495d      	ldr	r1, [pc, #372]	@ (800aab0 <etharp_query+0x26c>)
 800a93c:	485a      	ldr	r0, [pc, #360]	@ (800aaa8 <etharp_query+0x264>)
 800a93e:	f002 fa45 	bl	800cdcc <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800a942:	6a3b      	ldr	r3, [r7, #32]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d102      	bne.n	800a94e <etharp_query+0x10a>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d10c      	bne.n	800a968 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800a94e:	68b9      	ldr	r1, [r7, #8]
 800a950:	68f8      	ldr	r0, [r7, #12]
 800a952:	f000 f963 	bl	800ac1c <etharp_request>
 800a956:	4603      	mov	r3, r0
 800a958:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d102      	bne.n	800a968 <etharp_query+0x124>
      return result;
 800a962:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a966:	e096      	b.n	800aa96 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d106      	bne.n	800a97c <etharp_query+0x138>
 800a96e:	4b4c      	ldr	r3, [pc, #304]	@ (800aaa0 <etharp_query+0x25c>)
 800a970:	f240 32e1 	movw	r2, #993	@ 0x3e1
 800a974:	494f      	ldr	r1, [pc, #316]	@ (800aab4 <etharp_query+0x270>)
 800a976:	484c      	ldr	r0, [pc, #304]	@ (800aaa8 <etharp_query+0x264>)
 800a978:	f002 fa28 	bl	800cdcc <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800a97c:	7c7a      	ldrb	r2, [r7, #17]
 800a97e:	494b      	ldr	r1, [pc, #300]	@ (800aaac <etharp_query+0x268>)
 800a980:	4613      	mov	r3, r2
 800a982:	005b      	lsls	r3, r3, #1
 800a984:	4413      	add	r3, r2
 800a986:	00db      	lsls	r3, r3, #3
 800a988:	440b      	add	r3, r1
 800a98a:	3314      	adds	r3, #20
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	2b01      	cmp	r3, #1
 800a990:	d917      	bls.n	800a9c2 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 800a992:	4a49      	ldr	r2, [pc, #292]	@ (800aab8 <etharp_query+0x274>)
 800a994:	7c7b      	ldrb	r3, [r7, #17]
 800a996:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800a998:	7c7a      	ldrb	r2, [r7, #17]
 800a99a:	4613      	mov	r3, r2
 800a99c:	005b      	lsls	r3, r3, #1
 800a99e:	4413      	add	r3, r2
 800a9a0:	00db      	lsls	r3, r3, #3
 800a9a2:	3308      	adds	r3, #8
 800a9a4:	4a41      	ldr	r2, [pc, #260]	@ (800aaac <etharp_query+0x268>)
 800a9a6:	4413      	add	r3, r2
 800a9a8:	3304      	adds	r3, #4
 800a9aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a9ae:	9200      	str	r2, [sp, #0]
 800a9b0:	697a      	ldr	r2, [r7, #20]
 800a9b2:	6879      	ldr	r1, [r7, #4]
 800a9b4:	68f8      	ldr	r0, [r7, #12]
 800a9b6:	f001 fc6b 	bl	800c290 <ethernet_output>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a9c0:	e067      	b.n	800aa92 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800a9c2:	7c7a      	ldrb	r2, [r7, #17]
 800a9c4:	4939      	ldr	r1, [pc, #228]	@ (800aaac <etharp_query+0x268>)
 800a9c6:	4613      	mov	r3, r2
 800a9c8:	005b      	lsls	r3, r3, #1
 800a9ca:	4413      	add	r3, r2
 800a9cc:	00db      	lsls	r3, r3, #3
 800a9ce:	440b      	add	r3, r1
 800a9d0:	3314      	adds	r3, #20
 800a9d2:	781b      	ldrb	r3, [r3, #0]
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	d15c      	bne.n	800aa92 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	61fb      	str	r3, [r7, #28]
    while (p) {
 800a9e0:	e01c      	b.n	800aa1c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800a9e2:	69fb      	ldr	r3, [r7, #28]
 800a9e4:	895a      	ldrh	r2, [r3, #10]
 800a9e6:	69fb      	ldr	r3, [r7, #28]
 800a9e8:	891b      	ldrh	r3, [r3, #8]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d10a      	bne.n	800aa04 <etharp_query+0x1c0>
 800a9ee:	69fb      	ldr	r3, [r7, #28]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d006      	beq.n	800aa04 <etharp_query+0x1c0>
 800a9f6:	4b2a      	ldr	r3, [pc, #168]	@ (800aaa0 <etharp_query+0x25c>)
 800a9f8:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 800a9fc:	492f      	ldr	r1, [pc, #188]	@ (800aabc <etharp_query+0x278>)
 800a9fe:	482a      	ldr	r0, [pc, #168]	@ (800aaa8 <etharp_query+0x264>)
 800aa00:	f002 f9e4 	bl	800cdcc <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 800aa04:	69fb      	ldr	r3, [r7, #28]
 800aa06:	7b1b      	ldrb	r3, [r3, #12]
 800aa08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d002      	beq.n	800aa16 <etharp_query+0x1d2>
        copy_needed = 1;
 800aa10:	2301      	movs	r3, #1
 800aa12:	61bb      	str	r3, [r7, #24]
        break;
 800aa14:	e005      	b.n	800aa22 <etharp_query+0x1de>
      }
      p = p->next;
 800aa16:	69fb      	ldr	r3, [r7, #28]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	61fb      	str	r3, [r7, #28]
    while (p) {
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d1df      	bne.n	800a9e2 <etharp_query+0x19e>
    }
    if (copy_needed) {
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d007      	beq.n	800aa38 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800aa2e:	200e      	movs	r0, #14
 800aa30:	f7fe fd72 	bl	8009518 <pbuf_clone>
 800aa34:	61f8      	str	r0, [r7, #28]
 800aa36:	e004      	b.n	800aa42 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800aa3c:	69f8      	ldr	r0, [r7, #28]
 800aa3e:	f7fe fbaf 	bl	80091a0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800aa42:	69fb      	ldr	r3, [r7, #28]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d021      	beq.n	800aa8c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800aa48:	7c7a      	ldrb	r2, [r7, #17]
 800aa4a:	4918      	ldr	r1, [pc, #96]	@ (800aaac <etharp_query+0x268>)
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	005b      	lsls	r3, r3, #1
 800aa50:	4413      	add	r3, r2
 800aa52:	00db      	lsls	r3, r3, #3
 800aa54:	440b      	add	r3, r1
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d00a      	beq.n	800aa72 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 800aa5c:	7c7a      	ldrb	r2, [r7, #17]
 800aa5e:	4913      	ldr	r1, [pc, #76]	@ (800aaac <etharp_query+0x268>)
 800aa60:	4613      	mov	r3, r2
 800aa62:	005b      	lsls	r3, r3, #1
 800aa64:	4413      	add	r3, r2
 800aa66:	00db      	lsls	r3, r3, #3
 800aa68:	440b      	add	r3, r1
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	f7fe faf7 	bl	8009060 <pbuf_free>
      }
      arp_table[i].q = p;
 800aa72:	7c7a      	ldrb	r2, [r7, #17]
 800aa74:	490d      	ldr	r1, [pc, #52]	@ (800aaac <etharp_query+0x268>)
 800aa76:	4613      	mov	r3, r2
 800aa78:	005b      	lsls	r3, r3, #1
 800aa7a:	4413      	add	r3, r2
 800aa7c:	00db      	lsls	r3, r3, #3
 800aa7e:	440b      	add	r3, r1
 800aa80:	69fa      	ldr	r2, [r7, #28]
 800aa82:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800aa84:	2300      	movs	r3, #0
 800aa86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aa8a:	e002      	b.n	800aa92 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800aa8c:	23ff      	movs	r3, #255	@ 0xff
 800aa8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 800aa92:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3728      	adds	r7, #40	@ 0x28
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}
 800aa9e:	bf00      	nop
 800aaa0:	080100d0 	.word	0x080100d0
 800aaa4:	0801027c 	.word	0x0801027c
 800aaa8:	08010148 	.word	0x08010148
 800aaac:	2000d470 	.word	0x2000d470
 800aab0:	0801028c 	.word	0x0801028c
 800aab4:	08010270 	.word	0x08010270
 800aab8:	2000d560 	.word	0x2000d560
 800aabc:	080102b4 	.word	0x080102b4

0800aac0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b08a      	sub	sp, #40	@ 0x28
 800aac4:	af02      	add	r7, sp, #8
 800aac6:	60f8      	str	r0, [r7, #12]
 800aac8:	60b9      	str	r1, [r7, #8]
 800aaca:	607a      	str	r2, [r7, #4]
 800aacc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800aace:	2300      	movs	r3, #0
 800aad0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d106      	bne.n	800aae6 <etharp_raw+0x26>
 800aad8:	4b3a      	ldr	r3, [pc, #232]	@ (800abc4 <etharp_raw+0x104>)
 800aada:	f240 4257 	movw	r2, #1111	@ 0x457
 800aade:	493a      	ldr	r1, [pc, #232]	@ (800abc8 <etharp_raw+0x108>)
 800aae0:	483a      	ldr	r0, [pc, #232]	@ (800abcc <etharp_raw+0x10c>)
 800aae2:	f002 f973 	bl	800cdcc <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800aae6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800aaea:	211c      	movs	r1, #28
 800aaec:	200e      	movs	r0, #14
 800aaee:	f7fd ffd3 	bl	8008a98 <pbuf_alloc>
 800aaf2:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800aaf4:	69bb      	ldr	r3, [r7, #24]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d102      	bne.n	800ab00 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800aafa:	f04f 33ff 	mov.w	r3, #4294967295
 800aafe:	e05d      	b.n	800abbc <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800ab00:	69bb      	ldr	r3, [r7, #24]
 800ab02:	895b      	ldrh	r3, [r3, #10]
 800ab04:	2b1b      	cmp	r3, #27
 800ab06:	d806      	bhi.n	800ab16 <etharp_raw+0x56>
 800ab08:	4b2e      	ldr	r3, [pc, #184]	@ (800abc4 <etharp_raw+0x104>)
 800ab0a:	f240 4262 	movw	r2, #1122	@ 0x462
 800ab0e:	4930      	ldr	r1, [pc, #192]	@ (800abd0 <etharp_raw+0x110>)
 800ab10:	482e      	ldr	r0, [pc, #184]	@ (800abcc <etharp_raw+0x10c>)
 800ab12:	f002 f95b 	bl	800cdcc <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800ab16:	69bb      	ldr	r3, [r7, #24]
 800ab18:	685b      	ldr	r3, [r3, #4]
 800ab1a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800ab1c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f7fc ffb0 	bl	8007a84 <lwip_htons>
 800ab24:	4603      	mov	r3, r0
 800ab26:	461a      	mov	r2, r3
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800ab32:	2b06      	cmp	r3, #6
 800ab34:	d006      	beq.n	800ab44 <etharp_raw+0x84>
 800ab36:	4b23      	ldr	r3, [pc, #140]	@ (800abc4 <etharp_raw+0x104>)
 800ab38:	f240 4269 	movw	r2, #1129	@ 0x469
 800ab3c:	4925      	ldr	r1, [pc, #148]	@ (800abd4 <etharp_raw+0x114>)
 800ab3e:	4823      	ldr	r0, [pc, #140]	@ (800abcc <etharp_raw+0x10c>)
 800ab40:	f002 f944 	bl	800cdcc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	3308      	adds	r3, #8
 800ab48:	2206      	movs	r2, #6
 800ab4a:	6839      	ldr	r1, [r7, #0]
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f002 fb0e 	bl	800d16e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	3312      	adds	r3, #18
 800ab56:	2206      	movs	r2, #6
 800ab58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f002 fb07 	bl	800d16e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 800ab60:	697b      	ldr	r3, [r7, #20]
 800ab62:	330e      	adds	r3, #14
 800ab64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab66:	6812      	ldr	r2, [r2, #0]
 800ab68:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	3318      	adds	r3, #24
 800ab6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab70:	6812      	ldr	r2, [r2, #0]
 800ab72:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	2200      	movs	r2, #0
 800ab78:	701a      	strb	r2, [r3, #0]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	f042 0201 	orr.w	r2, r2, #1
 800ab80:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	2200      	movs	r2, #0
 800ab86:	f042 0208 	orr.w	r2, r2, #8
 800ab8a:	709a      	strb	r2, [r3, #2]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	2206      	movs	r2, #6
 800ab94:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	2204      	movs	r2, #4
 800ab9a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800ab9c:	f640 0306 	movw	r3, #2054	@ 0x806
 800aba0:	9300      	str	r3, [sp, #0]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	68ba      	ldr	r2, [r7, #8]
 800aba6:	69b9      	ldr	r1, [r7, #24]
 800aba8:	68f8      	ldr	r0, [r7, #12]
 800abaa:	f001 fb71 	bl	800c290 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800abae:	69b8      	ldr	r0, [r7, #24]
 800abb0:	f7fe fa56 	bl	8009060 <pbuf_free>
  p = NULL;
 800abb4:	2300      	movs	r3, #0
 800abb6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800abb8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3720      	adds	r7, #32
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}
 800abc4:	080100d0 	.word	0x080100d0
 800abc8:	08010220 	.word	0x08010220
 800abcc:	08010148 	.word	0x08010148
 800abd0:	080102d0 	.word	0x080102d0
 800abd4:	08010304 	.word	0x08010304

0800abd8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b088      	sub	sp, #32
 800abdc:	af04      	add	r7, sp, #16
 800abde:	60f8      	str	r0, [r7, #12]
 800abe0:	60b9      	str	r1, [r7, #8]
 800abe2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800abf4:	2201      	movs	r2, #1
 800abf6:	9203      	str	r2, [sp, #12]
 800abf8:	68ba      	ldr	r2, [r7, #8]
 800abfa:	9202      	str	r2, [sp, #8]
 800abfc:	4a06      	ldr	r2, [pc, #24]	@ (800ac18 <etharp_request_dst+0x40>)
 800abfe:	9201      	str	r2, [sp, #4]
 800ac00:	9300      	str	r3, [sp, #0]
 800ac02:	4603      	mov	r3, r0
 800ac04:	687a      	ldr	r2, [r7, #4]
 800ac06:	68f8      	ldr	r0, [r7, #12]
 800ac08:	f7ff ff5a 	bl	800aac0 <etharp_raw>
 800ac0c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800ac0e:	4618      	mov	r0, r3
 800ac10:	3710      	adds	r7, #16
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}
 800ac16:	bf00      	nop
 800ac18:	08010834 	.word	0x08010834

0800ac1c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800ac26:	4a05      	ldr	r2, [pc, #20]	@ (800ac3c <etharp_request+0x20>)
 800ac28:	6839      	ldr	r1, [r7, #0]
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f7ff ffd4 	bl	800abd8 <etharp_request_dst>
 800ac30:	4603      	mov	r3, r0
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3708      	adds	r7, #8
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	0801082c 	.word	0x0801082c

0800ac40 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b08e      	sub	sp, #56	@ 0x38
 800ac44:	af04      	add	r7, sp, #16
 800ac46:	6078      	str	r0, [r7, #4]
 800ac48:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800ac4a:	4b79      	ldr	r3, [pc, #484]	@ (800ae30 <icmp_input+0x1f0>)
 800ac4c:	689b      	ldr	r3, [r3, #8]
 800ac4e:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 800ac50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac52:	781b      	ldrb	r3, [r3, #0]
 800ac54:	f003 030f 	and.w	r3, r3, #15
 800ac58:	b2db      	uxtb	r3, r3
 800ac5a:	009b      	lsls	r3, r3, #2
 800ac5c:	b2db      	uxtb	r3, r3
 800ac5e:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 800ac60:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ac62:	2b13      	cmp	r3, #19
 800ac64:	f240 80cd 	bls.w	800ae02 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	895b      	ldrh	r3, [r3, #10]
 800ac6c:	2b03      	cmp	r3, #3
 800ac6e:	f240 80ca 	bls.w	800ae06 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	685b      	ldr	r3, [r3, #4]
 800ac76:	781b      	ldrb	r3, [r3, #0]
 800ac78:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 800ac7c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	f000 80b7 	beq.w	800adf4 <icmp_input+0x1b4>
 800ac86:	2b08      	cmp	r3, #8
 800ac88:	f040 80b7 	bne.w	800adfa <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 800ac8c:	4b69      	ldr	r3, [pc, #420]	@ (800ae34 <icmp_input+0x1f4>)
 800ac8e:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800ac90:	4b67      	ldr	r3, [pc, #412]	@ (800ae30 <icmp_input+0x1f0>)
 800ac92:	695b      	ldr	r3, [r3, #20]
 800ac94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ac98:	2be0      	cmp	r3, #224	@ 0xe0
 800ac9a:	f000 80bb 	beq.w	800ae14 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800ac9e:	4b64      	ldr	r3, [pc, #400]	@ (800ae30 <icmp_input+0x1f0>)
 800aca0:	695b      	ldr	r3, [r3, #20]
 800aca2:	4a63      	ldr	r2, [pc, #396]	@ (800ae30 <icmp_input+0x1f0>)
 800aca4:	6812      	ldr	r2, [r2, #0]
 800aca6:	4611      	mov	r1, r2
 800aca8:	4618      	mov	r0, r3
 800acaa:	f000 fbe3 	bl	800b474 <ip4_addr_isbroadcast_u32>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	f040 80b1 	bne.w	800ae18 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	891b      	ldrh	r3, [r3, #8]
 800acba:	2b07      	cmp	r3, #7
 800acbc:	f240 80a5 	bls.w	800ae0a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800acc0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800acc2:	330e      	adds	r3, #14
 800acc4:	4619      	mov	r1, r3
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f7fe f934 	bl	8008f34 <pbuf_add_header>
 800accc:	4603      	mov	r3, r0
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d04b      	beq.n	800ad6a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	891a      	ldrh	r2, [r3, #8]
 800acd6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800acd8:	4413      	add	r3, r2
 800acda:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	891b      	ldrh	r3, [r3, #8]
 800ace0:	8b7a      	ldrh	r2, [r7, #26]
 800ace2:	429a      	cmp	r2, r3
 800ace4:	f0c0 809a 	bcc.w	800ae1c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 800ace8:	8b7b      	ldrh	r3, [r7, #26]
 800acea:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800acee:	4619      	mov	r1, r3
 800acf0:	200e      	movs	r0, #14
 800acf2:	f7fd fed1 	bl	8008a98 <pbuf_alloc>
 800acf6:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	f000 8090 	beq.w	800ae20 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800ad00:	697b      	ldr	r3, [r7, #20]
 800ad02:	895b      	ldrh	r3, [r3, #10]
 800ad04:	461a      	mov	r2, r3
 800ad06:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ad08:	3308      	adds	r3, #8
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	d203      	bcs.n	800ad16 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 800ad0e:	6978      	ldr	r0, [r7, #20]
 800ad10:	f7fe f9a6 	bl	8009060 <pbuf_free>
          goto icmperr;
 800ad14:	e085      	b.n	800ae22 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	685b      	ldr	r3, [r3, #4]
 800ad1a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800ad1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f002 fa25 	bl	800d16e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 800ad24:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ad26:	4619      	mov	r1, r3
 800ad28:	6978      	ldr	r0, [r7, #20]
 800ad2a:	f7fe f913 	bl	8008f54 <pbuf_remove_header>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d009      	beq.n	800ad48 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800ad34:	4b40      	ldr	r3, [pc, #256]	@ (800ae38 <icmp_input+0x1f8>)
 800ad36:	22b6      	movs	r2, #182	@ 0xb6
 800ad38:	4940      	ldr	r1, [pc, #256]	@ (800ae3c <icmp_input+0x1fc>)
 800ad3a:	4841      	ldr	r0, [pc, #260]	@ (800ae40 <icmp_input+0x200>)
 800ad3c:	f002 f846 	bl	800cdcc <iprintf>
          pbuf_free(r);
 800ad40:	6978      	ldr	r0, [r7, #20]
 800ad42:	f7fe f98d 	bl	8009060 <pbuf_free>
          goto icmperr;
 800ad46:	e06c      	b.n	800ae22 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 800ad48:	6879      	ldr	r1, [r7, #4]
 800ad4a:	6978      	ldr	r0, [r7, #20]
 800ad4c:	f7fe faa0 	bl	8009290 <pbuf_copy>
 800ad50:	4603      	mov	r3, r0
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d003      	beq.n	800ad5e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 800ad56:	6978      	ldr	r0, [r7, #20]
 800ad58:	f7fe f982 	bl	8009060 <pbuf_free>
          goto icmperr;
 800ad5c:	e061      	b.n	800ae22 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f7fe f97e 	bl	8009060 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 800ad64:	697b      	ldr	r3, [r7, #20]
 800ad66:	607b      	str	r3, [r7, #4]
 800ad68:	e00f      	b.n	800ad8a <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800ad6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ad6c:	330e      	adds	r3, #14
 800ad6e:	4619      	mov	r1, r3
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f7fe f8ef 	bl	8008f54 <pbuf_remove_header>
 800ad76:	4603      	mov	r3, r0
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d006      	beq.n	800ad8a <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800ad7c:	4b2e      	ldr	r3, [pc, #184]	@ (800ae38 <icmp_input+0x1f8>)
 800ad7e:	22c7      	movs	r2, #199	@ 0xc7
 800ad80:	4930      	ldr	r1, [pc, #192]	@ (800ae44 <icmp_input+0x204>)
 800ad82:	482f      	ldr	r0, [pc, #188]	@ (800ae40 <icmp_input+0x200>)
 800ad84:	f002 f822 	bl	800cdcc <iprintf>
          goto icmperr;
 800ad88:	e04b      	b.n	800ae22 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 800ad90:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ad92:	4619      	mov	r1, r3
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f7fe f8cd 	bl	8008f34 <pbuf_add_header>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d12b      	bne.n	800adf8 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 800ada6:	69fb      	ldr	r3, [r7, #28]
 800ada8:	681a      	ldr	r2, [r3, #0]
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800adae:	4b20      	ldr	r3, [pc, #128]	@ (800ae30 <icmp_input+0x1f0>)
 800adb0:	691a      	ldr	r2, [r3, #16]
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	2200      	movs	r2, #0
 800adba:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	2200      	movs	r2, #0
 800adc0:	709a      	strb	r2, [r3, #2]
 800adc2:	2200      	movs	r2, #0
 800adc4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	22ff      	movs	r2, #255	@ 0xff
 800adca:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	2200      	movs	r2, #0
 800add0:	729a      	strb	r2, [r3, #10]
 800add2:	2200      	movs	r2, #0
 800add4:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	9302      	str	r3, [sp, #8]
 800adda:	2301      	movs	r3, #1
 800addc:	9301      	str	r3, [sp, #4]
 800adde:	2300      	movs	r3, #0
 800ade0:	9300      	str	r3, [sp, #0]
 800ade2:	23ff      	movs	r3, #255	@ 0xff
 800ade4:	2200      	movs	r2, #0
 800ade6:	69f9      	ldr	r1, [r7, #28]
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f000 fa6b 	bl	800b2c4 <ip4_output_if>
 800adee:	4603      	mov	r3, r0
 800adf0:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 800adf2:	e001      	b.n	800adf8 <icmp_input+0x1b8>
      break;
 800adf4:	bf00      	nop
 800adf6:	e000      	b.n	800adfa <icmp_input+0x1ba>
      break;
 800adf8:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f7fe f930 	bl	8009060 <pbuf_free>
  return;
 800ae00:	e013      	b.n	800ae2a <icmp_input+0x1ea>
    goto lenerr;
 800ae02:	bf00      	nop
 800ae04:	e002      	b.n	800ae0c <icmp_input+0x1cc>
    goto lenerr;
 800ae06:	bf00      	nop
 800ae08:	e000      	b.n	800ae0c <icmp_input+0x1cc>
        goto lenerr;
 800ae0a:	bf00      	nop
lenerr:
  pbuf_free(p);
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f7fe f927 	bl	8009060 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800ae12:	e00a      	b.n	800ae2a <icmp_input+0x1ea>
        goto icmperr;
 800ae14:	bf00      	nop
 800ae16:	e004      	b.n	800ae22 <icmp_input+0x1e2>
        goto icmperr;
 800ae18:	bf00      	nop
 800ae1a:	e002      	b.n	800ae22 <icmp_input+0x1e2>
          goto icmperr;
 800ae1c:	bf00      	nop
 800ae1e:	e000      	b.n	800ae22 <icmp_input+0x1e2>
          goto icmperr;
 800ae20:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f7fe f91c 	bl	8009060 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800ae28:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800ae2a:	3728      	adds	r7, #40	@ 0x28
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}
 800ae30:	20005008 	.word	0x20005008
 800ae34:	2000501c 	.word	0x2000501c
 800ae38:	08010348 	.word	0x08010348
 800ae3c:	08010380 	.word	0x08010380
 800ae40:	080103b8 	.word	0x080103b8
 800ae44:	080103e0 	.word	0x080103e0

0800ae48 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b082      	sub	sp, #8
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
 800ae50:	460b      	mov	r3, r1
 800ae52:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800ae54:	78fb      	ldrb	r3, [r7, #3]
 800ae56:	461a      	mov	r2, r3
 800ae58:	2103      	movs	r1, #3
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 f814 	bl	800ae88 <icmp_send_response>
}
 800ae60:	bf00      	nop
 800ae62:	3708      	adds	r7, #8
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	460b      	mov	r3, r1
 800ae72:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800ae74:	78fb      	ldrb	r3, [r7, #3]
 800ae76:	461a      	mov	r2, r3
 800ae78:	210b      	movs	r1, #11
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 f804 	bl	800ae88 <icmp_send_response>
}
 800ae80:	bf00      	nop
 800ae82:	3708      	adds	r7, #8
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b08c      	sub	sp, #48	@ 0x30
 800ae8c:	af04      	add	r7, sp, #16
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	460b      	mov	r3, r1
 800ae92:	70fb      	strb	r3, [r7, #3]
 800ae94:	4613      	mov	r3, r2
 800ae96:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800ae98:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800ae9c:	2124      	movs	r1, #36	@ 0x24
 800ae9e:	2022      	movs	r0, #34	@ 0x22
 800aea0:	f7fd fdfa 	bl	8008a98 <pbuf_alloc>
 800aea4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800aea6:	69fb      	ldr	r3, [r7, #28]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d04c      	beq.n	800af46 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800aeac:	69fb      	ldr	r3, [r7, #28]
 800aeae:	895b      	ldrh	r3, [r3, #10]
 800aeb0:	2b23      	cmp	r3, #35	@ 0x23
 800aeb2:	d806      	bhi.n	800aec2 <icmp_send_response+0x3a>
 800aeb4:	4b26      	ldr	r3, [pc, #152]	@ (800af50 <icmp_send_response+0xc8>)
 800aeb6:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800aeba:	4926      	ldr	r1, [pc, #152]	@ (800af54 <icmp_send_response+0xcc>)
 800aebc:	4826      	ldr	r0, [pc, #152]	@ (800af58 <icmp_send_response+0xd0>)
 800aebe:	f001 ff85 	bl	800cdcc <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800aec8:	69fb      	ldr	r3, [r7, #28]
 800aeca:	685b      	ldr	r3, [r3, #4]
 800aecc:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	78fa      	ldrb	r2, [r7, #3]
 800aed2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	78ba      	ldrb	r2, [r7, #2]
 800aed8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	2200      	movs	r2, #0
 800aede:	711a      	strb	r2, [r3, #4]
 800aee0:	2200      	movs	r2, #0
 800aee2:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	2200      	movs	r2, #0
 800aee8:	719a      	strb	r2, [r3, #6]
 800aeea:	2200      	movs	r2, #0
 800aeec:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800aeee:	69fb      	ldr	r3, [r7, #28]
 800aef0:	685b      	ldr	r3, [r3, #4]
 800aef2:	f103 0008 	add.w	r0, r3, #8
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	685b      	ldr	r3, [r3, #4]
 800aefa:	221c      	movs	r2, #28
 800aefc:	4619      	mov	r1, r3
 800aefe:	f002 f936 	bl	800d16e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800af02:	69bb      	ldr	r3, [r7, #24]
 800af04:	68db      	ldr	r3, [r3, #12]
 800af06:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 800af08:	f107 030c 	add.w	r3, r7, #12
 800af0c:	4618      	mov	r0, r3
 800af0e:	f000 f825 	bl	800af5c <ip4_route>
 800af12:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d011      	beq.n	800af3e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	2200      	movs	r2, #0
 800af1e:	709a      	strb	r2, [r3, #2]
 800af20:	2200      	movs	r2, #0
 800af22:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800af24:	f107 020c 	add.w	r2, r7, #12
 800af28:	693b      	ldr	r3, [r7, #16]
 800af2a:	9302      	str	r3, [sp, #8]
 800af2c:	2301      	movs	r3, #1
 800af2e:	9301      	str	r3, [sp, #4]
 800af30:	2300      	movs	r3, #0
 800af32:	9300      	str	r3, [sp, #0]
 800af34:	23ff      	movs	r3, #255	@ 0xff
 800af36:	2100      	movs	r1, #0
 800af38:	69f8      	ldr	r0, [r7, #28]
 800af3a:	f000 f9c3 	bl	800b2c4 <ip4_output_if>
  }
  pbuf_free(q);
 800af3e:	69f8      	ldr	r0, [r7, #28]
 800af40:	f7fe f88e 	bl	8009060 <pbuf_free>
 800af44:	e000      	b.n	800af48 <icmp_send_response+0xc0>
    return;
 800af46:	bf00      	nop
}
 800af48:	3720      	adds	r7, #32
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}
 800af4e:	bf00      	nop
 800af50:	08010348 	.word	0x08010348
 800af54:	08010414 	.word	0x08010414
 800af58:	080103b8 	.word	0x080103b8

0800af5c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800af5c:	b480      	push	{r7}
 800af5e:	b085      	sub	sp, #20
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 800af64:	4b33      	ldr	r3, [pc, #204]	@ (800b034 <ip4_route+0xd8>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	60fb      	str	r3, [r7, #12]
 800af6a:	e036      	b.n	800afda <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800af72:	f003 0301 	and.w	r3, r3, #1
 800af76:	b2db      	uxtb	r3, r3
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d02b      	beq.n	800afd4 <ip4_route+0x78>
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800af82:	089b      	lsrs	r3, r3, #2
 800af84:	f003 0301 	and.w	r3, r3, #1
 800af88:	b2db      	uxtb	r3, r3
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d022      	beq.n	800afd4 <ip4_route+0x78>
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	3304      	adds	r3, #4
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d01d      	beq.n	800afd4 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681a      	ldr	r2, [r3, #0]
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	3304      	adds	r3, #4
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	405a      	eors	r2, r3
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	3308      	adds	r3, #8
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	4013      	ands	r3, r2
 800afac:	2b00      	cmp	r3, #0
 800afae:	d101      	bne.n	800afb4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	e038      	b.n	800b026 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800afba:	f003 0302 	and.w	r3, r3, #2
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d108      	bne.n	800afd4 <ip4_route+0x78>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681a      	ldr	r2, [r3, #0]
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	330c      	adds	r3, #12
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	429a      	cmp	r2, r3
 800afce:	d101      	bne.n	800afd4 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	e028      	b.n	800b026 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	60fb      	str	r3, [r7, #12]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d1c5      	bne.n	800af6c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800afe0:	4b15      	ldr	r3, [pc, #84]	@ (800b038 <ip4_route+0xdc>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d01a      	beq.n	800b01e <ip4_route+0xc2>
 800afe8:	4b13      	ldr	r3, [pc, #76]	@ (800b038 <ip4_route+0xdc>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800aff0:	f003 0301 	and.w	r3, r3, #1
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d012      	beq.n	800b01e <ip4_route+0xc2>
 800aff8:	4b0f      	ldr	r3, [pc, #60]	@ (800b038 <ip4_route+0xdc>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b000:	f003 0304 	and.w	r3, r3, #4
 800b004:	2b00      	cmp	r3, #0
 800b006:	d00a      	beq.n	800b01e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800b008:	4b0b      	ldr	r3, [pc, #44]	@ (800b038 <ip4_route+0xdc>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	3304      	adds	r3, #4
 800b00e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800b010:	2b00      	cmp	r3, #0
 800b012:	d004      	beq.n	800b01e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	b2db      	uxtb	r3, r3
 800b01a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b01c:	d101      	bne.n	800b022 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800b01e:	2300      	movs	r3, #0
 800b020:	e001      	b.n	800b026 <ip4_route+0xca>
  }

  return netif_default;
 800b022:	4b05      	ldr	r3, [pc, #20]	@ (800b038 <ip4_route+0xdc>)
 800b024:	681b      	ldr	r3, [r3, #0]
}
 800b026:	4618      	mov	r0, r3
 800b028:	3714      	adds	r7, #20
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr
 800b032:	bf00      	nop
 800b034:	2000d458 	.word	0x2000d458
 800b038:	2000d45c 	.word	0x2000d45c

0800b03c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b082      	sub	sp, #8
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b04a:	f003 0301 	and.w	r3, r3, #1
 800b04e:	b2db      	uxtb	r3, r3
 800b050:	2b00      	cmp	r3, #0
 800b052:	d016      	beq.n	800b082 <ip4_input_accept+0x46>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	3304      	adds	r3, #4
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d011      	beq.n	800b082 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800b05e:	4b0b      	ldr	r3, [pc, #44]	@ (800b08c <ip4_input_accept+0x50>)
 800b060:	695a      	ldr	r2, [r3, #20]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	3304      	adds	r3, #4
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	429a      	cmp	r2, r3
 800b06a:	d008      	beq.n	800b07e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800b06c:	4b07      	ldr	r3, [pc, #28]	@ (800b08c <ip4_input_accept+0x50>)
 800b06e:	695b      	ldr	r3, [r3, #20]
 800b070:	6879      	ldr	r1, [r7, #4]
 800b072:	4618      	mov	r0, r3
 800b074:	f000 f9fe 	bl	800b474 <ip4_addr_isbroadcast_u32>
 800b078:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d001      	beq.n	800b082 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 800b07e:	2301      	movs	r3, #1
 800b080:	e000      	b.n	800b084 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 800b082:	2300      	movs	r3, #0
}
 800b084:	4618      	mov	r0, r3
 800b086:	3708      	adds	r7, #8
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}
 800b08c:	20005008 	.word	0x20005008

0800b090 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b086      	sub	sp, #24
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
 800b098:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	685b      	ldr	r3, [r3, #4]
 800b09e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	781b      	ldrb	r3, [r3, #0]
 800b0a4:	091b      	lsrs	r3, r3, #4
 800b0a6:	b2db      	uxtb	r3, r3
 800b0a8:	2b04      	cmp	r3, #4
 800b0aa:	d004      	beq.n	800b0b6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f7fd ffd7 	bl	8009060 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	e0fd      	b.n	800b2b2 <ip4_input+0x222>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 800b0b6:	697b      	ldr	r3, [r7, #20]
 800b0b8:	781b      	ldrb	r3, [r3, #0]
 800b0ba:	f003 030f 	and.w	r3, r3, #15
 800b0be:	b2db      	uxtb	r3, r3
 800b0c0:	009b      	lsls	r3, r3, #2
 800b0c2:	b2db      	uxtb	r3, r3
 800b0c4:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	885b      	ldrh	r3, [r3, #2]
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f7fc fcd9 	bl	8007a84 <lwip_htons>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	891b      	ldrh	r3, [r3, #8]
 800b0da:	89ba      	ldrh	r2, [r7, #12]
 800b0dc:	429a      	cmp	r2, r3
 800b0de:	d204      	bcs.n	800b0ea <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 800b0e0:	89bb      	ldrh	r3, [r7, #12]
 800b0e2:	4619      	mov	r1, r3
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f7fd fe35 	bl	8008d54 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	895b      	ldrh	r3, [r3, #10]
 800b0ee:	89fa      	ldrh	r2, [r7, #14]
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d807      	bhi.n	800b104 <ip4_input+0x74>
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	891b      	ldrh	r3, [r3, #8]
 800b0f8:	89ba      	ldrh	r2, [r7, #12]
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d802      	bhi.n	800b104 <ip4_input+0x74>
 800b0fe:	89fb      	ldrh	r3, [r7, #14]
 800b100:	2b13      	cmp	r3, #19
 800b102:	d804      	bhi.n	800b10e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f7fd ffab 	bl	8009060 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800b10a:	2300      	movs	r3, #0
 800b10c:	e0d1      	b.n	800b2b2 <ip4_input+0x222>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	691b      	ldr	r3, [r3, #16]
 800b112:	4a6a      	ldr	r2, [pc, #424]	@ (800b2bc <ip4_input+0x22c>)
 800b114:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	68db      	ldr	r3, [r3, #12]
 800b11a:	4a68      	ldr	r2, [pc, #416]	@ (800b2bc <ip4_input+0x22c>)
 800b11c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800b11e:	4b67      	ldr	r3, [pc, #412]	@ (800b2bc <ip4_input+0x22c>)
 800b120:	695b      	ldr	r3, [r3, #20]
 800b122:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b126:	2be0      	cmp	r3, #224	@ 0xe0
 800b128:	d112      	bne.n	800b150 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b130:	f003 0301 	and.w	r3, r3, #1
 800b134:	b2db      	uxtb	r3, r3
 800b136:	2b00      	cmp	r3, #0
 800b138:	d007      	beq.n	800b14a <ip4_input+0xba>
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	3304      	adds	r3, #4
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d002      	beq.n	800b14a <ip4_input+0xba>
      netif = inp;
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	613b      	str	r3, [r7, #16]
 800b148:	e02a      	b.n	800b1a0 <ip4_input+0x110>
    } else {
      netif = NULL;
 800b14a:	2300      	movs	r3, #0
 800b14c:	613b      	str	r3, [r7, #16]
 800b14e:	e027      	b.n	800b1a0 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 800b150:	6838      	ldr	r0, [r7, #0]
 800b152:	f7ff ff73 	bl	800b03c <ip4_input_accept>
 800b156:	4603      	mov	r3, r0
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d002      	beq.n	800b162 <ip4_input+0xd2>
      netif = inp;
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	613b      	str	r3, [r7, #16]
 800b160:	e01e      	b.n	800b1a0 <ip4_input+0x110>
    } else {
      netif = NULL;
 800b162:	2300      	movs	r3, #0
 800b164:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 800b166:	4b55      	ldr	r3, [pc, #340]	@ (800b2bc <ip4_input+0x22c>)
 800b168:	695b      	ldr	r3, [r3, #20]
 800b16a:	b2db      	uxtb	r3, r3
 800b16c:	2b7f      	cmp	r3, #127	@ 0x7f
 800b16e:	d017      	beq.n	800b1a0 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 800b170:	4b53      	ldr	r3, [pc, #332]	@ (800b2c0 <ip4_input+0x230>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	613b      	str	r3, [r7, #16]
 800b176:	e00e      	b.n	800b196 <ip4_input+0x106>
          if (netif == inp) {
 800b178:	693a      	ldr	r2, [r7, #16]
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d006      	beq.n	800b18e <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 800b180:	6938      	ldr	r0, [r7, #16]
 800b182:	f7ff ff5b 	bl	800b03c <ip4_input_accept>
 800b186:	4603      	mov	r3, r0
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d108      	bne.n	800b19e <ip4_input+0x10e>
 800b18c:	e000      	b.n	800b190 <ip4_input+0x100>
            continue;
 800b18e:	bf00      	nop
        NETIF_FOREACH(netif) {
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	613b      	str	r3, [r7, #16]
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d1ed      	bne.n	800b178 <ip4_input+0xe8>
 800b19c:	e000      	b.n	800b1a0 <ip4_input+0x110>
            break;
 800b19e:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800b1a0:	4b46      	ldr	r3, [pc, #280]	@ (800b2bc <ip4_input+0x22c>)
 800b1a2:	691b      	ldr	r3, [r3, #16]
 800b1a4:	6839      	ldr	r1, [r7, #0]
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f000 f964 	bl	800b474 <ip4_addr_isbroadcast_u32>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d105      	bne.n	800b1be <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800b1b2:	4b42      	ldr	r3, [pc, #264]	@ (800b2bc <ip4_input+0x22c>)
 800b1b4:	691b      	ldr	r3, [r3, #16]
 800b1b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800b1ba:	2be0      	cmp	r3, #224	@ 0xe0
 800b1bc:	d104      	bne.n	800b1c8 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f7fd ff4e 	bl	8009060 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	e074      	b.n	800b2b2 <ip4_input+0x222>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d104      	bne.n	800b1d8 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f7fd ff46 	bl	8009060 <pbuf_free>
    return ERR_OK;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	e06c      	b.n	800b2b2 <ip4_input+0x222>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800b1d8:	697b      	ldr	r3, [r7, #20]
 800b1da:	88db      	ldrh	r3, [r3, #6]
 800b1dc:	b29b      	uxth	r3, r3
 800b1de:	461a      	mov	r2, r3
 800b1e0:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 800b1e4:	4013      	ands	r3, r2
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d00b      	beq.n	800b202 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 fc88 	bl	800bb00 <ip4_reass>
 800b1f0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d101      	bne.n	800b1fc <ip4_input+0x16c>
      return ERR_OK;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	e05a      	b.n	800b2b2 <ip4_input+0x222>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	685b      	ldr	r3, [r3, #4]
 800b200:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800b202:	4a2e      	ldr	r2, [pc, #184]	@ (800b2bc <ip4_input+0x22c>)
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800b208:	4a2c      	ldr	r2, [pc, #176]	@ (800b2bc <ip4_input+0x22c>)
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800b20e:	4a2b      	ldr	r2, [pc, #172]	@ (800b2bc <ip4_input+0x22c>)
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	781b      	ldrb	r3, [r3, #0]
 800b218:	f003 030f 	and.w	r3, r3, #15
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	009b      	lsls	r3, r3, #2
 800b220:	b2db      	uxtb	r3, r3
 800b222:	461a      	mov	r2, r3
 800b224:	4b25      	ldr	r3, [pc, #148]	@ (800b2bc <ip4_input+0x22c>)
 800b226:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 800b228:	89fb      	ldrh	r3, [r7, #14]
 800b22a:	4619      	mov	r1, r3
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f7fd fe91 	bl	8008f54 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	7a5b      	ldrb	r3, [r3, #9]
 800b236:	2b01      	cmp	r3, #1
 800b238:	d006      	beq.n	800b248 <ip4_input+0x1b8>
 800b23a:	2b11      	cmp	r3, #17
 800b23c:	d109      	bne.n	800b252 <ip4_input+0x1c2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 800b23e:	6839      	ldr	r1, [r7, #0]
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f7fe fb6b 	bl	800991c <udp_input>
        break;
 800b246:	e021      	b.n	800b28c <ip4_input+0x1fc>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 800b248:	6839      	ldr	r1, [r7, #0]
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f7ff fcf8 	bl	800ac40 <icmp_input>
        break;
 800b250:	e01c      	b.n	800b28c <ip4_input+0x1fc>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800b252:	4b1a      	ldr	r3, [pc, #104]	@ (800b2bc <ip4_input+0x22c>)
 800b254:	695b      	ldr	r3, [r3, #20]
 800b256:	6939      	ldr	r1, [r7, #16]
 800b258:	4618      	mov	r0, r3
 800b25a:	f000 f90b 	bl	800b474 <ip4_addr_isbroadcast_u32>
 800b25e:	4603      	mov	r3, r0
 800b260:	2b00      	cmp	r3, #0
 800b262:	d10f      	bne.n	800b284 <ip4_input+0x1f4>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800b264:	4b15      	ldr	r3, [pc, #84]	@ (800b2bc <ip4_input+0x22c>)
 800b266:	695b      	ldr	r3, [r3, #20]
 800b268:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800b26c:	2be0      	cmp	r3, #224	@ 0xe0
 800b26e:	d009      	beq.n	800b284 <ip4_input+0x1f4>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 800b270:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b274:	4619      	mov	r1, r3
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	f7fd fedf 	bl	800903a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800b27c:	2102      	movs	r1, #2
 800b27e:	6878      	ldr	r0, [r7, #4]
 800b280:	f7ff fde2 	bl	800ae48 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 800b284:	6878      	ldr	r0, [r7, #4]
 800b286:	f7fd feeb 	bl	8009060 <pbuf_free>
        break;
 800b28a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800b28c:	4b0b      	ldr	r3, [pc, #44]	@ (800b2bc <ip4_input+0x22c>)
 800b28e:	2200      	movs	r2, #0
 800b290:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800b292:	4b0a      	ldr	r3, [pc, #40]	@ (800b2bc <ip4_input+0x22c>)
 800b294:	2200      	movs	r2, #0
 800b296:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800b298:	4b08      	ldr	r3, [pc, #32]	@ (800b2bc <ip4_input+0x22c>)
 800b29a:	2200      	movs	r2, #0
 800b29c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800b29e:	4b07      	ldr	r3, [pc, #28]	@ (800b2bc <ip4_input+0x22c>)
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800b2a4:	4b05      	ldr	r3, [pc, #20]	@ (800b2bc <ip4_input+0x22c>)
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800b2aa:	4b04      	ldr	r3, [pc, #16]	@ (800b2bc <ip4_input+0x22c>)
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800b2b0:	2300      	movs	r3, #0
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3718      	adds	r7, #24
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	bf00      	nop
 800b2bc:	20005008 	.word	0x20005008
 800b2c0:	2000d458 	.word	0x2000d458

0800b2c4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b08a      	sub	sp, #40	@ 0x28
 800b2c8:	af04      	add	r7, sp, #16
 800b2ca:	60f8      	str	r0, [r7, #12]
 800b2cc:	60b9      	str	r1, [r7, #8]
 800b2ce:	607a      	str	r2, [r7, #4]
 800b2d0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d009      	beq.n	800b2f0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800b2dc:	68bb      	ldr	r3, [r7, #8]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d003      	beq.n	800b2ea <ip4_output_if+0x26>
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d102      	bne.n	800b2f0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800b2ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ec:	3304      	adds	r3, #4
 800b2ee:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800b2f0:	78fa      	ldrb	r2, [r7, #3]
 800b2f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f4:	9302      	str	r3, [sp, #8]
 800b2f6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b2fa:	9301      	str	r3, [sp, #4]
 800b2fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b300:	9300      	str	r3, [sp, #0]
 800b302:	4613      	mov	r3, r2
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	6979      	ldr	r1, [r7, #20]
 800b308:	68f8      	ldr	r0, [r7, #12]
 800b30a:	f000 f805 	bl	800b318 <ip4_output_if_src>
 800b30e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800b310:	4618      	mov	r0, r3
 800b312:	3718      	adds	r7, #24
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b088      	sub	sp, #32
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	60f8      	str	r0, [r7, #12]
 800b320:	60b9      	str	r1, [r7, #8]
 800b322:	607a      	str	r2, [r7, #4]
 800b324:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	7b9b      	ldrb	r3, [r3, #14]
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d006      	beq.n	800b33c <ip4_output_if_src+0x24>
 800b32e:	4b4b      	ldr	r3, [pc, #300]	@ (800b45c <ip4_output_if_src+0x144>)
 800b330:	f44f 7255 	mov.w	r2, #852	@ 0x354
 800b334:	494a      	ldr	r1, [pc, #296]	@ (800b460 <ip4_output_if_src+0x148>)
 800b336:	484b      	ldr	r0, [pc, #300]	@ (800b464 <ip4_output_if_src+0x14c>)
 800b338:	f001 fd48 	bl	800cdcc <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d060      	beq.n	800b404 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800b342:	2314      	movs	r3, #20
 800b344:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 800b346:	2114      	movs	r1, #20
 800b348:	68f8      	ldr	r0, [r7, #12]
 800b34a:	f7fd fdf3 	bl	8008f34 <pbuf_add_header>
 800b34e:	4603      	mov	r3, r0
 800b350:	2b00      	cmp	r3, #0
 800b352:	d002      	beq.n	800b35a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800b354:	f06f 0301 	mvn.w	r3, #1
 800b358:	e07c      	b.n	800b454 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	685b      	ldr	r3, [r3, #4]
 800b35e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	895b      	ldrh	r3, [r3, #10]
 800b364:	2b13      	cmp	r3, #19
 800b366:	d806      	bhi.n	800b376 <ip4_output_if_src+0x5e>
 800b368:	4b3c      	ldr	r3, [pc, #240]	@ (800b45c <ip4_output_if_src+0x144>)
 800b36a:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800b36e:	493e      	ldr	r1, [pc, #248]	@ (800b468 <ip4_output_if_src+0x150>)
 800b370:	483c      	ldr	r0, [pc, #240]	@ (800b464 <ip4_output_if_src+0x14c>)
 800b372:	f001 fd2b 	bl	800cdcc <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800b376:	69fb      	ldr	r3, [r7, #28]
 800b378:	78fa      	ldrb	r2, [r7, #3]
 800b37a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800b37c:	69fb      	ldr	r3, [r7, #28]
 800b37e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800b382:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681a      	ldr	r2, [r3, #0]
 800b388:	69fb      	ldr	r3, [r7, #28]
 800b38a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800b38c:	8b7b      	ldrh	r3, [r7, #26]
 800b38e:	089b      	lsrs	r3, r3, #2
 800b390:	b29b      	uxth	r3, r3
 800b392:	b2db      	uxtb	r3, r3
 800b394:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b398:	b2da      	uxtb	r2, r3
 800b39a:	69fb      	ldr	r3, [r7, #28]
 800b39c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800b39e:	69fb      	ldr	r3, [r7, #28]
 800b3a0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800b3a4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	891b      	ldrh	r3, [r3, #8]
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	f7fc fb6a 	bl	8007a84 <lwip_htons>
 800b3b0:	4603      	mov	r3, r0
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800b3b8:	69fb      	ldr	r3, [r7, #28]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	719a      	strb	r2, [r3, #6]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800b3c2:	4b2a      	ldr	r3, [pc, #168]	@ (800b46c <ip4_output_if_src+0x154>)
 800b3c4:	881b      	ldrh	r3, [r3, #0]
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f7fc fb5c 	bl	8007a84 <lwip_htons>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	461a      	mov	r2, r3
 800b3d0:	69fb      	ldr	r3, [r7, #28]
 800b3d2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800b3d4:	4b25      	ldr	r3, [pc, #148]	@ (800b46c <ip4_output_if_src+0x154>)
 800b3d6:	881b      	ldrh	r3, [r3, #0]
 800b3d8:	3301      	adds	r3, #1
 800b3da:	b29a      	uxth	r2, r3
 800b3dc:	4b23      	ldr	r3, [pc, #140]	@ (800b46c <ip4_output_if_src+0x154>)
 800b3de:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800b3e0:	68bb      	ldr	r3, [r7, #8]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d104      	bne.n	800b3f0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800b3e6:	4b22      	ldr	r3, [pc, #136]	@ (800b470 <ip4_output_if_src+0x158>)
 800b3e8:	681a      	ldr	r2, [r3, #0]
 800b3ea:	69fb      	ldr	r3, [r7, #28]
 800b3ec:	60da      	str	r2, [r3, #12]
 800b3ee:	e003      	b.n	800b3f8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	681a      	ldr	r2, [r3, #0]
 800b3f4:	69fb      	ldr	r3, [r7, #28]
 800b3f6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800b3f8:	69fb      	ldr	r3, [r7, #28]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	729a      	strb	r2, [r3, #10]
 800b3fe:	2200      	movs	r2, #0
 800b400:	72da      	strb	r2, [r3, #11]
 800b402:	e00f      	b.n	800b424 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	895b      	ldrh	r3, [r3, #10]
 800b408:	2b13      	cmp	r3, #19
 800b40a:	d802      	bhi.n	800b412 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800b40c:	f06f 0301 	mvn.w	r3, #1
 800b410:	e020      	b.n	800b454 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800b418:	69fb      	ldr	r3, [r7, #28]
 800b41a:	691b      	ldr	r3, [r3, #16]
 800b41c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800b41e:	f107 0314 	add.w	r3, r7, #20
 800b422:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800b424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b426:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d00c      	beq.n	800b446 <ip4_output_if_src+0x12e>
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	891a      	ldrh	r2, [r3, #8]
 800b430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b432:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b434:	429a      	cmp	r2, r3
 800b436:	d906      	bls.n	800b446 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 800b438:	687a      	ldr	r2, [r7, #4]
 800b43a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b43c:	68f8      	ldr	r0, [r7, #12]
 800b43e:	f000 fd53 	bl	800bee8 <ip4_frag>
 800b442:	4603      	mov	r3, r0
 800b444:	e006      	b.n	800b454 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800b446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b448:	695b      	ldr	r3, [r3, #20]
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	68f9      	ldr	r1, [r7, #12]
 800b44e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b450:	4798      	blx	r3
 800b452:	4603      	mov	r3, r0
}
 800b454:	4618      	mov	r0, r3
 800b456:	3720      	adds	r7, #32
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}
 800b45c:	08010440 	.word	0x08010440
 800b460:	08010474 	.word	0x08010474
 800b464:	08010480 	.word	0x08010480
 800b468:	080104a8 	.word	0x080104a8
 800b46c:	2000d562 	.word	0x2000d562
 800b470:	08010828 	.word	0x08010828

0800b474 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800b474:	b480      	push	{r7}
 800b476:	b085      	sub	sp, #20
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b488:	d002      	beq.n	800b490 <ip4_addr_isbroadcast_u32+0x1c>
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d101      	bne.n	800b494 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800b490:	2301      	movs	r3, #1
 800b492:	e02a      	b.n	800b4ea <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b49a:	f003 0302 	and.w	r3, r3, #2
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d101      	bne.n	800b4a6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	e021      	b.n	800b4ea <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	3304      	adds	r3, #4
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	687a      	ldr	r2, [r7, #4]
 800b4ae:	429a      	cmp	r2, r3
 800b4b0:	d101      	bne.n	800b4b6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	e019      	b.n	800b4ea <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800b4b6:	68fa      	ldr	r2, [r7, #12]
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	3304      	adds	r3, #4
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	405a      	eors	r2, r3
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	3308      	adds	r3, #8
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	4013      	ands	r3, r2
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d10d      	bne.n	800b4e8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	3308      	adds	r3, #8
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	43da      	mvns	r2, r3
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	3308      	adds	r3, #8
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	d101      	bne.n	800b4e8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	e000      	b.n	800b4ea <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800b4e8:	2300      	movs	r3, #0
  }
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3714      	adds	r7, #20
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f4:	4770      	bx	lr
	...

0800b4f8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b084      	sub	sp, #16
 800b4fc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800b4fe:	2300      	movs	r3, #0
 800b500:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800b502:	4b12      	ldr	r3, [pc, #72]	@ (800b54c <ip_reass_tmr+0x54>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800b508:	e018      	b.n	800b53c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	7fdb      	ldrb	r3, [r3, #31]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d00b      	beq.n	800b52a <ip_reass_tmr+0x32>
      r->timer--;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	7fdb      	ldrb	r3, [r3, #31]
 800b516:	3b01      	subs	r3, #1
 800b518:	b2da      	uxtb	r2, r3
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	60fb      	str	r3, [r7, #12]
 800b528:	e008      	b.n	800b53c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800b534:	68b9      	ldr	r1, [r7, #8]
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f000 f80a 	bl	800b550 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d1e3      	bne.n	800b50a <ip_reass_tmr+0x12>
    }
  }
}
 800b542:	bf00      	nop
 800b544:	bf00      	nop
 800b546:	3710      	adds	r7, #16
 800b548:	46bd      	mov	sp, r7
 800b54a:	bd80      	pop	{r7, pc}
 800b54c:	2000d564 	.word	0x2000d564

0800b550 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b088      	sub	sp, #32
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
 800b558:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800b55a:	2300      	movs	r3, #0
 800b55c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800b55e:	683a      	ldr	r2, [r7, #0]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	429a      	cmp	r2, r3
 800b564:	d105      	bne.n	800b572 <ip_reass_free_complete_datagram+0x22>
 800b566:	4b45      	ldr	r3, [pc, #276]	@ (800b67c <ip_reass_free_complete_datagram+0x12c>)
 800b568:	22ab      	movs	r2, #171	@ 0xab
 800b56a:	4945      	ldr	r1, [pc, #276]	@ (800b680 <ip_reass_free_complete_datagram+0x130>)
 800b56c:	4845      	ldr	r0, [pc, #276]	@ (800b684 <ip_reass_free_complete_datagram+0x134>)
 800b56e:	f001 fc2d 	bl	800cdcc <iprintf>
  if (prev != NULL) {
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d00a      	beq.n	800b58e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	687a      	ldr	r2, [r7, #4]
 800b57e:	429a      	cmp	r2, r3
 800b580:	d005      	beq.n	800b58e <ip_reass_free_complete_datagram+0x3e>
 800b582:	4b3e      	ldr	r3, [pc, #248]	@ (800b67c <ip_reass_free_complete_datagram+0x12c>)
 800b584:	22ad      	movs	r2, #173	@ 0xad
 800b586:	4940      	ldr	r1, [pc, #256]	@ (800b688 <ip_reass_free_complete_datagram+0x138>)
 800b588:	483e      	ldr	r0, [pc, #248]	@ (800b684 <ip_reass_free_complete_datagram+0x134>)
 800b58a:	f001 fc1f 	bl	800cdcc <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	685b      	ldr	r3, [r3, #4]
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	889b      	ldrh	r3, [r3, #4]
 800b59a:	b29b      	uxth	r3, r3
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d12a      	bne.n	800b5f6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	685b      	ldr	r3, [r3, #4]
 800b5a4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800b5a6:	697b      	ldr	r3, [r7, #20]
 800b5a8:	681a      	ldr	r2, [r3, #0]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800b5ae:	69bb      	ldr	r3, [r7, #24]
 800b5b0:	6858      	ldr	r0, [r3, #4]
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	3308      	adds	r3, #8
 800b5b6:	2214      	movs	r2, #20
 800b5b8:	4619      	mov	r1, r3
 800b5ba:	f001 fdd8 	bl	800d16e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800b5be:	2101      	movs	r1, #1
 800b5c0:	69b8      	ldr	r0, [r7, #24]
 800b5c2:	f7ff fc51 	bl	800ae68 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800b5c6:	69b8      	ldr	r0, [r7, #24]
 800b5c8:	f7fd fdd2 	bl	8009170 <pbuf_clen>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800b5d0:	8bfa      	ldrh	r2, [r7, #30]
 800b5d2:	8a7b      	ldrh	r3, [r7, #18]
 800b5d4:	4413      	add	r3, r2
 800b5d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5da:	db05      	blt.n	800b5e8 <ip_reass_free_complete_datagram+0x98>
 800b5dc:	4b27      	ldr	r3, [pc, #156]	@ (800b67c <ip_reass_free_complete_datagram+0x12c>)
 800b5de:	22bc      	movs	r2, #188	@ 0xbc
 800b5e0:	492a      	ldr	r1, [pc, #168]	@ (800b68c <ip_reass_free_complete_datagram+0x13c>)
 800b5e2:	4828      	ldr	r0, [pc, #160]	@ (800b684 <ip_reass_free_complete_datagram+0x134>)
 800b5e4:	f001 fbf2 	bl	800cdcc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800b5e8:	8bfa      	ldrh	r2, [r7, #30]
 800b5ea:	8a7b      	ldrh	r3, [r7, #18]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800b5f0:	69b8      	ldr	r0, [r7, #24]
 800b5f2:	f7fd fd35 	bl	8009060 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	685b      	ldr	r3, [r3, #4]
 800b5fa:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800b5fc:	e01f      	b.n	800b63e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800b5fe:	69bb      	ldr	r3, [r7, #24]
 800b600:	685b      	ldr	r3, [r3, #4]
 800b602:	617b      	str	r3, [r7, #20]
    pcur = p;
 800b604:	69bb      	ldr	r3, [r7, #24]
 800b606:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800b60e:	68f8      	ldr	r0, [r7, #12]
 800b610:	f7fd fdae 	bl	8009170 <pbuf_clen>
 800b614:	4603      	mov	r3, r0
 800b616:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800b618:	8bfa      	ldrh	r2, [r7, #30]
 800b61a:	8a7b      	ldrh	r3, [r7, #18]
 800b61c:	4413      	add	r3, r2
 800b61e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b622:	db05      	blt.n	800b630 <ip_reass_free_complete_datagram+0xe0>
 800b624:	4b15      	ldr	r3, [pc, #84]	@ (800b67c <ip_reass_free_complete_datagram+0x12c>)
 800b626:	22cc      	movs	r2, #204	@ 0xcc
 800b628:	4918      	ldr	r1, [pc, #96]	@ (800b68c <ip_reass_free_complete_datagram+0x13c>)
 800b62a:	4816      	ldr	r0, [pc, #88]	@ (800b684 <ip_reass_free_complete_datagram+0x134>)
 800b62c:	f001 fbce 	bl	800cdcc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800b630:	8bfa      	ldrh	r2, [r7, #30]
 800b632:	8a7b      	ldrh	r3, [r7, #18]
 800b634:	4413      	add	r3, r2
 800b636:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800b638:	68f8      	ldr	r0, [r7, #12]
 800b63a:	f7fd fd11 	bl	8009060 <pbuf_free>
  while (p != NULL) {
 800b63e:	69bb      	ldr	r3, [r7, #24]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d1dc      	bne.n	800b5fe <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800b644:	6839      	ldr	r1, [r7, #0]
 800b646:	6878      	ldr	r0, [r7, #4]
 800b648:	f000 f8c2 	bl	800b7d0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 800b64c:	4b10      	ldr	r3, [pc, #64]	@ (800b690 <ip_reass_free_complete_datagram+0x140>)
 800b64e:	881b      	ldrh	r3, [r3, #0]
 800b650:	8bfa      	ldrh	r2, [r7, #30]
 800b652:	429a      	cmp	r2, r3
 800b654:	d905      	bls.n	800b662 <ip_reass_free_complete_datagram+0x112>
 800b656:	4b09      	ldr	r3, [pc, #36]	@ (800b67c <ip_reass_free_complete_datagram+0x12c>)
 800b658:	22d2      	movs	r2, #210	@ 0xd2
 800b65a:	490e      	ldr	r1, [pc, #56]	@ (800b694 <ip_reass_free_complete_datagram+0x144>)
 800b65c:	4809      	ldr	r0, [pc, #36]	@ (800b684 <ip_reass_free_complete_datagram+0x134>)
 800b65e:	f001 fbb5 	bl	800cdcc <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 800b662:	4b0b      	ldr	r3, [pc, #44]	@ (800b690 <ip_reass_free_complete_datagram+0x140>)
 800b664:	881a      	ldrh	r2, [r3, #0]
 800b666:	8bfb      	ldrh	r3, [r7, #30]
 800b668:	1ad3      	subs	r3, r2, r3
 800b66a:	b29a      	uxth	r2, r3
 800b66c:	4b08      	ldr	r3, [pc, #32]	@ (800b690 <ip_reass_free_complete_datagram+0x140>)
 800b66e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800b670:	8bfb      	ldrh	r3, [r7, #30]
}
 800b672:	4618      	mov	r0, r3
 800b674:	3720      	adds	r7, #32
 800b676:	46bd      	mov	sp, r7
 800b678:	bd80      	pop	{r7, pc}
 800b67a:	bf00      	nop
 800b67c:	080104d8 	.word	0x080104d8
 800b680:	08010514 	.word	0x08010514
 800b684:	08010520 	.word	0x08010520
 800b688:	08010548 	.word	0x08010548
 800b68c:	0801055c 	.word	0x0801055c
 800b690:	2000d568 	.word	0x2000d568
 800b694:	0801057c 	.word	0x0801057c

0800b698 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b08a      	sub	sp, #40	@ 0x28
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800b6b6:	4b28      	ldr	r3, [pc, #160]	@ (800b758 <ip_reass_remove_oldest_datagram+0xc0>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800b6bc:	e030      	b.n	800b720 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800b6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6c0:	695a      	ldr	r2, [r3, #20]
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	68db      	ldr	r3, [r3, #12]
 800b6c6:	429a      	cmp	r2, r3
 800b6c8:	d10c      	bne.n	800b6e4 <ip_reass_remove_oldest_datagram+0x4c>
 800b6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6cc:	699a      	ldr	r2, [r3, #24]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	691b      	ldr	r3, [r3, #16]
 800b6d2:	429a      	cmp	r2, r3
 800b6d4:	d106      	bne.n	800b6e4 <ip_reass_remove_oldest_datagram+0x4c>
 800b6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6d8:	899a      	ldrh	r2, [r3, #12]
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	889b      	ldrh	r3, [r3, #4]
 800b6de:	b29b      	uxth	r3, r3
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d014      	beq.n	800b70e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800b6ea:	6a3b      	ldr	r3, [r7, #32]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d104      	bne.n	800b6fa <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800b6f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6f2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800b6f4:	69fb      	ldr	r3, [r7, #28]
 800b6f6:	61bb      	str	r3, [r7, #24]
 800b6f8:	e009      	b.n	800b70e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800b6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6fc:	7fda      	ldrb	r2, [r3, #31]
 800b6fe:	6a3b      	ldr	r3, [r7, #32]
 800b700:	7fdb      	ldrb	r3, [r3, #31]
 800b702:	429a      	cmp	r2, r3
 800b704:	d803      	bhi.n	800b70e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800b706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b708:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800b70a:	69fb      	ldr	r3, [r7, #28]
 800b70c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800b70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d001      	beq.n	800b71a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800b716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b718:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800b71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800b720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b722:	2b00      	cmp	r3, #0
 800b724:	d1cb      	bne.n	800b6be <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800b726:	6a3b      	ldr	r3, [r7, #32]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d008      	beq.n	800b73e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800b72c:	69b9      	ldr	r1, [r7, #24]
 800b72e:	6a38      	ldr	r0, [r7, #32]
 800b730:	f7ff ff0e 	bl	800b550 <ip_reass_free_complete_datagram>
 800b734:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800b736:	697a      	ldr	r2, [r7, #20]
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	4413      	add	r3, r2
 800b73c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800b73e:	697a      	ldr	r2, [r7, #20]
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	429a      	cmp	r2, r3
 800b744:	da02      	bge.n	800b74c <ip_reass_remove_oldest_datagram+0xb4>
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	2b01      	cmp	r3, #1
 800b74a:	dcac      	bgt.n	800b6a6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800b74c:	697b      	ldr	r3, [r7, #20]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3728      	adds	r7, #40	@ 0x28
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}
 800b756:	bf00      	nop
 800b758:	2000d564 	.word	0x2000d564

0800b75c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b084      	sub	sp, #16
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800b766:	2001      	movs	r0, #1
 800b768:	f7fc fdea 	bl	8008340 <memp_malloc>
 800b76c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d110      	bne.n	800b796 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800b774:	6839      	ldr	r1, [r7, #0]
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	f7ff ff8e 	bl	800b698 <ip_reass_remove_oldest_datagram>
 800b77c:	4602      	mov	r2, r0
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	4293      	cmp	r3, r2
 800b782:	dc03      	bgt.n	800b78c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800b784:	2001      	movs	r0, #1
 800b786:	f7fc fddb 	bl	8008340 <memp_malloc>
 800b78a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d101      	bne.n	800b796 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 800b792:	2300      	movs	r3, #0
 800b794:	e016      	b.n	800b7c4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800b796:	2220      	movs	r2, #32
 800b798:	2100      	movs	r1, #0
 800b79a:	68f8      	ldr	r0, [r7, #12]
 800b79c:	f001 fc6e 	bl	800d07c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	220f      	movs	r2, #15
 800b7a4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800b7a6:	4b09      	ldr	r3, [pc, #36]	@ (800b7cc <ip_reass_enqueue_new_datagram+0x70>)
 800b7a8:	681a      	ldr	r2, [r3, #0]
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800b7ae:	4a07      	ldr	r2, [pc, #28]	@ (800b7cc <ip_reass_enqueue_new_datagram+0x70>)
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	3308      	adds	r3, #8
 800b7b8:	2214      	movs	r2, #20
 800b7ba:	6879      	ldr	r1, [r7, #4]
 800b7bc:	4618      	mov	r0, r3
 800b7be:	f001 fcd6 	bl	800d16e <memcpy>
  return ipr;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	3710      	adds	r7, #16
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}
 800b7cc:	2000d564 	.word	0x2000d564

0800b7d0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b082      	sub	sp, #8
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
 800b7d8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800b7da:	4b10      	ldr	r3, [pc, #64]	@ (800b81c <ip_reass_dequeue_datagram+0x4c>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d104      	bne.n	800b7ee <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	4a0c      	ldr	r2, [pc, #48]	@ (800b81c <ip_reass_dequeue_datagram+0x4c>)
 800b7ea:	6013      	str	r3, [r2, #0]
 800b7ec:	e00d      	b.n	800b80a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d106      	bne.n	800b802 <ip_reass_dequeue_datagram+0x32>
 800b7f4:	4b0a      	ldr	r3, [pc, #40]	@ (800b820 <ip_reass_dequeue_datagram+0x50>)
 800b7f6:	f240 1245 	movw	r2, #325	@ 0x145
 800b7fa:	490a      	ldr	r1, [pc, #40]	@ (800b824 <ip_reass_dequeue_datagram+0x54>)
 800b7fc:	480a      	ldr	r0, [pc, #40]	@ (800b828 <ip_reass_dequeue_datagram+0x58>)
 800b7fe:	f001 fae5 	bl	800cdcc <iprintf>
    prev->next = ipr->next;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681a      	ldr	r2, [r3, #0]
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800b80a:	6879      	ldr	r1, [r7, #4]
 800b80c:	2001      	movs	r0, #1
 800b80e:	f7fc fe07 	bl	8008420 <memp_free>
}
 800b812:	bf00      	nop
 800b814:	3708      	adds	r7, #8
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}
 800b81a:	bf00      	nop
 800b81c:	2000d564 	.word	0x2000d564
 800b820:	080104d8 	.word	0x080104d8
 800b824:	080105a0 	.word	0x080105a0
 800b828:	08010520 	.word	0x08010520

0800b82c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b08c      	sub	sp, #48	@ 0x30
 800b830:	af00      	add	r7, sp, #0
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 800b838:	2300      	movs	r3, #0
 800b83a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800b83c:	2301      	movs	r3, #1
 800b83e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	685b      	ldr	r3, [r3, #4]
 800b844:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800b846:	69fb      	ldr	r3, [r7, #28]
 800b848:	885b      	ldrh	r3, [r3, #2]
 800b84a:	b29b      	uxth	r3, r3
 800b84c:	4618      	mov	r0, r3
 800b84e:	f7fc f919 	bl	8007a84 <lwip_htons>
 800b852:	4603      	mov	r3, r0
 800b854:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 800b856:	69fb      	ldr	r3, [r7, #28]
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	f003 030f 	and.w	r3, r3, #15
 800b85e:	b2db      	uxtb	r3, r3
 800b860:	009b      	lsls	r3, r3, #2
 800b862:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 800b864:	7e7b      	ldrb	r3, [r7, #25]
 800b866:	b29b      	uxth	r3, r3
 800b868:	8b7a      	ldrh	r2, [r7, #26]
 800b86a:	429a      	cmp	r2, r3
 800b86c:	d202      	bcs.n	800b874 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800b86e:	f04f 33ff 	mov.w	r3, #4294967295
 800b872:	e135      	b.n	800bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 800b874:	7e7b      	ldrb	r3, [r7, #25]
 800b876:	b29b      	uxth	r3, r3
 800b878:	8b7a      	ldrh	r2, [r7, #26]
 800b87a:	1ad3      	subs	r3, r2, r3
 800b87c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 800b87e:	69fb      	ldr	r3, [r7, #28]
 800b880:	88db      	ldrh	r3, [r3, #6]
 800b882:	b29b      	uxth	r3, r3
 800b884:	4618      	mov	r0, r3
 800b886:	f7fc f8fd 	bl	8007a84 <lwip_htons>
 800b88a:	4603      	mov	r3, r0
 800b88c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b890:	b29b      	uxth	r3, r3
 800b892:	00db      	lsls	r3, r3, #3
 800b894:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 800b896:	68bb      	ldr	r3, [r7, #8]
 800b898:	685b      	ldr	r3, [r3, #4]
 800b89a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 800b89c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b89e:	2200      	movs	r2, #0
 800b8a0:	701a      	strb	r2, [r3, #0]
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	705a      	strb	r2, [r3, #1]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	709a      	strb	r2, [r3, #2]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800b8ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8b0:	8afa      	ldrh	r2, [r7, #22]
 800b8b2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 800b8b4:	8afa      	ldrh	r2, [r7, #22]
 800b8b6:	8b7b      	ldrh	r3, [r7, #26]
 800b8b8:	4413      	add	r3, r2
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8be:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 800b8c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8c2:	88db      	ldrh	r3, [r3, #6]
 800b8c4:	b29b      	uxth	r3, r3
 800b8c6:	8afa      	ldrh	r2, [r7, #22]
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d902      	bls.n	800b8d2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800b8cc:	f04f 33ff 	mov.w	r3, #4294967295
 800b8d0:	e106      	b.n	800bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8d8:	e068      	b.n	800b9ac <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 800b8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8dc:	685b      	ldr	r3, [r3, #4]
 800b8de:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 800b8e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8e2:	889b      	ldrh	r3, [r3, #4]
 800b8e4:	b29a      	uxth	r2, r3
 800b8e6:	693b      	ldr	r3, [r7, #16]
 800b8e8:	889b      	ldrh	r3, [r3, #4]
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	429a      	cmp	r2, r3
 800b8ee:	d235      	bcs.n	800b95c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800b8f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8f4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800b8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d020      	beq.n	800b93e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800b8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8fe:	889b      	ldrh	r3, [r3, #4]
 800b900:	b29a      	uxth	r2, r3
 800b902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b904:	88db      	ldrh	r3, [r3, #6]
 800b906:	b29b      	uxth	r3, r3
 800b908:	429a      	cmp	r2, r3
 800b90a:	d307      	bcc.n	800b91c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 800b90c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b90e:	88db      	ldrh	r3, [r3, #6]
 800b910:	b29a      	uxth	r2, r3
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	889b      	ldrh	r3, [r3, #4]
 800b916:	b29b      	uxth	r3, r3
 800b918:	429a      	cmp	r2, r3
 800b91a:	d902      	bls.n	800b922 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800b91c:	f04f 33ff 	mov.w	r3, #4294967295
 800b920:	e0de      	b.n	800bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800b922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b924:	68ba      	ldr	r2, [r7, #8]
 800b926:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800b928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b92a:	88db      	ldrh	r3, [r3, #6]
 800b92c:	b29a      	uxth	r2, r3
 800b92e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b930:	889b      	ldrh	r3, [r3, #4]
 800b932:	b29b      	uxth	r3, r3
 800b934:	429a      	cmp	r2, r3
 800b936:	d03d      	beq.n	800b9b4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800b938:	2300      	movs	r3, #0
 800b93a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800b93c:	e03a      	b.n	800b9b4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 800b93e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b940:	88db      	ldrh	r3, [r3, #6]
 800b942:	b29a      	uxth	r2, r3
 800b944:	693b      	ldr	r3, [r7, #16]
 800b946:	889b      	ldrh	r3, [r3, #4]
 800b948:	b29b      	uxth	r3, r3
 800b94a:	429a      	cmp	r2, r3
 800b94c:	d902      	bls.n	800b954 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800b94e:	f04f 33ff 	mov.w	r3, #4294967295
 800b952:	e0c5      	b.n	800bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	68ba      	ldr	r2, [r7, #8]
 800b958:	605a      	str	r2, [r3, #4]
      break;
 800b95a:	e02b      	b.n	800b9b4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 800b95c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b95e:	889b      	ldrh	r3, [r3, #4]
 800b960:	b29a      	uxth	r2, r3
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	889b      	ldrh	r3, [r3, #4]
 800b966:	b29b      	uxth	r3, r3
 800b968:	429a      	cmp	r2, r3
 800b96a:	d102      	bne.n	800b972 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800b96c:	f04f 33ff 	mov.w	r3, #4294967295
 800b970:	e0b6      	b.n	800bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800b972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b974:	889b      	ldrh	r3, [r3, #4]
 800b976:	b29a      	uxth	r2, r3
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	88db      	ldrh	r3, [r3, #6]
 800b97c:	b29b      	uxth	r3, r3
 800b97e:	429a      	cmp	r2, r3
 800b980:	d202      	bcs.n	800b988 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800b982:	f04f 33ff 	mov.w	r3, #4294967295
 800b986:	e0ab      	b.n	800bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800b988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d009      	beq.n	800b9a2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 800b98e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b990:	88db      	ldrh	r3, [r3, #6]
 800b992:	b29a      	uxth	r2, r3
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	889b      	ldrh	r3, [r3, #4]
 800b998:	b29b      	uxth	r3, r3
 800b99a:	429a      	cmp	r2, r3
 800b99c:	d001      	beq.n	800b9a2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800b9a2:	693b      	ldr	r3, [r7, #16]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 800b9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d193      	bne.n	800b8da <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 800b9b2:	e000      	b.n	800b9b6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 800b9b4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800b9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d12d      	bne.n	800ba18 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 800b9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d01c      	beq.n	800b9fc <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800b9c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9c4:	88db      	ldrh	r3, [r3, #6]
 800b9c6:	b29a      	uxth	r2, r3
 800b9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9ca:	889b      	ldrh	r3, [r3, #4]
 800b9cc:	b29b      	uxth	r3, r3
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d906      	bls.n	800b9e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 800b9d2:	4b45      	ldr	r3, [pc, #276]	@ (800bae8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800b9d4:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 800b9d8:	4944      	ldr	r1, [pc, #272]	@ (800baec <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800b9da:	4845      	ldr	r0, [pc, #276]	@ (800baf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800b9dc:	f001 f9f6 	bl	800cdcc <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800b9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e2:	68ba      	ldr	r2, [r7, #8]
 800b9e4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800b9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e8:	88db      	ldrh	r3, [r3, #6]
 800b9ea:	b29a      	uxth	r2, r3
 800b9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9ee:	889b      	ldrh	r3, [r3, #4]
 800b9f0:	b29b      	uxth	r3, r3
 800b9f2:	429a      	cmp	r2, r3
 800b9f4:	d010      	beq.n	800ba18 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	623b      	str	r3, [r7, #32]
 800b9fa:	e00d      	b.n	800ba18 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d006      	beq.n	800ba12 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800ba04:	4b38      	ldr	r3, [pc, #224]	@ (800bae8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ba06:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 800ba0a:	493a      	ldr	r1, [pc, #232]	@ (800baf4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800ba0c:	4838      	ldr	r0, [pc, #224]	@ (800baf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ba0e:	f001 f9dd 	bl	800cdcc <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	68ba      	ldr	r2, [r7, #8]
 800ba16:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d105      	bne.n	800ba2a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	7f9b      	ldrb	r3, [r3, #30]
 800ba22:	f003 0301 	and.w	r3, r3, #1
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d059      	beq.n	800bade <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 800ba2a:	6a3b      	ldr	r3, [r7, #32]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d04f      	beq.n	800bad0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	685b      	ldr	r3, [r3, #4]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d006      	beq.n	800ba46 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	685b      	ldr	r3, [r3, #4]
 800ba3c:	685b      	ldr	r3, [r3, #4]
 800ba3e:	889b      	ldrh	r3, [r3, #4]
 800ba40:	b29b      	uxth	r3, r3
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d002      	beq.n	800ba4c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 800ba46:	2300      	movs	r3, #0
 800ba48:	623b      	str	r3, [r7, #32]
 800ba4a:	e041      	b.n	800bad0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800ba4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba4e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 800ba50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800ba56:	e012      	b.n	800ba7e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 800ba58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba5a:	685b      	ldr	r3, [r3, #4]
 800ba5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 800ba5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba60:	88db      	ldrh	r3, [r3, #6]
 800ba62:	b29a      	uxth	r2, r3
 800ba64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba66:	889b      	ldrh	r3, [r3, #4]
 800ba68:	b29b      	uxth	r3, r3
 800ba6a:	429a      	cmp	r2, r3
 800ba6c:	d002      	beq.n	800ba74 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 800ba6e:	2300      	movs	r3, #0
 800ba70:	623b      	str	r3, [r7, #32]
            break;
 800ba72:	e007      	b.n	800ba84 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 800ba74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba76:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 800ba78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800ba7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d1e9      	bne.n	800ba58 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800ba84:	6a3b      	ldr	r3, [r7, #32]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d022      	beq.n	800bad0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	685b      	ldr	r3, [r3, #4]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d106      	bne.n	800baa0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 800ba92:	4b15      	ldr	r3, [pc, #84]	@ (800bae8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ba94:	f240 12df 	movw	r2, #479	@ 0x1df
 800ba98:	4917      	ldr	r1, [pc, #92]	@ (800baf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800ba9a:	4815      	ldr	r0, [pc, #84]	@ (800baf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ba9c:	f001 f996 	bl	800cdcc <iprintf>
          LWIP_ASSERT("sanity check",
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	685b      	ldr	r3, [r3, #4]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800baa8:	429a      	cmp	r2, r3
 800baaa:	d106      	bne.n	800baba <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 800baac:	4b0e      	ldr	r3, [pc, #56]	@ (800bae8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800baae:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800bab2:	4911      	ldr	r1, [pc, #68]	@ (800baf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800bab4:	480e      	ldr	r0, [pc, #56]	@ (800baf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800bab6:	f001 f989 	bl	800cdcc <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800baba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d006      	beq.n	800bad0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 800bac2:	4b09      	ldr	r3, [pc, #36]	@ (800bae8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800bac4:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 800bac8:	490c      	ldr	r1, [pc, #48]	@ (800bafc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800baca:	4809      	ldr	r0, [pc, #36]	@ (800baf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800bacc:	f001 f97e 	bl	800cdcc <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800bad0:	6a3b      	ldr	r3, [r7, #32]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	bf14      	ite	ne
 800bad6:	2301      	movne	r3, #1
 800bad8:	2300      	moveq	r3, #0
 800bada:	b2db      	uxtb	r3, r3
 800badc:	e000      	b.n	800bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800bade:	2300      	movs	r3, #0
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3730      	adds	r7, #48	@ 0x30
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}
 800bae8:	080104d8 	.word	0x080104d8
 800baec:	080105bc 	.word	0x080105bc
 800baf0:	08010520 	.word	0x08010520
 800baf4:	080105dc 	.word	0x080105dc
 800baf8:	08010614 	.word	0x08010614
 800bafc:	08010624 	.word	0x08010624

0800bb00 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b08e      	sub	sp, #56	@ 0x38
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	685b      	ldr	r3, [r3, #4]
 800bb0c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 800bb0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb10:	781b      	ldrb	r3, [r3, #0]
 800bb12:	f003 030f 	and.w	r3, r3, #15
 800bb16:	b2db      	uxtb	r3, r3
 800bb18:	009b      	lsls	r3, r3, #2
 800bb1a:	b2db      	uxtb	r3, r3
 800bb1c:	2b14      	cmp	r3, #20
 800bb1e:	f040 8171 	bne.w	800be04 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 800bb22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb24:	88db      	ldrh	r3, [r3, #6]
 800bb26:	b29b      	uxth	r3, r3
 800bb28:	4618      	mov	r0, r3
 800bb2a:	f7fb ffab 	bl	8007a84 <lwip_htons>
 800bb2e:	4603      	mov	r3, r0
 800bb30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bb34:	b29b      	uxth	r3, r3
 800bb36:	00db      	lsls	r3, r3, #3
 800bb38:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800bb3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb3c:	885b      	ldrh	r3, [r3, #2]
 800bb3e:	b29b      	uxth	r3, r3
 800bb40:	4618      	mov	r0, r3
 800bb42:	f7fb ff9f 	bl	8007a84 <lwip_htons>
 800bb46:	4603      	mov	r3, r0
 800bb48:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 800bb4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb4c:	781b      	ldrb	r3, [r3, #0]
 800bb4e:	f003 030f 	and.w	r3, r3, #15
 800bb52:	b2db      	uxtb	r3, r3
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 800bb5a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800bb5e:	b29b      	uxth	r3, r3
 800bb60:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bb62:	429a      	cmp	r2, r3
 800bb64:	f0c0 8150 	bcc.w	800be08 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 800bb68:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800bb6c:	b29b      	uxth	r3, r3
 800bb6e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bb70:	1ad3      	subs	r3, r2, r3
 800bb72:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f7fd fafb 	bl	8009170 <pbuf_clen>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800bb7e:	4b8c      	ldr	r3, [pc, #560]	@ (800bdb0 <ip4_reass+0x2b0>)
 800bb80:	881b      	ldrh	r3, [r3, #0]
 800bb82:	461a      	mov	r2, r3
 800bb84:	8c3b      	ldrh	r3, [r7, #32]
 800bb86:	4413      	add	r3, r2
 800bb88:	2b0a      	cmp	r3, #10
 800bb8a:	dd10      	ble.n	800bbae <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800bb8c:	8c3b      	ldrh	r3, [r7, #32]
 800bb8e:	4619      	mov	r1, r3
 800bb90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bb92:	f7ff fd81 	bl	800b698 <ip_reass_remove_oldest_datagram>
 800bb96:	4603      	mov	r3, r0
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	f000 8137 	beq.w	800be0c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800bb9e:	4b84      	ldr	r3, [pc, #528]	@ (800bdb0 <ip4_reass+0x2b0>)
 800bba0:	881b      	ldrh	r3, [r3, #0]
 800bba2:	461a      	mov	r2, r3
 800bba4:	8c3b      	ldrh	r3, [r7, #32]
 800bba6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800bba8:	2b0a      	cmp	r3, #10
 800bbaa:	f300 812f 	bgt.w	800be0c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800bbae:	4b81      	ldr	r3, [pc, #516]	@ (800bdb4 <ip4_reass+0x2b4>)
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	633b      	str	r3, [r7, #48]	@ 0x30
 800bbb4:	e015      	b.n	800bbe2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800bbb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbb8:	695a      	ldr	r2, [r3, #20]
 800bbba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbbc:	68db      	ldr	r3, [r3, #12]
 800bbbe:	429a      	cmp	r2, r3
 800bbc0:	d10c      	bne.n	800bbdc <ip4_reass+0xdc>
 800bbc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbc4:	699a      	ldr	r2, [r3, #24]
 800bbc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	429a      	cmp	r2, r3
 800bbcc:	d106      	bne.n	800bbdc <ip4_reass+0xdc>
 800bbce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbd0:	899a      	ldrh	r2, [r3, #12]
 800bbd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbd4:	889b      	ldrh	r3, [r3, #4]
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d006      	beq.n	800bbea <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800bbdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	633b      	str	r3, [r7, #48]	@ 0x30
 800bbe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d1e6      	bne.n	800bbb6 <ip4_reass+0xb6>
 800bbe8:	e000      	b.n	800bbec <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800bbea:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800bbec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d109      	bne.n	800bc06 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800bbf2:	8c3b      	ldrh	r3, [r7, #32]
 800bbf4:	4619      	mov	r1, r3
 800bbf6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbf8:	f7ff fdb0 	bl	800b75c <ip_reass_enqueue_new_datagram>
 800bbfc:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800bbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d11c      	bne.n	800bc3e <ip4_reass+0x13e>
      goto nullreturn;
 800bc04:	e105      	b.n	800be12 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800bc06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc08:	88db      	ldrh	r3, [r3, #6]
 800bc0a:	b29b      	uxth	r3, r3
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f7fb ff39 	bl	8007a84 <lwip_htons>
 800bc12:	4603      	mov	r3, r0
 800bc14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d110      	bne.n	800bc3e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800bc1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc1e:	89db      	ldrh	r3, [r3, #14]
 800bc20:	4618      	mov	r0, r3
 800bc22:	f7fb ff2f 	bl	8007a84 <lwip_htons>
 800bc26:	4603      	mov	r3, r0
 800bc28:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d006      	beq.n	800bc3e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800bc30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc32:	3308      	adds	r3, #8
 800bc34:	2214      	movs	r2, #20
 800bc36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bc38:	4618      	mov	r0, r3
 800bc3a:	f001 fa98 	bl	800d16e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800bc3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc40:	88db      	ldrh	r3, [r3, #6]
 800bc42:	b29b      	uxth	r3, r3
 800bc44:	f003 0320 	and.w	r3, r3, #32
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	bf0c      	ite	eq
 800bc4c:	2301      	moveq	r3, #1
 800bc4e:	2300      	movne	r3, #0
 800bc50:	b2db      	uxtb	r3, r3
 800bc52:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800bc54:	69fb      	ldr	r3, [r7, #28]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d00e      	beq.n	800bc78 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 800bc5a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800bc5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bc5e:	4413      	add	r3, r2
 800bc60:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800bc62:	8b7a      	ldrh	r2, [r7, #26]
 800bc64:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bc66:	429a      	cmp	r2, r3
 800bc68:	f0c0 80a0 	bcc.w	800bdac <ip4_reass+0x2ac>
 800bc6c:	8b7b      	ldrh	r3, [r7, #26]
 800bc6e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 800bc72:	4293      	cmp	r3, r2
 800bc74:	f200 809a 	bhi.w	800bdac <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800bc78:	69fa      	ldr	r2, [r7, #28]
 800bc7a:	6879      	ldr	r1, [r7, #4]
 800bc7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bc7e:	f7ff fdd5 	bl	800b82c <ip_reass_chain_frag_into_datagram_and_validate>
 800bc82:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800bc84:	697b      	ldr	r3, [r7, #20]
 800bc86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc8a:	f000 809b 	beq.w	800bdc4 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800bc8e:	4b48      	ldr	r3, [pc, #288]	@ (800bdb0 <ip4_reass+0x2b0>)
 800bc90:	881a      	ldrh	r2, [r3, #0]
 800bc92:	8c3b      	ldrh	r3, [r7, #32]
 800bc94:	4413      	add	r3, r2
 800bc96:	b29a      	uxth	r2, r3
 800bc98:	4b45      	ldr	r3, [pc, #276]	@ (800bdb0 <ip4_reass+0x2b0>)
 800bc9a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800bc9c:	69fb      	ldr	r3, [r7, #28]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d00d      	beq.n	800bcbe <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 800bca2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800bca4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bca6:	4413      	add	r3, r2
 800bca8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800bcaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcac:	8a7a      	ldrh	r2, [r7, #18]
 800bcae:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800bcb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb2:	7f9b      	ldrb	r3, [r3, #30]
 800bcb4:	f043 0301 	orr.w	r3, r3, #1
 800bcb8:	b2da      	uxtb	r2, r3
 800bcba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcbc:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	2b01      	cmp	r3, #1
 800bcc2:	d171      	bne.n	800bda8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 800bcc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcc6:	8b9b      	ldrh	r3, [r3, #28]
 800bcc8:	3314      	adds	r3, #20
 800bcca:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 800bccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcce:	685b      	ldr	r3, [r3, #4]
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 800bcd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd8:	685b      	ldr	r3, [r3, #4]
 800bcda:	685b      	ldr	r3, [r3, #4]
 800bcdc:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800bcde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bce0:	3308      	adds	r3, #8
 800bce2:	2214      	movs	r2, #20
 800bce4:	4619      	mov	r1, r3
 800bce6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bce8:	f001 fa41 	bl	800d16e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 800bcec:	8a3b      	ldrh	r3, [r7, #16]
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7fb fec8 	bl	8007a84 <lwip_htons>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	461a      	mov	r2, r3
 800bcf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcfa:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800bcfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcfe:	2200      	movs	r2, #0
 800bd00:	719a      	strb	r2, [r3, #6]
 800bd02:	2200      	movs	r2, #0
 800bd04:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800bd06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd08:	2200      	movs	r2, #0
 800bd0a:	729a      	strb	r2, [r3, #10]
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800bd10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd12:	685b      	ldr	r3, [r3, #4]
 800bd14:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800bd16:	e00d      	b.n	800bd34 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 800bd18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd1a:	685b      	ldr	r3, [r3, #4]
 800bd1c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 800bd1e:	2114      	movs	r1, #20
 800bd20:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800bd22:	f7fd f917 	bl	8008f54 <pbuf_remove_header>
      pbuf_cat(p, r);
 800bd26:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f7fd fa5b 	bl	80091e4 <pbuf_cat>
      r = iprh->next_pbuf;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 800bd34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d1ee      	bne.n	800bd18 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800bd3a:	4b1e      	ldr	r3, [pc, #120]	@ (800bdb4 <ip4_reass+0x2b4>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d102      	bne.n	800bd4a <ip4_reass+0x24a>
      ipr_prev = NULL;
 800bd44:	2300      	movs	r3, #0
 800bd46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd48:	e010      	b.n	800bd6c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800bd4a:	4b1a      	ldr	r3, [pc, #104]	@ (800bdb4 <ip4_reass+0x2b4>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd50:	e007      	b.n	800bd62 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 800bd52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d006      	beq.n	800bd6a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800bd5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d1f4      	bne.n	800bd52 <ip4_reass+0x252>
 800bd68:	e000      	b.n	800bd6c <ip4_reass+0x26c>
          break;
 800bd6a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800bd6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bd6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bd70:	f7ff fd2e 	bl	800b7d0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f7fd f9fb 	bl	8009170 <pbuf_clen>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 800bd7e:	4b0c      	ldr	r3, [pc, #48]	@ (800bdb0 <ip4_reass+0x2b0>)
 800bd80:	881b      	ldrh	r3, [r3, #0]
 800bd82:	8c3a      	ldrh	r2, [r7, #32]
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d906      	bls.n	800bd96 <ip4_reass+0x296>
 800bd88:	4b0b      	ldr	r3, [pc, #44]	@ (800bdb8 <ip4_reass+0x2b8>)
 800bd8a:	f240 229b 	movw	r2, #667	@ 0x29b
 800bd8e:	490b      	ldr	r1, [pc, #44]	@ (800bdbc <ip4_reass+0x2bc>)
 800bd90:	480b      	ldr	r0, [pc, #44]	@ (800bdc0 <ip4_reass+0x2c0>)
 800bd92:	f001 f81b 	bl	800cdcc <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 800bd96:	4b06      	ldr	r3, [pc, #24]	@ (800bdb0 <ip4_reass+0x2b0>)
 800bd98:	881a      	ldrh	r2, [r3, #0]
 800bd9a:	8c3b      	ldrh	r3, [r7, #32]
 800bd9c:	1ad3      	subs	r3, r2, r3
 800bd9e:	b29a      	uxth	r2, r3
 800bda0:	4b03      	ldr	r3, [pc, #12]	@ (800bdb0 <ip4_reass+0x2b0>)
 800bda2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	e038      	b.n	800be1a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800bda8:	2300      	movs	r3, #0
 800bdaa:	e036      	b.n	800be1a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 800bdac:	bf00      	nop
 800bdae:	e00a      	b.n	800bdc6 <ip4_reass+0x2c6>
 800bdb0:	2000d568 	.word	0x2000d568
 800bdb4:	2000d564 	.word	0x2000d564
 800bdb8:	080104d8 	.word	0x080104d8
 800bdbc:	08010648 	.word	0x08010648
 800bdc0:	08010520 	.word	0x08010520
    goto nullreturn_ipr;
 800bdc4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 800bdc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d106      	bne.n	800bdda <ip4_reass+0x2da>
 800bdcc:	4b15      	ldr	r3, [pc, #84]	@ (800be24 <ip4_reass+0x324>)
 800bdce:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 800bdd2:	4915      	ldr	r1, [pc, #84]	@ (800be28 <ip4_reass+0x328>)
 800bdd4:	4815      	ldr	r0, [pc, #84]	@ (800be2c <ip4_reass+0x32c>)
 800bdd6:	f000 fff9 	bl	800cdcc <iprintf>
  if (ipr->p == NULL) {
 800bdda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bddc:	685b      	ldr	r3, [r3, #4]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d116      	bne.n	800be10 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 800bde2:	4b13      	ldr	r3, [pc, #76]	@ (800be30 <ip4_reass+0x330>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bde8:	429a      	cmp	r2, r3
 800bdea:	d006      	beq.n	800bdfa <ip4_reass+0x2fa>
 800bdec:	4b0d      	ldr	r3, [pc, #52]	@ (800be24 <ip4_reass+0x324>)
 800bdee:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800bdf2:	4910      	ldr	r1, [pc, #64]	@ (800be34 <ip4_reass+0x334>)
 800bdf4:	480d      	ldr	r0, [pc, #52]	@ (800be2c <ip4_reass+0x32c>)
 800bdf6:	f000 ffe9 	bl	800cdcc <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 800bdfa:	2100      	movs	r1, #0
 800bdfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bdfe:	f7ff fce7 	bl	800b7d0 <ip_reass_dequeue_datagram>
 800be02:	e006      	b.n	800be12 <ip4_reass+0x312>
    goto nullreturn;
 800be04:	bf00      	nop
 800be06:	e004      	b.n	800be12 <ip4_reass+0x312>
    goto nullreturn;
 800be08:	bf00      	nop
 800be0a:	e002      	b.n	800be12 <ip4_reass+0x312>
      goto nullreturn;
 800be0c:	bf00      	nop
 800be0e:	e000      	b.n	800be12 <ip4_reass+0x312>
  }

nullreturn:
 800be10:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f7fd f924 	bl	8009060 <pbuf_free>
  return NULL;
 800be18:	2300      	movs	r3, #0
}
 800be1a:	4618      	mov	r0, r3
 800be1c:	3738      	adds	r7, #56	@ 0x38
 800be1e:	46bd      	mov	sp, r7
 800be20:	bd80      	pop	{r7, pc}
 800be22:	bf00      	nop
 800be24:	080104d8 	.word	0x080104d8
 800be28:	08010664 	.word	0x08010664
 800be2c:	08010520 	.word	0x08010520
 800be30:	2000d564 	.word	0x2000d564
 800be34:	08010670 	.word	0x08010670

0800be38 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 800be3c:	2002      	movs	r0, #2
 800be3e:	f7fc fa7f 	bl	8008340 <memp_malloc>
 800be42:	4603      	mov	r3, r0
}
 800be44:	4618      	mov	r0, r3
 800be46:	bd80      	pop	{r7, pc}

0800be48 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b082      	sub	sp, #8
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d106      	bne.n	800be64 <ip_frag_free_pbuf_custom_ref+0x1c>
 800be56:	4b07      	ldr	r3, [pc, #28]	@ (800be74 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800be58:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 800be5c:	4906      	ldr	r1, [pc, #24]	@ (800be78 <ip_frag_free_pbuf_custom_ref+0x30>)
 800be5e:	4807      	ldr	r0, [pc, #28]	@ (800be7c <ip_frag_free_pbuf_custom_ref+0x34>)
 800be60:	f000 ffb4 	bl	800cdcc <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800be64:	6879      	ldr	r1, [r7, #4]
 800be66:	2002      	movs	r0, #2
 800be68:	f7fc fada 	bl	8008420 <memp_free>
}
 800be6c:	bf00      	nop
 800be6e:	3708      	adds	r7, #8
 800be70:	46bd      	mov	sp, r7
 800be72:	bd80      	pop	{r7, pc}
 800be74:	080104d8 	.word	0x080104d8
 800be78:	08010690 	.word	0x08010690
 800be7c:	08010520 	.word	0x08010520

0800be80 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b084      	sub	sp, #16
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d106      	bne.n	800bea0 <ipfrag_free_pbuf_custom+0x20>
 800be92:	4b11      	ldr	r3, [pc, #68]	@ (800bed8 <ipfrag_free_pbuf_custom+0x58>)
 800be94:	f240 22ce 	movw	r2, #718	@ 0x2ce
 800be98:	4910      	ldr	r1, [pc, #64]	@ (800bedc <ipfrag_free_pbuf_custom+0x5c>)
 800be9a:	4811      	ldr	r0, [pc, #68]	@ (800bee0 <ipfrag_free_pbuf_custom+0x60>)
 800be9c:	f000 ff96 	bl	800cdcc <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 800bea0:	68fa      	ldr	r2, [r7, #12]
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	429a      	cmp	r2, r3
 800bea6:	d006      	beq.n	800beb6 <ipfrag_free_pbuf_custom+0x36>
 800bea8:	4b0b      	ldr	r3, [pc, #44]	@ (800bed8 <ipfrag_free_pbuf_custom+0x58>)
 800beaa:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800beae:	490d      	ldr	r1, [pc, #52]	@ (800bee4 <ipfrag_free_pbuf_custom+0x64>)
 800beb0:	480b      	ldr	r0, [pc, #44]	@ (800bee0 <ipfrag_free_pbuf_custom+0x60>)
 800beb2:	f000 ff8b 	bl	800cdcc <iprintf>
  if (pcr->original != NULL) {
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	695b      	ldr	r3, [r3, #20]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d004      	beq.n	800bec8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	695b      	ldr	r3, [r3, #20]
 800bec2:	4618      	mov	r0, r3
 800bec4:	f7fd f8cc 	bl	8009060 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800bec8:	68f8      	ldr	r0, [r7, #12]
 800beca:	f7ff ffbd 	bl	800be48 <ip_frag_free_pbuf_custom_ref>
}
 800bece:	bf00      	nop
 800bed0:	3710      	adds	r7, #16
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
 800bed6:	bf00      	nop
 800bed8:	080104d8 	.word	0x080104d8
 800bedc:	0801069c 	.word	0x0801069c
 800bee0:	08010520 	.word	0x08010520
 800bee4:	080106a8 	.word	0x080106a8

0800bee8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b094      	sub	sp, #80	@ 0x50
 800beec:	af02      	add	r7, sp, #8
 800beee:	60f8      	str	r0, [r7, #12]
 800bef0:	60b9      	str	r1, [r7, #8]
 800bef2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800bef4:	2300      	movs	r3, #0
 800bef6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 800befa:	68bb      	ldr	r3, [r7, #8]
 800befc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800befe:	3b14      	subs	r3, #20
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	da00      	bge.n	800bf06 <ip4_frag+0x1e>
 800bf04:	3307      	adds	r3, #7
 800bf06:	10db      	asrs	r3, r3, #3
 800bf08:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800bf0a:	2314      	movs	r3, #20
 800bf0c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	685b      	ldr	r3, [r3, #4]
 800bf12:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 800bf14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf16:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 800bf18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	f003 030f 	and.w	r3, r3, #15
 800bf20:	b2db      	uxtb	r3, r3
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	b2db      	uxtb	r3, r3
 800bf26:	2b14      	cmp	r3, #20
 800bf28:	d002      	beq.n	800bf30 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 800bf2a:	f06f 0305 	mvn.w	r3, #5
 800bf2e:	e110      	b.n	800c152 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	895b      	ldrh	r3, [r3, #10]
 800bf34:	2b13      	cmp	r3, #19
 800bf36:	d809      	bhi.n	800bf4c <ip4_frag+0x64>
 800bf38:	4b88      	ldr	r3, [pc, #544]	@ (800c15c <ip4_frag+0x274>)
 800bf3a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 800bf3e:	4988      	ldr	r1, [pc, #544]	@ (800c160 <ip4_frag+0x278>)
 800bf40:	4888      	ldr	r0, [pc, #544]	@ (800c164 <ip4_frag+0x27c>)
 800bf42:	f000 ff43 	bl	800cdcc <iprintf>
 800bf46:	f06f 0305 	mvn.w	r3, #5
 800bf4a:	e102      	b.n	800c152 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800bf4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf4e:	88db      	ldrh	r3, [r3, #6]
 800bf50:	b29b      	uxth	r3, r3
 800bf52:	4618      	mov	r0, r3
 800bf54:	f7fb fd96 	bl	8007a84 <lwip_htons>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 800bf5c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800bf5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bf62:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 800bf66:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800bf68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bf6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	891b      	ldrh	r3, [r3, #8]
 800bf72:	3b14      	subs	r3, #20
 800bf74:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 800bf78:	e0e1      	b.n	800c13e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 800bf7a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bf7c:	00db      	lsls	r3, r3, #3
 800bf7e:	b29b      	uxth	r3, r3
 800bf80:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800bf84:	4293      	cmp	r3, r2
 800bf86:	bf28      	it	cs
 800bf88:	4613      	movcs	r3, r2
 800bf8a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800bf8c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800bf90:	2114      	movs	r1, #20
 800bf92:	200e      	movs	r0, #14
 800bf94:	f7fc fd80 	bl	8008a98 <pbuf_alloc>
 800bf98:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 800bf9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	f000 80d5 	beq.w	800c14c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800bfa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfa4:	895b      	ldrh	r3, [r3, #10]
 800bfa6:	2b13      	cmp	r3, #19
 800bfa8:	d806      	bhi.n	800bfb8 <ip4_frag+0xd0>
 800bfaa:	4b6c      	ldr	r3, [pc, #432]	@ (800c15c <ip4_frag+0x274>)
 800bfac:	f44f 7249 	mov.w	r2, #804	@ 0x324
 800bfb0:	496d      	ldr	r1, [pc, #436]	@ (800c168 <ip4_frag+0x280>)
 800bfb2:	486c      	ldr	r0, [pc, #432]	@ (800c164 <ip4_frag+0x27c>)
 800bfb4:	f000 ff0a 	bl	800cdcc <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800bfb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	2214      	movs	r2, #20
 800bfbe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f001 f8d4 	bl	800d16e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800bfc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc8:	685b      	ldr	r3, [r3, #4]
 800bfca:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 800bfcc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bfce:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 800bfd2:	e064      	b.n	800c09e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	895a      	ldrh	r2, [r3, #10]
 800bfd8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bfda:	1ad3      	subs	r3, r2, r3
 800bfdc:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	895b      	ldrh	r3, [r3, #10]
 800bfe2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800bfe4:	429a      	cmp	r2, r3
 800bfe6:	d906      	bls.n	800bff6 <ip4_frag+0x10e>
 800bfe8:	4b5c      	ldr	r3, [pc, #368]	@ (800c15c <ip4_frag+0x274>)
 800bfea:	f240 322d 	movw	r2, #813	@ 0x32d
 800bfee:	495f      	ldr	r1, [pc, #380]	@ (800c16c <ip4_frag+0x284>)
 800bff0:	485c      	ldr	r0, [pc, #368]	@ (800c164 <ip4_frag+0x27c>)
 800bff2:	f000 feeb 	bl	800cdcc <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800bff6:	8bfa      	ldrh	r2, [r7, #30]
 800bff8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bffc:	4293      	cmp	r3, r2
 800bffe:	bf28      	it	cs
 800c000:	4613      	movcs	r3, r2
 800c002:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800c006:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d105      	bne.n	800c01a <ip4_frag+0x132>
        poff = 0;
 800c00e:	2300      	movs	r3, #0
 800c010:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	60fb      	str	r3, [r7, #12]
        continue;
 800c018:	e041      	b.n	800c09e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800c01a:	f7ff ff0d 	bl	800be38 <ip_frag_alloc_pbuf_custom_ref>
 800c01e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 800c020:	69bb      	ldr	r3, [r7, #24]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d103      	bne.n	800c02e <ip4_frag+0x146>
        pbuf_free(rambuf);
 800c026:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c028:	f7fd f81a 	bl	8009060 <pbuf_free>
        goto memerr;
 800c02c:	e08f      	b.n	800c14e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800c02e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800c034:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c036:	4413      	add	r3, r2
 800c038:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800c03c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c040:	9201      	str	r2, [sp, #4]
 800c042:	9300      	str	r3, [sp, #0]
 800c044:	4603      	mov	r3, r0
 800c046:	2241      	movs	r2, #65	@ 0x41
 800c048:	2000      	movs	r0, #0
 800c04a:	f7fc fe4f 	bl	8008cec <pbuf_alloced_custom>
 800c04e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 800c050:	697b      	ldr	r3, [r7, #20]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d106      	bne.n	800c064 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 800c056:	69b8      	ldr	r0, [r7, #24]
 800c058:	f7ff fef6 	bl	800be48 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800c05c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c05e:	f7fc ffff 	bl	8009060 <pbuf_free>
        goto memerr;
 800c062:	e074      	b.n	800c14e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 800c064:	68f8      	ldr	r0, [r7, #12]
 800c066:	f7fd f89b 	bl	80091a0 <pbuf_ref>
      pcr->original = p;
 800c06a:	69bb      	ldr	r3, [r7, #24]
 800c06c:	68fa      	ldr	r2, [r7, #12]
 800c06e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800c070:	69bb      	ldr	r3, [r7, #24]
 800c072:	4a3f      	ldr	r2, [pc, #252]	@ (800c170 <ip4_frag+0x288>)
 800c074:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800c076:	6979      	ldr	r1, [r7, #20]
 800c078:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c07a:	f7fd f8b3 	bl	80091e4 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 800c07e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800c082:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c086:	1ad3      	subs	r3, r2, r3
 800c088:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 800c08c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c090:	2b00      	cmp	r3, #0
 800c092:	d004      	beq.n	800c09e <ip4_frag+0x1b6>
        poff = 0;
 800c094:	2300      	movs	r3, #0
 800c096:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800c09e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d196      	bne.n	800bfd4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 800c0a6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800c0a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c0ac:	4413      	add	r3, r2
 800c0ae:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800c0b4:	f1a3 0213 	sub.w	r2, r3, #19
 800c0b8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c0bc:	429a      	cmp	r2, r3
 800c0be:	bfcc      	ite	gt
 800c0c0:	2301      	movgt	r3, #1
 800c0c2:	2300      	movle	r3, #0
 800c0c4:	b2db      	uxtb	r3, r3
 800c0c6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800c0c8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800c0cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c0d0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 800c0d2:	6a3b      	ldr	r3, [r7, #32]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d002      	beq.n	800c0de <ip4_frag+0x1f6>
 800c0d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d003      	beq.n	800c0e6 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 800c0de:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c0e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800c0e4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800c0e6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	f7fb fccb 	bl	8007a84 <lwip_htons>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	461a      	mov	r2, r3
 800c0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 800c0f6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c0f8:	3314      	adds	r3, #20
 800c0fa:	b29b      	uxth	r3, r3
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f7fb fcc1 	bl	8007a84 <lwip_htons>
 800c102:	4603      	mov	r3, r0
 800c104:	461a      	mov	r2, r3
 800c106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c108:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800c10a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c10c:	2200      	movs	r2, #0
 800c10e:	729a      	strb	r2, [r3, #10]
 800c110:	2200      	movs	r2, #0
 800c112:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800c114:	68bb      	ldr	r3, [r7, #8]
 800c116:	695b      	ldr	r3, [r3, #20]
 800c118:	687a      	ldr	r2, [r7, #4]
 800c11a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c11c:	68b8      	ldr	r0, [r7, #8]
 800c11e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800c120:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c122:	f7fc ff9d 	bl	8009060 <pbuf_free>
    left = (u16_t)(left - fragsize);
 800c126:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800c12a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c12c:	1ad3      	subs	r3, r2, r3
 800c12e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 800c132:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800c136:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c138:	4413      	add	r3, r2
 800c13a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 800c13e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c142:	2b00      	cmp	r3, #0
 800c144:	f47f af19 	bne.w	800bf7a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800c148:	2300      	movs	r3, #0
 800c14a:	e002      	b.n	800c152 <ip4_frag+0x26a>
      goto memerr;
 800c14c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800c14e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c152:	4618      	mov	r0, r3
 800c154:	3748      	adds	r7, #72	@ 0x48
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
 800c15a:	bf00      	nop
 800c15c:	080104d8 	.word	0x080104d8
 800c160:	080106b4 	.word	0x080106b4
 800c164:	08010520 	.word	0x08010520
 800c168:	080106d0 	.word	0x080106d0
 800c16c:	080106f0 	.word	0x080106f0
 800c170:	0800be81 	.word	0x0800be81

0800c174 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b086      	sub	sp, #24
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
 800c17c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 800c17e:	230e      	movs	r3, #14
 800c180:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	895b      	ldrh	r3, [r3, #10]
 800c186:	2b0e      	cmp	r3, #14
 800c188:	d96e      	bls.n	800c268 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	7bdb      	ldrb	r3, [r3, #15]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d106      	bne.n	800c1a0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c198:	3301      	adds	r3, #1
 800c19a:	b2da      	uxtb	r2, r3
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	7b1a      	ldrb	r2, [r3, #12]
 800c1aa:	7b5b      	ldrb	r3, [r3, #13]
 800c1ac:	021b      	lsls	r3, r3, #8
 800c1ae:	4313      	orrs	r3, r2
 800c1b0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800c1b2:	693b      	ldr	r3, [r7, #16]
 800c1b4:	781b      	ldrb	r3, [r3, #0]
 800c1b6:	f003 0301 	and.w	r3, r3, #1
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d023      	beq.n	800c206 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800c1be:	693b      	ldr	r3, [r7, #16]
 800c1c0:	781b      	ldrb	r3, [r3, #0]
 800c1c2:	2b01      	cmp	r3, #1
 800c1c4:	d10f      	bne.n	800c1e6 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800c1c6:	693b      	ldr	r3, [r7, #16]
 800c1c8:	785b      	ldrb	r3, [r3, #1]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d11b      	bne.n	800c206 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800c1ce:	693b      	ldr	r3, [r7, #16]
 800c1d0:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800c1d2:	2b5e      	cmp	r3, #94	@ 0x5e
 800c1d4:	d117      	bne.n	800c206 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	7b5b      	ldrb	r3, [r3, #13]
 800c1da:	f043 0310 	orr.w	r3, r3, #16
 800c1de:	b2da      	uxtb	r2, r3
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	735a      	strb	r2, [r3, #13]
 800c1e4:	e00f      	b.n	800c206 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	2206      	movs	r2, #6
 800c1ea:	4928      	ldr	r1, [pc, #160]	@ (800c28c <ethernet_input+0x118>)
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	f000 ff35 	bl	800d05c <memcmp>
 800c1f2:	4603      	mov	r3, r0
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d106      	bne.n	800c206 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	7b5b      	ldrb	r3, [r3, #13]
 800c1fc:	f043 0308 	orr.w	r3, r3, #8
 800c200:	b2da      	uxtb	r2, r3
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800c206:	89fb      	ldrh	r3, [r7, #14]
 800c208:	2b08      	cmp	r3, #8
 800c20a:	d003      	beq.n	800c214 <ethernet_input+0xa0>
 800c20c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 800c210:	d014      	beq.n	800c23c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800c212:	e032      	b.n	800c27a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c21a:	f003 0308 	and.w	r3, r3, #8
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d024      	beq.n	800c26c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800c222:	8afb      	ldrh	r3, [r7, #22]
 800c224:	4619      	mov	r1, r3
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f7fc fe94 	bl	8008f54 <pbuf_remove_header>
 800c22c:	4603      	mov	r3, r0
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d11e      	bne.n	800c270 <ethernet_input+0xfc>
        ip4_input(p, netif);
 800c232:	6839      	ldr	r1, [r7, #0]
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f7fe ff2b 	bl	800b090 <ip4_input>
      break;
 800c23a:	e013      	b.n	800c264 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c242:	f003 0308 	and.w	r3, r3, #8
 800c246:	2b00      	cmp	r3, #0
 800c248:	d014      	beq.n	800c274 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800c24a:	8afb      	ldrh	r3, [r7, #22]
 800c24c:	4619      	mov	r1, r3
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f7fc fe80 	bl	8008f54 <pbuf_remove_header>
 800c254:	4603      	mov	r3, r0
 800c256:	2b00      	cmp	r3, #0
 800c258:	d10e      	bne.n	800c278 <ethernet_input+0x104>
        etharp_input(p, netif);
 800c25a:	6839      	ldr	r1, [r7, #0]
 800c25c:	6878      	ldr	r0, [r7, #4]
 800c25e:	f7fe f8cb 	bl	800a3f8 <etharp_input>
      break;
 800c262:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800c264:	2300      	movs	r3, #0
 800c266:	e00c      	b.n	800c282 <ethernet_input+0x10e>
    goto free_and_return;
 800c268:	bf00      	nop
 800c26a:	e006      	b.n	800c27a <ethernet_input+0x106>
        goto free_and_return;
 800c26c:	bf00      	nop
 800c26e:	e004      	b.n	800c27a <ethernet_input+0x106>
        goto free_and_return;
 800c270:	bf00      	nop
 800c272:	e002      	b.n	800c27a <ethernet_input+0x106>
        goto free_and_return;
 800c274:	bf00      	nop
 800c276:	e000      	b.n	800c27a <ethernet_input+0x106>
        goto free_and_return;
 800c278:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f7fc fef0 	bl	8009060 <pbuf_free>
  return ERR_OK;
 800c280:	2300      	movs	r3, #0
}
 800c282:	4618      	mov	r0, r3
 800c284:	3718      	adds	r7, #24
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}
 800c28a:	bf00      	nop
 800c28c:	0801082c 	.word	0x0801082c

0800c290 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 800c290:	b580      	push	{r7, lr}
 800c292:	b086      	sub	sp, #24
 800c294:	af00      	add	r7, sp, #0
 800c296:	60f8      	str	r0, [r7, #12]
 800c298:	60b9      	str	r1, [r7, #8]
 800c29a:	607a      	str	r2, [r7, #4]
 800c29c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800c29e:	8c3b      	ldrh	r3, [r7, #32]
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f7fb fbef 	bl	8007a84 <lwip_htons>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 800c2aa:	210e      	movs	r1, #14
 800c2ac:	68b8      	ldr	r0, [r7, #8]
 800c2ae:	f7fc fe41 	bl	8008f34 <pbuf_add_header>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d125      	bne.n	800c304 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	685b      	ldr	r3, [r3, #4]
 800c2bc:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	8afa      	ldrh	r2, [r7, #22]
 800c2c2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	2206      	movs	r2, #6
 800c2c8:	6839      	ldr	r1, [r7, #0]
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f000 ff4f 	bl	800d16e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 800c2d0:	693b      	ldr	r3, [r7, #16]
 800c2d2:	3306      	adds	r3, #6
 800c2d4:	2206      	movs	r2, #6
 800c2d6:	6879      	ldr	r1, [r7, #4]
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f000 ff48 	bl	800d16e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800c2e4:	2b06      	cmp	r3, #6
 800c2e6:	d006      	beq.n	800c2f6 <ethernet_output+0x66>
 800c2e8:	4b0a      	ldr	r3, [pc, #40]	@ (800c314 <ethernet_output+0x84>)
 800c2ea:	f44f 7299 	mov.w	r2, #306	@ 0x132
 800c2ee:	490a      	ldr	r1, [pc, #40]	@ (800c318 <ethernet_output+0x88>)
 800c2f0:	480a      	ldr	r0, [pc, #40]	@ (800c31c <ethernet_output+0x8c>)
 800c2f2:	f000 fd6b 	bl	800cdcc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	699b      	ldr	r3, [r3, #24]
 800c2fa:	68b9      	ldr	r1, [r7, #8]
 800c2fc:	68f8      	ldr	r0, [r7, #12]
 800c2fe:	4798      	blx	r3
 800c300:	4603      	mov	r3, r0
 800c302:	e002      	b.n	800c30a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800c304:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800c306:	f06f 0301 	mvn.w	r3, #1
}
 800c30a:	4618      	mov	r0, r3
 800c30c:	3718      	adds	r7, #24
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}
 800c312:	bf00      	nop
 800c314:	08010700 	.word	0x08010700
 800c318:	08010738 	.word	0x08010738
 800c31c:	0801076c 	.word	0x0801076c

0800c320 <rand>:
 800c320:	4b16      	ldr	r3, [pc, #88]	@ (800c37c <rand+0x5c>)
 800c322:	b510      	push	{r4, lr}
 800c324:	681c      	ldr	r4, [r3, #0]
 800c326:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800c328:	b9b3      	cbnz	r3, 800c358 <rand+0x38>
 800c32a:	2018      	movs	r0, #24
 800c32c:	f001 fdee 	bl	800df0c <malloc>
 800c330:	4602      	mov	r2, r0
 800c332:	6320      	str	r0, [r4, #48]	@ 0x30
 800c334:	b920      	cbnz	r0, 800c340 <rand+0x20>
 800c336:	4b12      	ldr	r3, [pc, #72]	@ (800c380 <rand+0x60>)
 800c338:	4812      	ldr	r0, [pc, #72]	@ (800c384 <rand+0x64>)
 800c33a:	2152      	movs	r1, #82	@ 0x52
 800c33c:	f000 ff26 	bl	800d18c <__assert_func>
 800c340:	4911      	ldr	r1, [pc, #68]	@ (800c388 <rand+0x68>)
 800c342:	4b12      	ldr	r3, [pc, #72]	@ (800c38c <rand+0x6c>)
 800c344:	e9c0 1300 	strd	r1, r3, [r0]
 800c348:	4b11      	ldr	r3, [pc, #68]	@ (800c390 <rand+0x70>)
 800c34a:	6083      	str	r3, [r0, #8]
 800c34c:	230b      	movs	r3, #11
 800c34e:	8183      	strh	r3, [r0, #12]
 800c350:	2100      	movs	r1, #0
 800c352:	2001      	movs	r0, #1
 800c354:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800c358:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c35a:	480e      	ldr	r0, [pc, #56]	@ (800c394 <rand+0x74>)
 800c35c:	690b      	ldr	r3, [r1, #16]
 800c35e:	694c      	ldr	r4, [r1, #20]
 800c360:	4a0d      	ldr	r2, [pc, #52]	@ (800c398 <rand+0x78>)
 800c362:	4358      	muls	r0, r3
 800c364:	fb02 0004 	mla	r0, r2, r4, r0
 800c368:	fba3 3202 	umull	r3, r2, r3, r2
 800c36c:	3301      	adds	r3, #1
 800c36e:	eb40 0002 	adc.w	r0, r0, r2
 800c372:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800c376:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800c37a:	bd10      	pop	{r4, pc}
 800c37c:	2000019c 	.word	0x2000019c
 800c380:	0801083a 	.word	0x0801083a
 800c384:	08010851 	.word	0x08010851
 800c388:	abcd330e 	.word	0xabcd330e
 800c38c:	e66d1234 	.word	0xe66d1234
 800c390:	0005deec 	.word	0x0005deec
 800c394:	5851f42d 	.word	0x5851f42d
 800c398:	4c957f2d 	.word	0x4c957f2d

0800c39c <__cvt>:
 800c39c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3a0:	ec57 6b10 	vmov	r6, r7, d0
 800c3a4:	2f00      	cmp	r7, #0
 800c3a6:	460c      	mov	r4, r1
 800c3a8:	4619      	mov	r1, r3
 800c3aa:	463b      	mov	r3, r7
 800c3ac:	bfbb      	ittet	lt
 800c3ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c3b2:	461f      	movlt	r7, r3
 800c3b4:	2300      	movge	r3, #0
 800c3b6:	232d      	movlt	r3, #45	@ 0x2d
 800c3b8:	700b      	strb	r3, [r1, #0]
 800c3ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c3c0:	4691      	mov	r9, r2
 800c3c2:	f023 0820 	bic.w	r8, r3, #32
 800c3c6:	bfbc      	itt	lt
 800c3c8:	4632      	movlt	r2, r6
 800c3ca:	4616      	movlt	r6, r2
 800c3cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c3d0:	d005      	beq.n	800c3de <__cvt+0x42>
 800c3d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c3d6:	d100      	bne.n	800c3da <__cvt+0x3e>
 800c3d8:	3401      	adds	r4, #1
 800c3da:	2102      	movs	r1, #2
 800c3dc:	e000      	b.n	800c3e0 <__cvt+0x44>
 800c3de:	2103      	movs	r1, #3
 800c3e0:	ab03      	add	r3, sp, #12
 800c3e2:	9301      	str	r3, [sp, #4]
 800c3e4:	ab02      	add	r3, sp, #8
 800c3e6:	9300      	str	r3, [sp, #0]
 800c3e8:	ec47 6b10 	vmov	d0, r6, r7
 800c3ec:	4653      	mov	r3, sl
 800c3ee:	4622      	mov	r2, r4
 800c3f0:	f000 ff72 	bl	800d2d8 <_dtoa_r>
 800c3f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c3f8:	4605      	mov	r5, r0
 800c3fa:	d119      	bne.n	800c430 <__cvt+0x94>
 800c3fc:	f019 0f01 	tst.w	r9, #1
 800c400:	d00e      	beq.n	800c420 <__cvt+0x84>
 800c402:	eb00 0904 	add.w	r9, r0, r4
 800c406:	2200      	movs	r2, #0
 800c408:	2300      	movs	r3, #0
 800c40a:	4630      	mov	r0, r6
 800c40c:	4639      	mov	r1, r7
 800c40e:	f7f4 fb6b 	bl	8000ae8 <__aeabi_dcmpeq>
 800c412:	b108      	cbz	r0, 800c418 <__cvt+0x7c>
 800c414:	f8cd 900c 	str.w	r9, [sp, #12]
 800c418:	2230      	movs	r2, #48	@ 0x30
 800c41a:	9b03      	ldr	r3, [sp, #12]
 800c41c:	454b      	cmp	r3, r9
 800c41e:	d31e      	bcc.n	800c45e <__cvt+0xc2>
 800c420:	9b03      	ldr	r3, [sp, #12]
 800c422:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c424:	1b5b      	subs	r3, r3, r5
 800c426:	4628      	mov	r0, r5
 800c428:	6013      	str	r3, [r2, #0]
 800c42a:	b004      	add	sp, #16
 800c42c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c430:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c434:	eb00 0904 	add.w	r9, r0, r4
 800c438:	d1e5      	bne.n	800c406 <__cvt+0x6a>
 800c43a:	7803      	ldrb	r3, [r0, #0]
 800c43c:	2b30      	cmp	r3, #48	@ 0x30
 800c43e:	d10a      	bne.n	800c456 <__cvt+0xba>
 800c440:	2200      	movs	r2, #0
 800c442:	2300      	movs	r3, #0
 800c444:	4630      	mov	r0, r6
 800c446:	4639      	mov	r1, r7
 800c448:	f7f4 fb4e 	bl	8000ae8 <__aeabi_dcmpeq>
 800c44c:	b918      	cbnz	r0, 800c456 <__cvt+0xba>
 800c44e:	f1c4 0401 	rsb	r4, r4, #1
 800c452:	f8ca 4000 	str.w	r4, [sl]
 800c456:	f8da 3000 	ldr.w	r3, [sl]
 800c45a:	4499      	add	r9, r3
 800c45c:	e7d3      	b.n	800c406 <__cvt+0x6a>
 800c45e:	1c59      	adds	r1, r3, #1
 800c460:	9103      	str	r1, [sp, #12]
 800c462:	701a      	strb	r2, [r3, #0]
 800c464:	e7d9      	b.n	800c41a <__cvt+0x7e>

0800c466 <__exponent>:
 800c466:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c468:	2900      	cmp	r1, #0
 800c46a:	bfba      	itte	lt
 800c46c:	4249      	neglt	r1, r1
 800c46e:	232d      	movlt	r3, #45	@ 0x2d
 800c470:	232b      	movge	r3, #43	@ 0x2b
 800c472:	2909      	cmp	r1, #9
 800c474:	7002      	strb	r2, [r0, #0]
 800c476:	7043      	strb	r3, [r0, #1]
 800c478:	dd29      	ble.n	800c4ce <__exponent+0x68>
 800c47a:	f10d 0307 	add.w	r3, sp, #7
 800c47e:	461d      	mov	r5, r3
 800c480:	270a      	movs	r7, #10
 800c482:	461a      	mov	r2, r3
 800c484:	fbb1 f6f7 	udiv	r6, r1, r7
 800c488:	fb07 1416 	mls	r4, r7, r6, r1
 800c48c:	3430      	adds	r4, #48	@ 0x30
 800c48e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c492:	460c      	mov	r4, r1
 800c494:	2c63      	cmp	r4, #99	@ 0x63
 800c496:	f103 33ff 	add.w	r3, r3, #4294967295
 800c49a:	4631      	mov	r1, r6
 800c49c:	dcf1      	bgt.n	800c482 <__exponent+0x1c>
 800c49e:	3130      	adds	r1, #48	@ 0x30
 800c4a0:	1e94      	subs	r4, r2, #2
 800c4a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c4a6:	1c41      	adds	r1, r0, #1
 800c4a8:	4623      	mov	r3, r4
 800c4aa:	42ab      	cmp	r3, r5
 800c4ac:	d30a      	bcc.n	800c4c4 <__exponent+0x5e>
 800c4ae:	f10d 0309 	add.w	r3, sp, #9
 800c4b2:	1a9b      	subs	r3, r3, r2
 800c4b4:	42ac      	cmp	r4, r5
 800c4b6:	bf88      	it	hi
 800c4b8:	2300      	movhi	r3, #0
 800c4ba:	3302      	adds	r3, #2
 800c4bc:	4403      	add	r3, r0
 800c4be:	1a18      	subs	r0, r3, r0
 800c4c0:	b003      	add	sp, #12
 800c4c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c4c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c4cc:	e7ed      	b.n	800c4aa <__exponent+0x44>
 800c4ce:	2330      	movs	r3, #48	@ 0x30
 800c4d0:	3130      	adds	r1, #48	@ 0x30
 800c4d2:	7083      	strb	r3, [r0, #2]
 800c4d4:	70c1      	strb	r1, [r0, #3]
 800c4d6:	1d03      	adds	r3, r0, #4
 800c4d8:	e7f1      	b.n	800c4be <__exponent+0x58>
	...

0800c4dc <_printf_float>:
 800c4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4e0:	b08d      	sub	sp, #52	@ 0x34
 800c4e2:	460c      	mov	r4, r1
 800c4e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c4e8:	4616      	mov	r6, r2
 800c4ea:	461f      	mov	r7, r3
 800c4ec:	4605      	mov	r5, r0
 800c4ee:	f000 fdcd 	bl	800d08c <_localeconv_r>
 800c4f2:	6803      	ldr	r3, [r0, #0]
 800c4f4:	9304      	str	r3, [sp, #16]
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	f7f3 feca 	bl	8000290 <strlen>
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800c500:	f8d8 3000 	ldr.w	r3, [r8]
 800c504:	9005      	str	r0, [sp, #20]
 800c506:	3307      	adds	r3, #7
 800c508:	f023 0307 	bic.w	r3, r3, #7
 800c50c:	f103 0208 	add.w	r2, r3, #8
 800c510:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c514:	f8d4 b000 	ldr.w	fp, [r4]
 800c518:	f8c8 2000 	str.w	r2, [r8]
 800c51c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c520:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c524:	9307      	str	r3, [sp, #28]
 800c526:	f8cd 8018 	str.w	r8, [sp, #24]
 800c52a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c52e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c532:	4b9c      	ldr	r3, [pc, #624]	@ (800c7a4 <_printf_float+0x2c8>)
 800c534:	f04f 32ff 	mov.w	r2, #4294967295
 800c538:	f7f4 fb08 	bl	8000b4c <__aeabi_dcmpun>
 800c53c:	bb70      	cbnz	r0, 800c59c <_printf_float+0xc0>
 800c53e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c542:	4b98      	ldr	r3, [pc, #608]	@ (800c7a4 <_printf_float+0x2c8>)
 800c544:	f04f 32ff 	mov.w	r2, #4294967295
 800c548:	f7f4 fae2 	bl	8000b10 <__aeabi_dcmple>
 800c54c:	bb30      	cbnz	r0, 800c59c <_printf_float+0xc0>
 800c54e:	2200      	movs	r2, #0
 800c550:	2300      	movs	r3, #0
 800c552:	4640      	mov	r0, r8
 800c554:	4649      	mov	r1, r9
 800c556:	f7f4 fad1 	bl	8000afc <__aeabi_dcmplt>
 800c55a:	b110      	cbz	r0, 800c562 <_printf_float+0x86>
 800c55c:	232d      	movs	r3, #45	@ 0x2d
 800c55e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c562:	4a91      	ldr	r2, [pc, #580]	@ (800c7a8 <_printf_float+0x2cc>)
 800c564:	4b91      	ldr	r3, [pc, #580]	@ (800c7ac <_printf_float+0x2d0>)
 800c566:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c56a:	bf8c      	ite	hi
 800c56c:	4690      	movhi	r8, r2
 800c56e:	4698      	movls	r8, r3
 800c570:	2303      	movs	r3, #3
 800c572:	6123      	str	r3, [r4, #16]
 800c574:	f02b 0304 	bic.w	r3, fp, #4
 800c578:	6023      	str	r3, [r4, #0]
 800c57a:	f04f 0900 	mov.w	r9, #0
 800c57e:	9700      	str	r7, [sp, #0]
 800c580:	4633      	mov	r3, r6
 800c582:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c584:	4621      	mov	r1, r4
 800c586:	4628      	mov	r0, r5
 800c588:	f000 f9d2 	bl	800c930 <_printf_common>
 800c58c:	3001      	adds	r0, #1
 800c58e:	f040 808d 	bne.w	800c6ac <_printf_float+0x1d0>
 800c592:	f04f 30ff 	mov.w	r0, #4294967295
 800c596:	b00d      	add	sp, #52	@ 0x34
 800c598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c59c:	4642      	mov	r2, r8
 800c59e:	464b      	mov	r3, r9
 800c5a0:	4640      	mov	r0, r8
 800c5a2:	4649      	mov	r1, r9
 800c5a4:	f7f4 fad2 	bl	8000b4c <__aeabi_dcmpun>
 800c5a8:	b140      	cbz	r0, 800c5bc <_printf_float+0xe0>
 800c5aa:	464b      	mov	r3, r9
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	bfbc      	itt	lt
 800c5b0:	232d      	movlt	r3, #45	@ 0x2d
 800c5b2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c5b6:	4a7e      	ldr	r2, [pc, #504]	@ (800c7b0 <_printf_float+0x2d4>)
 800c5b8:	4b7e      	ldr	r3, [pc, #504]	@ (800c7b4 <_printf_float+0x2d8>)
 800c5ba:	e7d4      	b.n	800c566 <_printf_float+0x8a>
 800c5bc:	6863      	ldr	r3, [r4, #4]
 800c5be:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c5c2:	9206      	str	r2, [sp, #24]
 800c5c4:	1c5a      	adds	r2, r3, #1
 800c5c6:	d13b      	bne.n	800c640 <_printf_float+0x164>
 800c5c8:	2306      	movs	r3, #6
 800c5ca:	6063      	str	r3, [r4, #4]
 800c5cc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	6022      	str	r2, [r4, #0]
 800c5d4:	9303      	str	r3, [sp, #12]
 800c5d6:	ab0a      	add	r3, sp, #40	@ 0x28
 800c5d8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c5dc:	ab09      	add	r3, sp, #36	@ 0x24
 800c5de:	9300      	str	r3, [sp, #0]
 800c5e0:	6861      	ldr	r1, [r4, #4]
 800c5e2:	ec49 8b10 	vmov	d0, r8, r9
 800c5e6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c5ea:	4628      	mov	r0, r5
 800c5ec:	f7ff fed6 	bl	800c39c <__cvt>
 800c5f0:	9b06      	ldr	r3, [sp, #24]
 800c5f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5f4:	2b47      	cmp	r3, #71	@ 0x47
 800c5f6:	4680      	mov	r8, r0
 800c5f8:	d129      	bne.n	800c64e <_printf_float+0x172>
 800c5fa:	1cc8      	adds	r0, r1, #3
 800c5fc:	db02      	blt.n	800c604 <_printf_float+0x128>
 800c5fe:	6863      	ldr	r3, [r4, #4]
 800c600:	4299      	cmp	r1, r3
 800c602:	dd41      	ble.n	800c688 <_printf_float+0x1ac>
 800c604:	f1aa 0a02 	sub.w	sl, sl, #2
 800c608:	fa5f fa8a 	uxtb.w	sl, sl
 800c60c:	3901      	subs	r1, #1
 800c60e:	4652      	mov	r2, sl
 800c610:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c614:	9109      	str	r1, [sp, #36]	@ 0x24
 800c616:	f7ff ff26 	bl	800c466 <__exponent>
 800c61a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c61c:	1813      	adds	r3, r2, r0
 800c61e:	2a01      	cmp	r2, #1
 800c620:	4681      	mov	r9, r0
 800c622:	6123      	str	r3, [r4, #16]
 800c624:	dc02      	bgt.n	800c62c <_printf_float+0x150>
 800c626:	6822      	ldr	r2, [r4, #0]
 800c628:	07d2      	lsls	r2, r2, #31
 800c62a:	d501      	bpl.n	800c630 <_printf_float+0x154>
 800c62c:	3301      	adds	r3, #1
 800c62e:	6123      	str	r3, [r4, #16]
 800c630:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c634:	2b00      	cmp	r3, #0
 800c636:	d0a2      	beq.n	800c57e <_printf_float+0xa2>
 800c638:	232d      	movs	r3, #45	@ 0x2d
 800c63a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c63e:	e79e      	b.n	800c57e <_printf_float+0xa2>
 800c640:	9a06      	ldr	r2, [sp, #24]
 800c642:	2a47      	cmp	r2, #71	@ 0x47
 800c644:	d1c2      	bne.n	800c5cc <_printf_float+0xf0>
 800c646:	2b00      	cmp	r3, #0
 800c648:	d1c0      	bne.n	800c5cc <_printf_float+0xf0>
 800c64a:	2301      	movs	r3, #1
 800c64c:	e7bd      	b.n	800c5ca <_printf_float+0xee>
 800c64e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c652:	d9db      	bls.n	800c60c <_printf_float+0x130>
 800c654:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c658:	d118      	bne.n	800c68c <_printf_float+0x1b0>
 800c65a:	2900      	cmp	r1, #0
 800c65c:	6863      	ldr	r3, [r4, #4]
 800c65e:	dd0b      	ble.n	800c678 <_printf_float+0x19c>
 800c660:	6121      	str	r1, [r4, #16]
 800c662:	b913      	cbnz	r3, 800c66a <_printf_float+0x18e>
 800c664:	6822      	ldr	r2, [r4, #0]
 800c666:	07d0      	lsls	r0, r2, #31
 800c668:	d502      	bpl.n	800c670 <_printf_float+0x194>
 800c66a:	3301      	adds	r3, #1
 800c66c:	440b      	add	r3, r1
 800c66e:	6123      	str	r3, [r4, #16]
 800c670:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c672:	f04f 0900 	mov.w	r9, #0
 800c676:	e7db      	b.n	800c630 <_printf_float+0x154>
 800c678:	b913      	cbnz	r3, 800c680 <_printf_float+0x1a4>
 800c67a:	6822      	ldr	r2, [r4, #0]
 800c67c:	07d2      	lsls	r2, r2, #31
 800c67e:	d501      	bpl.n	800c684 <_printf_float+0x1a8>
 800c680:	3302      	adds	r3, #2
 800c682:	e7f4      	b.n	800c66e <_printf_float+0x192>
 800c684:	2301      	movs	r3, #1
 800c686:	e7f2      	b.n	800c66e <_printf_float+0x192>
 800c688:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c68c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c68e:	4299      	cmp	r1, r3
 800c690:	db05      	blt.n	800c69e <_printf_float+0x1c2>
 800c692:	6823      	ldr	r3, [r4, #0]
 800c694:	6121      	str	r1, [r4, #16]
 800c696:	07d8      	lsls	r0, r3, #31
 800c698:	d5ea      	bpl.n	800c670 <_printf_float+0x194>
 800c69a:	1c4b      	adds	r3, r1, #1
 800c69c:	e7e7      	b.n	800c66e <_printf_float+0x192>
 800c69e:	2900      	cmp	r1, #0
 800c6a0:	bfd4      	ite	le
 800c6a2:	f1c1 0202 	rsble	r2, r1, #2
 800c6a6:	2201      	movgt	r2, #1
 800c6a8:	4413      	add	r3, r2
 800c6aa:	e7e0      	b.n	800c66e <_printf_float+0x192>
 800c6ac:	6823      	ldr	r3, [r4, #0]
 800c6ae:	055a      	lsls	r2, r3, #21
 800c6b0:	d407      	bmi.n	800c6c2 <_printf_float+0x1e6>
 800c6b2:	6923      	ldr	r3, [r4, #16]
 800c6b4:	4642      	mov	r2, r8
 800c6b6:	4631      	mov	r1, r6
 800c6b8:	4628      	mov	r0, r5
 800c6ba:	47b8      	blx	r7
 800c6bc:	3001      	adds	r0, #1
 800c6be:	d12b      	bne.n	800c718 <_printf_float+0x23c>
 800c6c0:	e767      	b.n	800c592 <_printf_float+0xb6>
 800c6c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c6c6:	f240 80dd 	bls.w	800c884 <_printf_float+0x3a8>
 800c6ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	f7f4 fa09 	bl	8000ae8 <__aeabi_dcmpeq>
 800c6d6:	2800      	cmp	r0, #0
 800c6d8:	d033      	beq.n	800c742 <_printf_float+0x266>
 800c6da:	4a37      	ldr	r2, [pc, #220]	@ (800c7b8 <_printf_float+0x2dc>)
 800c6dc:	2301      	movs	r3, #1
 800c6de:	4631      	mov	r1, r6
 800c6e0:	4628      	mov	r0, r5
 800c6e2:	47b8      	blx	r7
 800c6e4:	3001      	adds	r0, #1
 800c6e6:	f43f af54 	beq.w	800c592 <_printf_float+0xb6>
 800c6ea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c6ee:	4543      	cmp	r3, r8
 800c6f0:	db02      	blt.n	800c6f8 <_printf_float+0x21c>
 800c6f2:	6823      	ldr	r3, [r4, #0]
 800c6f4:	07d8      	lsls	r0, r3, #31
 800c6f6:	d50f      	bpl.n	800c718 <_printf_float+0x23c>
 800c6f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6fc:	4631      	mov	r1, r6
 800c6fe:	4628      	mov	r0, r5
 800c700:	47b8      	blx	r7
 800c702:	3001      	adds	r0, #1
 800c704:	f43f af45 	beq.w	800c592 <_printf_float+0xb6>
 800c708:	f04f 0900 	mov.w	r9, #0
 800c70c:	f108 38ff 	add.w	r8, r8, #4294967295
 800c710:	f104 0a1a 	add.w	sl, r4, #26
 800c714:	45c8      	cmp	r8, r9
 800c716:	dc09      	bgt.n	800c72c <_printf_float+0x250>
 800c718:	6823      	ldr	r3, [r4, #0]
 800c71a:	079b      	lsls	r3, r3, #30
 800c71c:	f100 8103 	bmi.w	800c926 <_printf_float+0x44a>
 800c720:	68e0      	ldr	r0, [r4, #12]
 800c722:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c724:	4298      	cmp	r0, r3
 800c726:	bfb8      	it	lt
 800c728:	4618      	movlt	r0, r3
 800c72a:	e734      	b.n	800c596 <_printf_float+0xba>
 800c72c:	2301      	movs	r3, #1
 800c72e:	4652      	mov	r2, sl
 800c730:	4631      	mov	r1, r6
 800c732:	4628      	mov	r0, r5
 800c734:	47b8      	blx	r7
 800c736:	3001      	adds	r0, #1
 800c738:	f43f af2b 	beq.w	800c592 <_printf_float+0xb6>
 800c73c:	f109 0901 	add.w	r9, r9, #1
 800c740:	e7e8      	b.n	800c714 <_printf_float+0x238>
 800c742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c744:	2b00      	cmp	r3, #0
 800c746:	dc39      	bgt.n	800c7bc <_printf_float+0x2e0>
 800c748:	4a1b      	ldr	r2, [pc, #108]	@ (800c7b8 <_printf_float+0x2dc>)
 800c74a:	2301      	movs	r3, #1
 800c74c:	4631      	mov	r1, r6
 800c74e:	4628      	mov	r0, r5
 800c750:	47b8      	blx	r7
 800c752:	3001      	adds	r0, #1
 800c754:	f43f af1d 	beq.w	800c592 <_printf_float+0xb6>
 800c758:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c75c:	ea59 0303 	orrs.w	r3, r9, r3
 800c760:	d102      	bne.n	800c768 <_printf_float+0x28c>
 800c762:	6823      	ldr	r3, [r4, #0]
 800c764:	07d9      	lsls	r1, r3, #31
 800c766:	d5d7      	bpl.n	800c718 <_printf_float+0x23c>
 800c768:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c76c:	4631      	mov	r1, r6
 800c76e:	4628      	mov	r0, r5
 800c770:	47b8      	blx	r7
 800c772:	3001      	adds	r0, #1
 800c774:	f43f af0d 	beq.w	800c592 <_printf_float+0xb6>
 800c778:	f04f 0a00 	mov.w	sl, #0
 800c77c:	f104 0b1a 	add.w	fp, r4, #26
 800c780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c782:	425b      	negs	r3, r3
 800c784:	4553      	cmp	r3, sl
 800c786:	dc01      	bgt.n	800c78c <_printf_float+0x2b0>
 800c788:	464b      	mov	r3, r9
 800c78a:	e793      	b.n	800c6b4 <_printf_float+0x1d8>
 800c78c:	2301      	movs	r3, #1
 800c78e:	465a      	mov	r2, fp
 800c790:	4631      	mov	r1, r6
 800c792:	4628      	mov	r0, r5
 800c794:	47b8      	blx	r7
 800c796:	3001      	adds	r0, #1
 800c798:	f43f aefb 	beq.w	800c592 <_printf_float+0xb6>
 800c79c:	f10a 0a01 	add.w	sl, sl, #1
 800c7a0:	e7ee      	b.n	800c780 <_printf_float+0x2a4>
 800c7a2:	bf00      	nop
 800c7a4:	7fefffff 	.word	0x7fefffff
 800c7a8:	080108ad 	.word	0x080108ad
 800c7ac:	080108a9 	.word	0x080108a9
 800c7b0:	080108b5 	.word	0x080108b5
 800c7b4:	080108b1 	.word	0x080108b1
 800c7b8:	080108b9 	.word	0x080108b9
 800c7bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c7be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c7c2:	4553      	cmp	r3, sl
 800c7c4:	bfa8      	it	ge
 800c7c6:	4653      	movge	r3, sl
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	4699      	mov	r9, r3
 800c7cc:	dc36      	bgt.n	800c83c <_printf_float+0x360>
 800c7ce:	f04f 0b00 	mov.w	fp, #0
 800c7d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c7d6:	f104 021a 	add.w	r2, r4, #26
 800c7da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c7dc:	9306      	str	r3, [sp, #24]
 800c7de:	eba3 0309 	sub.w	r3, r3, r9
 800c7e2:	455b      	cmp	r3, fp
 800c7e4:	dc31      	bgt.n	800c84a <_printf_float+0x36e>
 800c7e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7e8:	459a      	cmp	sl, r3
 800c7ea:	dc3a      	bgt.n	800c862 <_printf_float+0x386>
 800c7ec:	6823      	ldr	r3, [r4, #0]
 800c7ee:	07da      	lsls	r2, r3, #31
 800c7f0:	d437      	bmi.n	800c862 <_printf_float+0x386>
 800c7f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7f4:	ebaa 0903 	sub.w	r9, sl, r3
 800c7f8:	9b06      	ldr	r3, [sp, #24]
 800c7fa:	ebaa 0303 	sub.w	r3, sl, r3
 800c7fe:	4599      	cmp	r9, r3
 800c800:	bfa8      	it	ge
 800c802:	4699      	movge	r9, r3
 800c804:	f1b9 0f00 	cmp.w	r9, #0
 800c808:	dc33      	bgt.n	800c872 <_printf_float+0x396>
 800c80a:	f04f 0800 	mov.w	r8, #0
 800c80e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c812:	f104 0b1a 	add.w	fp, r4, #26
 800c816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c818:	ebaa 0303 	sub.w	r3, sl, r3
 800c81c:	eba3 0309 	sub.w	r3, r3, r9
 800c820:	4543      	cmp	r3, r8
 800c822:	f77f af79 	ble.w	800c718 <_printf_float+0x23c>
 800c826:	2301      	movs	r3, #1
 800c828:	465a      	mov	r2, fp
 800c82a:	4631      	mov	r1, r6
 800c82c:	4628      	mov	r0, r5
 800c82e:	47b8      	blx	r7
 800c830:	3001      	adds	r0, #1
 800c832:	f43f aeae 	beq.w	800c592 <_printf_float+0xb6>
 800c836:	f108 0801 	add.w	r8, r8, #1
 800c83a:	e7ec      	b.n	800c816 <_printf_float+0x33a>
 800c83c:	4642      	mov	r2, r8
 800c83e:	4631      	mov	r1, r6
 800c840:	4628      	mov	r0, r5
 800c842:	47b8      	blx	r7
 800c844:	3001      	adds	r0, #1
 800c846:	d1c2      	bne.n	800c7ce <_printf_float+0x2f2>
 800c848:	e6a3      	b.n	800c592 <_printf_float+0xb6>
 800c84a:	2301      	movs	r3, #1
 800c84c:	4631      	mov	r1, r6
 800c84e:	4628      	mov	r0, r5
 800c850:	9206      	str	r2, [sp, #24]
 800c852:	47b8      	blx	r7
 800c854:	3001      	adds	r0, #1
 800c856:	f43f ae9c 	beq.w	800c592 <_printf_float+0xb6>
 800c85a:	9a06      	ldr	r2, [sp, #24]
 800c85c:	f10b 0b01 	add.w	fp, fp, #1
 800c860:	e7bb      	b.n	800c7da <_printf_float+0x2fe>
 800c862:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c866:	4631      	mov	r1, r6
 800c868:	4628      	mov	r0, r5
 800c86a:	47b8      	blx	r7
 800c86c:	3001      	adds	r0, #1
 800c86e:	d1c0      	bne.n	800c7f2 <_printf_float+0x316>
 800c870:	e68f      	b.n	800c592 <_printf_float+0xb6>
 800c872:	9a06      	ldr	r2, [sp, #24]
 800c874:	464b      	mov	r3, r9
 800c876:	4442      	add	r2, r8
 800c878:	4631      	mov	r1, r6
 800c87a:	4628      	mov	r0, r5
 800c87c:	47b8      	blx	r7
 800c87e:	3001      	adds	r0, #1
 800c880:	d1c3      	bne.n	800c80a <_printf_float+0x32e>
 800c882:	e686      	b.n	800c592 <_printf_float+0xb6>
 800c884:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c888:	f1ba 0f01 	cmp.w	sl, #1
 800c88c:	dc01      	bgt.n	800c892 <_printf_float+0x3b6>
 800c88e:	07db      	lsls	r3, r3, #31
 800c890:	d536      	bpl.n	800c900 <_printf_float+0x424>
 800c892:	2301      	movs	r3, #1
 800c894:	4642      	mov	r2, r8
 800c896:	4631      	mov	r1, r6
 800c898:	4628      	mov	r0, r5
 800c89a:	47b8      	blx	r7
 800c89c:	3001      	adds	r0, #1
 800c89e:	f43f ae78 	beq.w	800c592 <_printf_float+0xb6>
 800c8a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8a6:	4631      	mov	r1, r6
 800c8a8:	4628      	mov	r0, r5
 800c8aa:	47b8      	blx	r7
 800c8ac:	3001      	adds	r0, #1
 800c8ae:	f43f ae70 	beq.w	800c592 <_printf_float+0xb6>
 800c8b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c8be:	f7f4 f913 	bl	8000ae8 <__aeabi_dcmpeq>
 800c8c2:	b9c0      	cbnz	r0, 800c8f6 <_printf_float+0x41a>
 800c8c4:	4653      	mov	r3, sl
 800c8c6:	f108 0201 	add.w	r2, r8, #1
 800c8ca:	4631      	mov	r1, r6
 800c8cc:	4628      	mov	r0, r5
 800c8ce:	47b8      	blx	r7
 800c8d0:	3001      	adds	r0, #1
 800c8d2:	d10c      	bne.n	800c8ee <_printf_float+0x412>
 800c8d4:	e65d      	b.n	800c592 <_printf_float+0xb6>
 800c8d6:	2301      	movs	r3, #1
 800c8d8:	465a      	mov	r2, fp
 800c8da:	4631      	mov	r1, r6
 800c8dc:	4628      	mov	r0, r5
 800c8de:	47b8      	blx	r7
 800c8e0:	3001      	adds	r0, #1
 800c8e2:	f43f ae56 	beq.w	800c592 <_printf_float+0xb6>
 800c8e6:	f108 0801 	add.w	r8, r8, #1
 800c8ea:	45d0      	cmp	r8, sl
 800c8ec:	dbf3      	blt.n	800c8d6 <_printf_float+0x3fa>
 800c8ee:	464b      	mov	r3, r9
 800c8f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c8f4:	e6df      	b.n	800c6b6 <_printf_float+0x1da>
 800c8f6:	f04f 0800 	mov.w	r8, #0
 800c8fa:	f104 0b1a 	add.w	fp, r4, #26
 800c8fe:	e7f4      	b.n	800c8ea <_printf_float+0x40e>
 800c900:	2301      	movs	r3, #1
 800c902:	4642      	mov	r2, r8
 800c904:	e7e1      	b.n	800c8ca <_printf_float+0x3ee>
 800c906:	2301      	movs	r3, #1
 800c908:	464a      	mov	r2, r9
 800c90a:	4631      	mov	r1, r6
 800c90c:	4628      	mov	r0, r5
 800c90e:	47b8      	blx	r7
 800c910:	3001      	adds	r0, #1
 800c912:	f43f ae3e 	beq.w	800c592 <_printf_float+0xb6>
 800c916:	f108 0801 	add.w	r8, r8, #1
 800c91a:	68e3      	ldr	r3, [r4, #12]
 800c91c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c91e:	1a5b      	subs	r3, r3, r1
 800c920:	4543      	cmp	r3, r8
 800c922:	dcf0      	bgt.n	800c906 <_printf_float+0x42a>
 800c924:	e6fc      	b.n	800c720 <_printf_float+0x244>
 800c926:	f04f 0800 	mov.w	r8, #0
 800c92a:	f104 0919 	add.w	r9, r4, #25
 800c92e:	e7f4      	b.n	800c91a <_printf_float+0x43e>

0800c930 <_printf_common>:
 800c930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c934:	4616      	mov	r6, r2
 800c936:	4698      	mov	r8, r3
 800c938:	688a      	ldr	r2, [r1, #8]
 800c93a:	690b      	ldr	r3, [r1, #16]
 800c93c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c940:	4293      	cmp	r3, r2
 800c942:	bfb8      	it	lt
 800c944:	4613      	movlt	r3, r2
 800c946:	6033      	str	r3, [r6, #0]
 800c948:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c94c:	4607      	mov	r7, r0
 800c94e:	460c      	mov	r4, r1
 800c950:	b10a      	cbz	r2, 800c956 <_printf_common+0x26>
 800c952:	3301      	adds	r3, #1
 800c954:	6033      	str	r3, [r6, #0]
 800c956:	6823      	ldr	r3, [r4, #0]
 800c958:	0699      	lsls	r1, r3, #26
 800c95a:	bf42      	ittt	mi
 800c95c:	6833      	ldrmi	r3, [r6, #0]
 800c95e:	3302      	addmi	r3, #2
 800c960:	6033      	strmi	r3, [r6, #0]
 800c962:	6825      	ldr	r5, [r4, #0]
 800c964:	f015 0506 	ands.w	r5, r5, #6
 800c968:	d106      	bne.n	800c978 <_printf_common+0x48>
 800c96a:	f104 0a19 	add.w	sl, r4, #25
 800c96e:	68e3      	ldr	r3, [r4, #12]
 800c970:	6832      	ldr	r2, [r6, #0]
 800c972:	1a9b      	subs	r3, r3, r2
 800c974:	42ab      	cmp	r3, r5
 800c976:	dc26      	bgt.n	800c9c6 <_printf_common+0x96>
 800c978:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c97c:	6822      	ldr	r2, [r4, #0]
 800c97e:	3b00      	subs	r3, #0
 800c980:	bf18      	it	ne
 800c982:	2301      	movne	r3, #1
 800c984:	0692      	lsls	r2, r2, #26
 800c986:	d42b      	bmi.n	800c9e0 <_printf_common+0xb0>
 800c988:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c98c:	4641      	mov	r1, r8
 800c98e:	4638      	mov	r0, r7
 800c990:	47c8      	blx	r9
 800c992:	3001      	adds	r0, #1
 800c994:	d01e      	beq.n	800c9d4 <_printf_common+0xa4>
 800c996:	6823      	ldr	r3, [r4, #0]
 800c998:	6922      	ldr	r2, [r4, #16]
 800c99a:	f003 0306 	and.w	r3, r3, #6
 800c99e:	2b04      	cmp	r3, #4
 800c9a0:	bf02      	ittt	eq
 800c9a2:	68e5      	ldreq	r5, [r4, #12]
 800c9a4:	6833      	ldreq	r3, [r6, #0]
 800c9a6:	1aed      	subeq	r5, r5, r3
 800c9a8:	68a3      	ldr	r3, [r4, #8]
 800c9aa:	bf0c      	ite	eq
 800c9ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c9b0:	2500      	movne	r5, #0
 800c9b2:	4293      	cmp	r3, r2
 800c9b4:	bfc4      	itt	gt
 800c9b6:	1a9b      	subgt	r3, r3, r2
 800c9b8:	18ed      	addgt	r5, r5, r3
 800c9ba:	2600      	movs	r6, #0
 800c9bc:	341a      	adds	r4, #26
 800c9be:	42b5      	cmp	r5, r6
 800c9c0:	d11a      	bne.n	800c9f8 <_printf_common+0xc8>
 800c9c2:	2000      	movs	r0, #0
 800c9c4:	e008      	b.n	800c9d8 <_printf_common+0xa8>
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	4652      	mov	r2, sl
 800c9ca:	4641      	mov	r1, r8
 800c9cc:	4638      	mov	r0, r7
 800c9ce:	47c8      	blx	r9
 800c9d0:	3001      	adds	r0, #1
 800c9d2:	d103      	bne.n	800c9dc <_printf_common+0xac>
 800c9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c9d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9dc:	3501      	adds	r5, #1
 800c9de:	e7c6      	b.n	800c96e <_printf_common+0x3e>
 800c9e0:	18e1      	adds	r1, r4, r3
 800c9e2:	1c5a      	adds	r2, r3, #1
 800c9e4:	2030      	movs	r0, #48	@ 0x30
 800c9e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c9ea:	4422      	add	r2, r4
 800c9ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c9f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c9f4:	3302      	adds	r3, #2
 800c9f6:	e7c7      	b.n	800c988 <_printf_common+0x58>
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	4622      	mov	r2, r4
 800c9fc:	4641      	mov	r1, r8
 800c9fe:	4638      	mov	r0, r7
 800ca00:	47c8      	blx	r9
 800ca02:	3001      	adds	r0, #1
 800ca04:	d0e6      	beq.n	800c9d4 <_printf_common+0xa4>
 800ca06:	3601      	adds	r6, #1
 800ca08:	e7d9      	b.n	800c9be <_printf_common+0x8e>
	...

0800ca0c <_printf_i>:
 800ca0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca10:	7e0f      	ldrb	r7, [r1, #24]
 800ca12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ca14:	2f78      	cmp	r7, #120	@ 0x78
 800ca16:	4691      	mov	r9, r2
 800ca18:	4680      	mov	r8, r0
 800ca1a:	460c      	mov	r4, r1
 800ca1c:	469a      	mov	sl, r3
 800ca1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ca22:	d807      	bhi.n	800ca34 <_printf_i+0x28>
 800ca24:	2f62      	cmp	r7, #98	@ 0x62
 800ca26:	d80a      	bhi.n	800ca3e <_printf_i+0x32>
 800ca28:	2f00      	cmp	r7, #0
 800ca2a:	f000 80d1 	beq.w	800cbd0 <_printf_i+0x1c4>
 800ca2e:	2f58      	cmp	r7, #88	@ 0x58
 800ca30:	f000 80b8 	beq.w	800cba4 <_printf_i+0x198>
 800ca34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ca38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ca3c:	e03a      	b.n	800cab4 <_printf_i+0xa8>
 800ca3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ca42:	2b15      	cmp	r3, #21
 800ca44:	d8f6      	bhi.n	800ca34 <_printf_i+0x28>
 800ca46:	a101      	add	r1, pc, #4	@ (adr r1, 800ca4c <_printf_i+0x40>)
 800ca48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ca4c:	0800caa5 	.word	0x0800caa5
 800ca50:	0800cab9 	.word	0x0800cab9
 800ca54:	0800ca35 	.word	0x0800ca35
 800ca58:	0800ca35 	.word	0x0800ca35
 800ca5c:	0800ca35 	.word	0x0800ca35
 800ca60:	0800ca35 	.word	0x0800ca35
 800ca64:	0800cab9 	.word	0x0800cab9
 800ca68:	0800ca35 	.word	0x0800ca35
 800ca6c:	0800ca35 	.word	0x0800ca35
 800ca70:	0800ca35 	.word	0x0800ca35
 800ca74:	0800ca35 	.word	0x0800ca35
 800ca78:	0800cbb7 	.word	0x0800cbb7
 800ca7c:	0800cae3 	.word	0x0800cae3
 800ca80:	0800cb71 	.word	0x0800cb71
 800ca84:	0800ca35 	.word	0x0800ca35
 800ca88:	0800ca35 	.word	0x0800ca35
 800ca8c:	0800cbd9 	.word	0x0800cbd9
 800ca90:	0800ca35 	.word	0x0800ca35
 800ca94:	0800cae3 	.word	0x0800cae3
 800ca98:	0800ca35 	.word	0x0800ca35
 800ca9c:	0800ca35 	.word	0x0800ca35
 800caa0:	0800cb79 	.word	0x0800cb79
 800caa4:	6833      	ldr	r3, [r6, #0]
 800caa6:	1d1a      	adds	r2, r3, #4
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	6032      	str	r2, [r6, #0]
 800caac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cab0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cab4:	2301      	movs	r3, #1
 800cab6:	e09c      	b.n	800cbf2 <_printf_i+0x1e6>
 800cab8:	6833      	ldr	r3, [r6, #0]
 800caba:	6820      	ldr	r0, [r4, #0]
 800cabc:	1d19      	adds	r1, r3, #4
 800cabe:	6031      	str	r1, [r6, #0]
 800cac0:	0606      	lsls	r6, r0, #24
 800cac2:	d501      	bpl.n	800cac8 <_printf_i+0xbc>
 800cac4:	681d      	ldr	r5, [r3, #0]
 800cac6:	e003      	b.n	800cad0 <_printf_i+0xc4>
 800cac8:	0645      	lsls	r5, r0, #25
 800caca:	d5fb      	bpl.n	800cac4 <_printf_i+0xb8>
 800cacc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cad0:	2d00      	cmp	r5, #0
 800cad2:	da03      	bge.n	800cadc <_printf_i+0xd0>
 800cad4:	232d      	movs	r3, #45	@ 0x2d
 800cad6:	426d      	negs	r5, r5
 800cad8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cadc:	4858      	ldr	r0, [pc, #352]	@ (800cc40 <_printf_i+0x234>)
 800cade:	230a      	movs	r3, #10
 800cae0:	e011      	b.n	800cb06 <_printf_i+0xfa>
 800cae2:	6821      	ldr	r1, [r4, #0]
 800cae4:	6833      	ldr	r3, [r6, #0]
 800cae6:	0608      	lsls	r0, r1, #24
 800cae8:	f853 5b04 	ldr.w	r5, [r3], #4
 800caec:	d402      	bmi.n	800caf4 <_printf_i+0xe8>
 800caee:	0649      	lsls	r1, r1, #25
 800caf0:	bf48      	it	mi
 800caf2:	b2ad      	uxthmi	r5, r5
 800caf4:	2f6f      	cmp	r7, #111	@ 0x6f
 800caf6:	4852      	ldr	r0, [pc, #328]	@ (800cc40 <_printf_i+0x234>)
 800caf8:	6033      	str	r3, [r6, #0]
 800cafa:	bf14      	ite	ne
 800cafc:	230a      	movne	r3, #10
 800cafe:	2308      	moveq	r3, #8
 800cb00:	2100      	movs	r1, #0
 800cb02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cb06:	6866      	ldr	r6, [r4, #4]
 800cb08:	60a6      	str	r6, [r4, #8]
 800cb0a:	2e00      	cmp	r6, #0
 800cb0c:	db05      	blt.n	800cb1a <_printf_i+0x10e>
 800cb0e:	6821      	ldr	r1, [r4, #0]
 800cb10:	432e      	orrs	r6, r5
 800cb12:	f021 0104 	bic.w	r1, r1, #4
 800cb16:	6021      	str	r1, [r4, #0]
 800cb18:	d04b      	beq.n	800cbb2 <_printf_i+0x1a6>
 800cb1a:	4616      	mov	r6, r2
 800cb1c:	fbb5 f1f3 	udiv	r1, r5, r3
 800cb20:	fb03 5711 	mls	r7, r3, r1, r5
 800cb24:	5dc7      	ldrb	r7, [r0, r7]
 800cb26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cb2a:	462f      	mov	r7, r5
 800cb2c:	42bb      	cmp	r3, r7
 800cb2e:	460d      	mov	r5, r1
 800cb30:	d9f4      	bls.n	800cb1c <_printf_i+0x110>
 800cb32:	2b08      	cmp	r3, #8
 800cb34:	d10b      	bne.n	800cb4e <_printf_i+0x142>
 800cb36:	6823      	ldr	r3, [r4, #0]
 800cb38:	07df      	lsls	r7, r3, #31
 800cb3a:	d508      	bpl.n	800cb4e <_printf_i+0x142>
 800cb3c:	6923      	ldr	r3, [r4, #16]
 800cb3e:	6861      	ldr	r1, [r4, #4]
 800cb40:	4299      	cmp	r1, r3
 800cb42:	bfde      	ittt	le
 800cb44:	2330      	movle	r3, #48	@ 0x30
 800cb46:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cb4a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cb4e:	1b92      	subs	r2, r2, r6
 800cb50:	6122      	str	r2, [r4, #16]
 800cb52:	f8cd a000 	str.w	sl, [sp]
 800cb56:	464b      	mov	r3, r9
 800cb58:	aa03      	add	r2, sp, #12
 800cb5a:	4621      	mov	r1, r4
 800cb5c:	4640      	mov	r0, r8
 800cb5e:	f7ff fee7 	bl	800c930 <_printf_common>
 800cb62:	3001      	adds	r0, #1
 800cb64:	d14a      	bne.n	800cbfc <_printf_i+0x1f0>
 800cb66:	f04f 30ff 	mov.w	r0, #4294967295
 800cb6a:	b004      	add	sp, #16
 800cb6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb70:	6823      	ldr	r3, [r4, #0]
 800cb72:	f043 0320 	orr.w	r3, r3, #32
 800cb76:	6023      	str	r3, [r4, #0]
 800cb78:	4832      	ldr	r0, [pc, #200]	@ (800cc44 <_printf_i+0x238>)
 800cb7a:	2778      	movs	r7, #120	@ 0x78
 800cb7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cb80:	6823      	ldr	r3, [r4, #0]
 800cb82:	6831      	ldr	r1, [r6, #0]
 800cb84:	061f      	lsls	r7, r3, #24
 800cb86:	f851 5b04 	ldr.w	r5, [r1], #4
 800cb8a:	d402      	bmi.n	800cb92 <_printf_i+0x186>
 800cb8c:	065f      	lsls	r7, r3, #25
 800cb8e:	bf48      	it	mi
 800cb90:	b2ad      	uxthmi	r5, r5
 800cb92:	6031      	str	r1, [r6, #0]
 800cb94:	07d9      	lsls	r1, r3, #31
 800cb96:	bf44      	itt	mi
 800cb98:	f043 0320 	orrmi.w	r3, r3, #32
 800cb9c:	6023      	strmi	r3, [r4, #0]
 800cb9e:	b11d      	cbz	r5, 800cba8 <_printf_i+0x19c>
 800cba0:	2310      	movs	r3, #16
 800cba2:	e7ad      	b.n	800cb00 <_printf_i+0xf4>
 800cba4:	4826      	ldr	r0, [pc, #152]	@ (800cc40 <_printf_i+0x234>)
 800cba6:	e7e9      	b.n	800cb7c <_printf_i+0x170>
 800cba8:	6823      	ldr	r3, [r4, #0]
 800cbaa:	f023 0320 	bic.w	r3, r3, #32
 800cbae:	6023      	str	r3, [r4, #0]
 800cbb0:	e7f6      	b.n	800cba0 <_printf_i+0x194>
 800cbb2:	4616      	mov	r6, r2
 800cbb4:	e7bd      	b.n	800cb32 <_printf_i+0x126>
 800cbb6:	6833      	ldr	r3, [r6, #0]
 800cbb8:	6825      	ldr	r5, [r4, #0]
 800cbba:	6961      	ldr	r1, [r4, #20]
 800cbbc:	1d18      	adds	r0, r3, #4
 800cbbe:	6030      	str	r0, [r6, #0]
 800cbc0:	062e      	lsls	r6, r5, #24
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	d501      	bpl.n	800cbca <_printf_i+0x1be>
 800cbc6:	6019      	str	r1, [r3, #0]
 800cbc8:	e002      	b.n	800cbd0 <_printf_i+0x1c4>
 800cbca:	0668      	lsls	r0, r5, #25
 800cbcc:	d5fb      	bpl.n	800cbc6 <_printf_i+0x1ba>
 800cbce:	8019      	strh	r1, [r3, #0]
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	6123      	str	r3, [r4, #16]
 800cbd4:	4616      	mov	r6, r2
 800cbd6:	e7bc      	b.n	800cb52 <_printf_i+0x146>
 800cbd8:	6833      	ldr	r3, [r6, #0]
 800cbda:	1d1a      	adds	r2, r3, #4
 800cbdc:	6032      	str	r2, [r6, #0]
 800cbde:	681e      	ldr	r6, [r3, #0]
 800cbe0:	6862      	ldr	r2, [r4, #4]
 800cbe2:	2100      	movs	r1, #0
 800cbe4:	4630      	mov	r0, r6
 800cbe6:	f7f3 fb03 	bl	80001f0 <memchr>
 800cbea:	b108      	cbz	r0, 800cbf0 <_printf_i+0x1e4>
 800cbec:	1b80      	subs	r0, r0, r6
 800cbee:	6060      	str	r0, [r4, #4]
 800cbf0:	6863      	ldr	r3, [r4, #4]
 800cbf2:	6123      	str	r3, [r4, #16]
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cbfa:	e7aa      	b.n	800cb52 <_printf_i+0x146>
 800cbfc:	6923      	ldr	r3, [r4, #16]
 800cbfe:	4632      	mov	r2, r6
 800cc00:	4649      	mov	r1, r9
 800cc02:	4640      	mov	r0, r8
 800cc04:	47d0      	blx	sl
 800cc06:	3001      	adds	r0, #1
 800cc08:	d0ad      	beq.n	800cb66 <_printf_i+0x15a>
 800cc0a:	6823      	ldr	r3, [r4, #0]
 800cc0c:	079b      	lsls	r3, r3, #30
 800cc0e:	d413      	bmi.n	800cc38 <_printf_i+0x22c>
 800cc10:	68e0      	ldr	r0, [r4, #12]
 800cc12:	9b03      	ldr	r3, [sp, #12]
 800cc14:	4298      	cmp	r0, r3
 800cc16:	bfb8      	it	lt
 800cc18:	4618      	movlt	r0, r3
 800cc1a:	e7a6      	b.n	800cb6a <_printf_i+0x15e>
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	4632      	mov	r2, r6
 800cc20:	4649      	mov	r1, r9
 800cc22:	4640      	mov	r0, r8
 800cc24:	47d0      	blx	sl
 800cc26:	3001      	adds	r0, #1
 800cc28:	d09d      	beq.n	800cb66 <_printf_i+0x15a>
 800cc2a:	3501      	adds	r5, #1
 800cc2c:	68e3      	ldr	r3, [r4, #12]
 800cc2e:	9903      	ldr	r1, [sp, #12]
 800cc30:	1a5b      	subs	r3, r3, r1
 800cc32:	42ab      	cmp	r3, r5
 800cc34:	dcf2      	bgt.n	800cc1c <_printf_i+0x210>
 800cc36:	e7eb      	b.n	800cc10 <_printf_i+0x204>
 800cc38:	2500      	movs	r5, #0
 800cc3a:	f104 0619 	add.w	r6, r4, #25
 800cc3e:	e7f5      	b.n	800cc2c <_printf_i+0x220>
 800cc40:	080108bb 	.word	0x080108bb
 800cc44:	080108cc 	.word	0x080108cc

0800cc48 <std>:
 800cc48:	2300      	movs	r3, #0
 800cc4a:	b510      	push	{r4, lr}
 800cc4c:	4604      	mov	r4, r0
 800cc4e:	e9c0 3300 	strd	r3, r3, [r0]
 800cc52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc56:	6083      	str	r3, [r0, #8]
 800cc58:	8181      	strh	r1, [r0, #12]
 800cc5a:	6643      	str	r3, [r0, #100]	@ 0x64
 800cc5c:	81c2      	strh	r2, [r0, #14]
 800cc5e:	6183      	str	r3, [r0, #24]
 800cc60:	4619      	mov	r1, r3
 800cc62:	2208      	movs	r2, #8
 800cc64:	305c      	adds	r0, #92	@ 0x5c
 800cc66:	f000 fa09 	bl	800d07c <memset>
 800cc6a:	4b0d      	ldr	r3, [pc, #52]	@ (800cca0 <std+0x58>)
 800cc6c:	6263      	str	r3, [r4, #36]	@ 0x24
 800cc6e:	4b0d      	ldr	r3, [pc, #52]	@ (800cca4 <std+0x5c>)
 800cc70:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cc72:	4b0d      	ldr	r3, [pc, #52]	@ (800cca8 <std+0x60>)
 800cc74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cc76:	4b0d      	ldr	r3, [pc, #52]	@ (800ccac <std+0x64>)
 800cc78:	6323      	str	r3, [r4, #48]	@ 0x30
 800cc7a:	4b0d      	ldr	r3, [pc, #52]	@ (800ccb0 <std+0x68>)
 800cc7c:	6224      	str	r4, [r4, #32]
 800cc7e:	429c      	cmp	r4, r3
 800cc80:	d006      	beq.n	800cc90 <std+0x48>
 800cc82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cc86:	4294      	cmp	r4, r2
 800cc88:	d002      	beq.n	800cc90 <std+0x48>
 800cc8a:	33d0      	adds	r3, #208	@ 0xd0
 800cc8c:	429c      	cmp	r4, r3
 800cc8e:	d105      	bne.n	800cc9c <std+0x54>
 800cc90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cc94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc98:	f000 ba66 	b.w	800d168 <__retarget_lock_init_recursive>
 800cc9c:	bd10      	pop	{r4, pc}
 800cc9e:	bf00      	nop
 800cca0:	0800cead 	.word	0x0800cead
 800cca4:	0800cecf 	.word	0x0800cecf
 800cca8:	0800cf07 	.word	0x0800cf07
 800ccac:	0800cf2b 	.word	0x0800cf2b
 800ccb0:	2000d56c 	.word	0x2000d56c

0800ccb4 <stdio_exit_handler>:
 800ccb4:	4a02      	ldr	r2, [pc, #8]	@ (800ccc0 <stdio_exit_handler+0xc>)
 800ccb6:	4903      	ldr	r1, [pc, #12]	@ (800ccc4 <stdio_exit_handler+0x10>)
 800ccb8:	4803      	ldr	r0, [pc, #12]	@ (800ccc8 <stdio_exit_handler+0x14>)
 800ccba:	f000 b869 	b.w	800cd90 <_fwalk_sglue>
 800ccbe:	bf00      	nop
 800ccc0:	20000024 	.word	0x20000024
 800ccc4:	0800eb35 	.word	0x0800eb35
 800ccc8:	200001a0 	.word	0x200001a0

0800cccc <cleanup_stdio>:
 800cccc:	6841      	ldr	r1, [r0, #4]
 800ccce:	4b0c      	ldr	r3, [pc, #48]	@ (800cd00 <cleanup_stdio+0x34>)
 800ccd0:	4299      	cmp	r1, r3
 800ccd2:	b510      	push	{r4, lr}
 800ccd4:	4604      	mov	r4, r0
 800ccd6:	d001      	beq.n	800ccdc <cleanup_stdio+0x10>
 800ccd8:	f001 ff2c 	bl	800eb34 <_fflush_r>
 800ccdc:	68a1      	ldr	r1, [r4, #8]
 800ccde:	4b09      	ldr	r3, [pc, #36]	@ (800cd04 <cleanup_stdio+0x38>)
 800cce0:	4299      	cmp	r1, r3
 800cce2:	d002      	beq.n	800ccea <cleanup_stdio+0x1e>
 800cce4:	4620      	mov	r0, r4
 800cce6:	f001 ff25 	bl	800eb34 <_fflush_r>
 800ccea:	68e1      	ldr	r1, [r4, #12]
 800ccec:	4b06      	ldr	r3, [pc, #24]	@ (800cd08 <cleanup_stdio+0x3c>)
 800ccee:	4299      	cmp	r1, r3
 800ccf0:	d004      	beq.n	800ccfc <cleanup_stdio+0x30>
 800ccf2:	4620      	mov	r0, r4
 800ccf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ccf8:	f001 bf1c 	b.w	800eb34 <_fflush_r>
 800ccfc:	bd10      	pop	{r4, pc}
 800ccfe:	bf00      	nop
 800cd00:	2000d56c 	.word	0x2000d56c
 800cd04:	2000d5d4 	.word	0x2000d5d4
 800cd08:	2000d63c 	.word	0x2000d63c

0800cd0c <global_stdio_init.part.0>:
 800cd0c:	b510      	push	{r4, lr}
 800cd0e:	4b0b      	ldr	r3, [pc, #44]	@ (800cd3c <global_stdio_init.part.0+0x30>)
 800cd10:	4c0b      	ldr	r4, [pc, #44]	@ (800cd40 <global_stdio_init.part.0+0x34>)
 800cd12:	4a0c      	ldr	r2, [pc, #48]	@ (800cd44 <global_stdio_init.part.0+0x38>)
 800cd14:	601a      	str	r2, [r3, #0]
 800cd16:	4620      	mov	r0, r4
 800cd18:	2200      	movs	r2, #0
 800cd1a:	2104      	movs	r1, #4
 800cd1c:	f7ff ff94 	bl	800cc48 <std>
 800cd20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cd24:	2201      	movs	r2, #1
 800cd26:	2109      	movs	r1, #9
 800cd28:	f7ff ff8e 	bl	800cc48 <std>
 800cd2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cd30:	2202      	movs	r2, #2
 800cd32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd36:	2112      	movs	r1, #18
 800cd38:	f7ff bf86 	b.w	800cc48 <std>
 800cd3c:	2000d6a4 	.word	0x2000d6a4
 800cd40:	2000d56c 	.word	0x2000d56c
 800cd44:	0800ccb5 	.word	0x0800ccb5

0800cd48 <__sfp_lock_acquire>:
 800cd48:	4801      	ldr	r0, [pc, #4]	@ (800cd50 <__sfp_lock_acquire+0x8>)
 800cd4a:	f000 ba0e 	b.w	800d16a <__retarget_lock_acquire_recursive>
 800cd4e:	bf00      	nop
 800cd50:	2000d6ad 	.word	0x2000d6ad

0800cd54 <__sfp_lock_release>:
 800cd54:	4801      	ldr	r0, [pc, #4]	@ (800cd5c <__sfp_lock_release+0x8>)
 800cd56:	f000 ba09 	b.w	800d16c <__retarget_lock_release_recursive>
 800cd5a:	bf00      	nop
 800cd5c:	2000d6ad 	.word	0x2000d6ad

0800cd60 <__sinit>:
 800cd60:	b510      	push	{r4, lr}
 800cd62:	4604      	mov	r4, r0
 800cd64:	f7ff fff0 	bl	800cd48 <__sfp_lock_acquire>
 800cd68:	6a23      	ldr	r3, [r4, #32]
 800cd6a:	b11b      	cbz	r3, 800cd74 <__sinit+0x14>
 800cd6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd70:	f7ff bff0 	b.w	800cd54 <__sfp_lock_release>
 800cd74:	4b04      	ldr	r3, [pc, #16]	@ (800cd88 <__sinit+0x28>)
 800cd76:	6223      	str	r3, [r4, #32]
 800cd78:	4b04      	ldr	r3, [pc, #16]	@ (800cd8c <__sinit+0x2c>)
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d1f5      	bne.n	800cd6c <__sinit+0xc>
 800cd80:	f7ff ffc4 	bl	800cd0c <global_stdio_init.part.0>
 800cd84:	e7f2      	b.n	800cd6c <__sinit+0xc>
 800cd86:	bf00      	nop
 800cd88:	0800cccd 	.word	0x0800cccd
 800cd8c:	2000d6a4 	.word	0x2000d6a4

0800cd90 <_fwalk_sglue>:
 800cd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd94:	4607      	mov	r7, r0
 800cd96:	4688      	mov	r8, r1
 800cd98:	4614      	mov	r4, r2
 800cd9a:	2600      	movs	r6, #0
 800cd9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cda0:	f1b9 0901 	subs.w	r9, r9, #1
 800cda4:	d505      	bpl.n	800cdb2 <_fwalk_sglue+0x22>
 800cda6:	6824      	ldr	r4, [r4, #0]
 800cda8:	2c00      	cmp	r4, #0
 800cdaa:	d1f7      	bne.n	800cd9c <_fwalk_sglue+0xc>
 800cdac:	4630      	mov	r0, r6
 800cdae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdb2:	89ab      	ldrh	r3, [r5, #12]
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d907      	bls.n	800cdc8 <_fwalk_sglue+0x38>
 800cdb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cdbc:	3301      	adds	r3, #1
 800cdbe:	d003      	beq.n	800cdc8 <_fwalk_sglue+0x38>
 800cdc0:	4629      	mov	r1, r5
 800cdc2:	4638      	mov	r0, r7
 800cdc4:	47c0      	blx	r8
 800cdc6:	4306      	orrs	r6, r0
 800cdc8:	3568      	adds	r5, #104	@ 0x68
 800cdca:	e7e9      	b.n	800cda0 <_fwalk_sglue+0x10>

0800cdcc <iprintf>:
 800cdcc:	b40f      	push	{r0, r1, r2, r3}
 800cdce:	b507      	push	{r0, r1, r2, lr}
 800cdd0:	4906      	ldr	r1, [pc, #24]	@ (800cdec <iprintf+0x20>)
 800cdd2:	ab04      	add	r3, sp, #16
 800cdd4:	6808      	ldr	r0, [r1, #0]
 800cdd6:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdda:	6881      	ldr	r1, [r0, #8]
 800cddc:	9301      	str	r3, [sp, #4]
 800cdde:	f001 fd0d 	bl	800e7fc <_vfiprintf_r>
 800cde2:	b003      	add	sp, #12
 800cde4:	f85d eb04 	ldr.w	lr, [sp], #4
 800cde8:	b004      	add	sp, #16
 800cdea:	4770      	bx	lr
 800cdec:	2000019c 	.word	0x2000019c

0800cdf0 <_puts_r>:
 800cdf0:	6a03      	ldr	r3, [r0, #32]
 800cdf2:	b570      	push	{r4, r5, r6, lr}
 800cdf4:	6884      	ldr	r4, [r0, #8]
 800cdf6:	4605      	mov	r5, r0
 800cdf8:	460e      	mov	r6, r1
 800cdfa:	b90b      	cbnz	r3, 800ce00 <_puts_r+0x10>
 800cdfc:	f7ff ffb0 	bl	800cd60 <__sinit>
 800ce00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce02:	07db      	lsls	r3, r3, #31
 800ce04:	d405      	bmi.n	800ce12 <_puts_r+0x22>
 800ce06:	89a3      	ldrh	r3, [r4, #12]
 800ce08:	0598      	lsls	r0, r3, #22
 800ce0a:	d402      	bmi.n	800ce12 <_puts_r+0x22>
 800ce0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce0e:	f000 f9ac 	bl	800d16a <__retarget_lock_acquire_recursive>
 800ce12:	89a3      	ldrh	r3, [r4, #12]
 800ce14:	0719      	lsls	r1, r3, #28
 800ce16:	d502      	bpl.n	800ce1e <_puts_r+0x2e>
 800ce18:	6923      	ldr	r3, [r4, #16]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d135      	bne.n	800ce8a <_puts_r+0x9a>
 800ce1e:	4621      	mov	r1, r4
 800ce20:	4628      	mov	r0, r5
 800ce22:	f000 f8c5 	bl	800cfb0 <__swsetup_r>
 800ce26:	b380      	cbz	r0, 800ce8a <_puts_r+0x9a>
 800ce28:	f04f 35ff 	mov.w	r5, #4294967295
 800ce2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce2e:	07da      	lsls	r2, r3, #31
 800ce30:	d405      	bmi.n	800ce3e <_puts_r+0x4e>
 800ce32:	89a3      	ldrh	r3, [r4, #12]
 800ce34:	059b      	lsls	r3, r3, #22
 800ce36:	d402      	bmi.n	800ce3e <_puts_r+0x4e>
 800ce38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce3a:	f000 f997 	bl	800d16c <__retarget_lock_release_recursive>
 800ce3e:	4628      	mov	r0, r5
 800ce40:	bd70      	pop	{r4, r5, r6, pc}
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	da04      	bge.n	800ce50 <_puts_r+0x60>
 800ce46:	69a2      	ldr	r2, [r4, #24]
 800ce48:	429a      	cmp	r2, r3
 800ce4a:	dc17      	bgt.n	800ce7c <_puts_r+0x8c>
 800ce4c:	290a      	cmp	r1, #10
 800ce4e:	d015      	beq.n	800ce7c <_puts_r+0x8c>
 800ce50:	6823      	ldr	r3, [r4, #0]
 800ce52:	1c5a      	adds	r2, r3, #1
 800ce54:	6022      	str	r2, [r4, #0]
 800ce56:	7019      	strb	r1, [r3, #0]
 800ce58:	68a3      	ldr	r3, [r4, #8]
 800ce5a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ce5e:	3b01      	subs	r3, #1
 800ce60:	60a3      	str	r3, [r4, #8]
 800ce62:	2900      	cmp	r1, #0
 800ce64:	d1ed      	bne.n	800ce42 <_puts_r+0x52>
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	da11      	bge.n	800ce8e <_puts_r+0x9e>
 800ce6a:	4622      	mov	r2, r4
 800ce6c:	210a      	movs	r1, #10
 800ce6e:	4628      	mov	r0, r5
 800ce70:	f000 f85f 	bl	800cf32 <__swbuf_r>
 800ce74:	3001      	adds	r0, #1
 800ce76:	d0d7      	beq.n	800ce28 <_puts_r+0x38>
 800ce78:	250a      	movs	r5, #10
 800ce7a:	e7d7      	b.n	800ce2c <_puts_r+0x3c>
 800ce7c:	4622      	mov	r2, r4
 800ce7e:	4628      	mov	r0, r5
 800ce80:	f000 f857 	bl	800cf32 <__swbuf_r>
 800ce84:	3001      	adds	r0, #1
 800ce86:	d1e7      	bne.n	800ce58 <_puts_r+0x68>
 800ce88:	e7ce      	b.n	800ce28 <_puts_r+0x38>
 800ce8a:	3e01      	subs	r6, #1
 800ce8c:	e7e4      	b.n	800ce58 <_puts_r+0x68>
 800ce8e:	6823      	ldr	r3, [r4, #0]
 800ce90:	1c5a      	adds	r2, r3, #1
 800ce92:	6022      	str	r2, [r4, #0]
 800ce94:	220a      	movs	r2, #10
 800ce96:	701a      	strb	r2, [r3, #0]
 800ce98:	e7ee      	b.n	800ce78 <_puts_r+0x88>
	...

0800ce9c <puts>:
 800ce9c:	4b02      	ldr	r3, [pc, #8]	@ (800cea8 <puts+0xc>)
 800ce9e:	4601      	mov	r1, r0
 800cea0:	6818      	ldr	r0, [r3, #0]
 800cea2:	f7ff bfa5 	b.w	800cdf0 <_puts_r>
 800cea6:	bf00      	nop
 800cea8:	2000019c 	.word	0x2000019c

0800ceac <__sread>:
 800ceac:	b510      	push	{r4, lr}
 800ceae:	460c      	mov	r4, r1
 800ceb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ceb4:	f000 f910 	bl	800d0d8 <_read_r>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	bfab      	itete	ge
 800cebc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cebe:	89a3      	ldrhlt	r3, [r4, #12]
 800cec0:	181b      	addge	r3, r3, r0
 800cec2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cec6:	bfac      	ite	ge
 800cec8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ceca:	81a3      	strhlt	r3, [r4, #12]
 800cecc:	bd10      	pop	{r4, pc}

0800cece <__swrite>:
 800cece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ced2:	461f      	mov	r7, r3
 800ced4:	898b      	ldrh	r3, [r1, #12]
 800ced6:	05db      	lsls	r3, r3, #23
 800ced8:	4605      	mov	r5, r0
 800ceda:	460c      	mov	r4, r1
 800cedc:	4616      	mov	r6, r2
 800cede:	d505      	bpl.n	800ceec <__swrite+0x1e>
 800cee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cee4:	2302      	movs	r3, #2
 800cee6:	2200      	movs	r2, #0
 800cee8:	f000 f8e4 	bl	800d0b4 <_lseek_r>
 800ceec:	89a3      	ldrh	r3, [r4, #12]
 800ceee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cef2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cef6:	81a3      	strh	r3, [r4, #12]
 800cef8:	4632      	mov	r2, r6
 800cefa:	463b      	mov	r3, r7
 800cefc:	4628      	mov	r0, r5
 800cefe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf02:	f000 b8fb 	b.w	800d0fc <_write_r>

0800cf06 <__sseek>:
 800cf06:	b510      	push	{r4, lr}
 800cf08:	460c      	mov	r4, r1
 800cf0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf0e:	f000 f8d1 	bl	800d0b4 <_lseek_r>
 800cf12:	1c43      	adds	r3, r0, #1
 800cf14:	89a3      	ldrh	r3, [r4, #12]
 800cf16:	bf15      	itete	ne
 800cf18:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cf1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cf1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cf22:	81a3      	strheq	r3, [r4, #12]
 800cf24:	bf18      	it	ne
 800cf26:	81a3      	strhne	r3, [r4, #12]
 800cf28:	bd10      	pop	{r4, pc}

0800cf2a <__sclose>:
 800cf2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf2e:	f000 b8b1 	b.w	800d094 <_close_r>

0800cf32 <__swbuf_r>:
 800cf32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf34:	460e      	mov	r6, r1
 800cf36:	4614      	mov	r4, r2
 800cf38:	4605      	mov	r5, r0
 800cf3a:	b118      	cbz	r0, 800cf44 <__swbuf_r+0x12>
 800cf3c:	6a03      	ldr	r3, [r0, #32]
 800cf3e:	b90b      	cbnz	r3, 800cf44 <__swbuf_r+0x12>
 800cf40:	f7ff ff0e 	bl	800cd60 <__sinit>
 800cf44:	69a3      	ldr	r3, [r4, #24]
 800cf46:	60a3      	str	r3, [r4, #8]
 800cf48:	89a3      	ldrh	r3, [r4, #12]
 800cf4a:	071a      	lsls	r2, r3, #28
 800cf4c:	d501      	bpl.n	800cf52 <__swbuf_r+0x20>
 800cf4e:	6923      	ldr	r3, [r4, #16]
 800cf50:	b943      	cbnz	r3, 800cf64 <__swbuf_r+0x32>
 800cf52:	4621      	mov	r1, r4
 800cf54:	4628      	mov	r0, r5
 800cf56:	f000 f82b 	bl	800cfb0 <__swsetup_r>
 800cf5a:	b118      	cbz	r0, 800cf64 <__swbuf_r+0x32>
 800cf5c:	f04f 37ff 	mov.w	r7, #4294967295
 800cf60:	4638      	mov	r0, r7
 800cf62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf64:	6823      	ldr	r3, [r4, #0]
 800cf66:	6922      	ldr	r2, [r4, #16]
 800cf68:	1a98      	subs	r0, r3, r2
 800cf6a:	6963      	ldr	r3, [r4, #20]
 800cf6c:	b2f6      	uxtb	r6, r6
 800cf6e:	4283      	cmp	r3, r0
 800cf70:	4637      	mov	r7, r6
 800cf72:	dc05      	bgt.n	800cf80 <__swbuf_r+0x4e>
 800cf74:	4621      	mov	r1, r4
 800cf76:	4628      	mov	r0, r5
 800cf78:	f001 fddc 	bl	800eb34 <_fflush_r>
 800cf7c:	2800      	cmp	r0, #0
 800cf7e:	d1ed      	bne.n	800cf5c <__swbuf_r+0x2a>
 800cf80:	68a3      	ldr	r3, [r4, #8]
 800cf82:	3b01      	subs	r3, #1
 800cf84:	60a3      	str	r3, [r4, #8]
 800cf86:	6823      	ldr	r3, [r4, #0]
 800cf88:	1c5a      	adds	r2, r3, #1
 800cf8a:	6022      	str	r2, [r4, #0]
 800cf8c:	701e      	strb	r6, [r3, #0]
 800cf8e:	6962      	ldr	r2, [r4, #20]
 800cf90:	1c43      	adds	r3, r0, #1
 800cf92:	429a      	cmp	r2, r3
 800cf94:	d004      	beq.n	800cfa0 <__swbuf_r+0x6e>
 800cf96:	89a3      	ldrh	r3, [r4, #12]
 800cf98:	07db      	lsls	r3, r3, #31
 800cf9a:	d5e1      	bpl.n	800cf60 <__swbuf_r+0x2e>
 800cf9c:	2e0a      	cmp	r6, #10
 800cf9e:	d1df      	bne.n	800cf60 <__swbuf_r+0x2e>
 800cfa0:	4621      	mov	r1, r4
 800cfa2:	4628      	mov	r0, r5
 800cfa4:	f001 fdc6 	bl	800eb34 <_fflush_r>
 800cfa8:	2800      	cmp	r0, #0
 800cfaa:	d0d9      	beq.n	800cf60 <__swbuf_r+0x2e>
 800cfac:	e7d6      	b.n	800cf5c <__swbuf_r+0x2a>
	...

0800cfb0 <__swsetup_r>:
 800cfb0:	b538      	push	{r3, r4, r5, lr}
 800cfb2:	4b29      	ldr	r3, [pc, #164]	@ (800d058 <__swsetup_r+0xa8>)
 800cfb4:	4605      	mov	r5, r0
 800cfb6:	6818      	ldr	r0, [r3, #0]
 800cfb8:	460c      	mov	r4, r1
 800cfba:	b118      	cbz	r0, 800cfc4 <__swsetup_r+0x14>
 800cfbc:	6a03      	ldr	r3, [r0, #32]
 800cfbe:	b90b      	cbnz	r3, 800cfc4 <__swsetup_r+0x14>
 800cfc0:	f7ff fece 	bl	800cd60 <__sinit>
 800cfc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfc8:	0719      	lsls	r1, r3, #28
 800cfca:	d422      	bmi.n	800d012 <__swsetup_r+0x62>
 800cfcc:	06da      	lsls	r2, r3, #27
 800cfce:	d407      	bmi.n	800cfe0 <__swsetup_r+0x30>
 800cfd0:	2209      	movs	r2, #9
 800cfd2:	602a      	str	r2, [r5, #0]
 800cfd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfd8:	81a3      	strh	r3, [r4, #12]
 800cfda:	f04f 30ff 	mov.w	r0, #4294967295
 800cfde:	e033      	b.n	800d048 <__swsetup_r+0x98>
 800cfe0:	0758      	lsls	r0, r3, #29
 800cfe2:	d512      	bpl.n	800d00a <__swsetup_r+0x5a>
 800cfe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cfe6:	b141      	cbz	r1, 800cffa <__swsetup_r+0x4a>
 800cfe8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cfec:	4299      	cmp	r1, r3
 800cfee:	d002      	beq.n	800cff6 <__swsetup_r+0x46>
 800cff0:	4628      	mov	r0, r5
 800cff2:	f000 ff41 	bl	800de78 <_free_r>
 800cff6:	2300      	movs	r3, #0
 800cff8:	6363      	str	r3, [r4, #52]	@ 0x34
 800cffa:	89a3      	ldrh	r3, [r4, #12]
 800cffc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d000:	81a3      	strh	r3, [r4, #12]
 800d002:	2300      	movs	r3, #0
 800d004:	6063      	str	r3, [r4, #4]
 800d006:	6923      	ldr	r3, [r4, #16]
 800d008:	6023      	str	r3, [r4, #0]
 800d00a:	89a3      	ldrh	r3, [r4, #12]
 800d00c:	f043 0308 	orr.w	r3, r3, #8
 800d010:	81a3      	strh	r3, [r4, #12]
 800d012:	6923      	ldr	r3, [r4, #16]
 800d014:	b94b      	cbnz	r3, 800d02a <__swsetup_r+0x7a>
 800d016:	89a3      	ldrh	r3, [r4, #12]
 800d018:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d01c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d020:	d003      	beq.n	800d02a <__swsetup_r+0x7a>
 800d022:	4621      	mov	r1, r4
 800d024:	4628      	mov	r0, r5
 800d026:	f001 fde5 	bl	800ebf4 <__smakebuf_r>
 800d02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d02e:	f013 0201 	ands.w	r2, r3, #1
 800d032:	d00a      	beq.n	800d04a <__swsetup_r+0x9a>
 800d034:	2200      	movs	r2, #0
 800d036:	60a2      	str	r2, [r4, #8]
 800d038:	6962      	ldr	r2, [r4, #20]
 800d03a:	4252      	negs	r2, r2
 800d03c:	61a2      	str	r2, [r4, #24]
 800d03e:	6922      	ldr	r2, [r4, #16]
 800d040:	b942      	cbnz	r2, 800d054 <__swsetup_r+0xa4>
 800d042:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d046:	d1c5      	bne.n	800cfd4 <__swsetup_r+0x24>
 800d048:	bd38      	pop	{r3, r4, r5, pc}
 800d04a:	0799      	lsls	r1, r3, #30
 800d04c:	bf58      	it	pl
 800d04e:	6962      	ldrpl	r2, [r4, #20]
 800d050:	60a2      	str	r2, [r4, #8]
 800d052:	e7f4      	b.n	800d03e <__swsetup_r+0x8e>
 800d054:	2000      	movs	r0, #0
 800d056:	e7f7      	b.n	800d048 <__swsetup_r+0x98>
 800d058:	2000019c 	.word	0x2000019c

0800d05c <memcmp>:
 800d05c:	b510      	push	{r4, lr}
 800d05e:	3901      	subs	r1, #1
 800d060:	4402      	add	r2, r0
 800d062:	4290      	cmp	r0, r2
 800d064:	d101      	bne.n	800d06a <memcmp+0xe>
 800d066:	2000      	movs	r0, #0
 800d068:	e005      	b.n	800d076 <memcmp+0x1a>
 800d06a:	7803      	ldrb	r3, [r0, #0]
 800d06c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d070:	42a3      	cmp	r3, r4
 800d072:	d001      	beq.n	800d078 <memcmp+0x1c>
 800d074:	1b18      	subs	r0, r3, r4
 800d076:	bd10      	pop	{r4, pc}
 800d078:	3001      	adds	r0, #1
 800d07a:	e7f2      	b.n	800d062 <memcmp+0x6>

0800d07c <memset>:
 800d07c:	4402      	add	r2, r0
 800d07e:	4603      	mov	r3, r0
 800d080:	4293      	cmp	r3, r2
 800d082:	d100      	bne.n	800d086 <memset+0xa>
 800d084:	4770      	bx	lr
 800d086:	f803 1b01 	strb.w	r1, [r3], #1
 800d08a:	e7f9      	b.n	800d080 <memset+0x4>

0800d08c <_localeconv_r>:
 800d08c:	4800      	ldr	r0, [pc, #0]	@ (800d090 <_localeconv_r+0x4>)
 800d08e:	4770      	bx	lr
 800d090:	20000120 	.word	0x20000120

0800d094 <_close_r>:
 800d094:	b538      	push	{r3, r4, r5, lr}
 800d096:	4d06      	ldr	r5, [pc, #24]	@ (800d0b0 <_close_r+0x1c>)
 800d098:	2300      	movs	r3, #0
 800d09a:	4604      	mov	r4, r0
 800d09c:	4608      	mov	r0, r1
 800d09e:	602b      	str	r3, [r5, #0]
 800d0a0:	f7f4 ff9c 	bl	8001fdc <_close>
 800d0a4:	1c43      	adds	r3, r0, #1
 800d0a6:	d102      	bne.n	800d0ae <_close_r+0x1a>
 800d0a8:	682b      	ldr	r3, [r5, #0]
 800d0aa:	b103      	cbz	r3, 800d0ae <_close_r+0x1a>
 800d0ac:	6023      	str	r3, [r4, #0]
 800d0ae:	bd38      	pop	{r3, r4, r5, pc}
 800d0b0:	2000d6a8 	.word	0x2000d6a8

0800d0b4 <_lseek_r>:
 800d0b4:	b538      	push	{r3, r4, r5, lr}
 800d0b6:	4d07      	ldr	r5, [pc, #28]	@ (800d0d4 <_lseek_r+0x20>)
 800d0b8:	4604      	mov	r4, r0
 800d0ba:	4608      	mov	r0, r1
 800d0bc:	4611      	mov	r1, r2
 800d0be:	2200      	movs	r2, #0
 800d0c0:	602a      	str	r2, [r5, #0]
 800d0c2:	461a      	mov	r2, r3
 800d0c4:	f7f4 ffb1 	bl	800202a <_lseek>
 800d0c8:	1c43      	adds	r3, r0, #1
 800d0ca:	d102      	bne.n	800d0d2 <_lseek_r+0x1e>
 800d0cc:	682b      	ldr	r3, [r5, #0]
 800d0ce:	b103      	cbz	r3, 800d0d2 <_lseek_r+0x1e>
 800d0d0:	6023      	str	r3, [r4, #0]
 800d0d2:	bd38      	pop	{r3, r4, r5, pc}
 800d0d4:	2000d6a8 	.word	0x2000d6a8

0800d0d8 <_read_r>:
 800d0d8:	b538      	push	{r3, r4, r5, lr}
 800d0da:	4d07      	ldr	r5, [pc, #28]	@ (800d0f8 <_read_r+0x20>)
 800d0dc:	4604      	mov	r4, r0
 800d0de:	4608      	mov	r0, r1
 800d0e0:	4611      	mov	r1, r2
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	602a      	str	r2, [r5, #0]
 800d0e6:	461a      	mov	r2, r3
 800d0e8:	f7f4 ff3f 	bl	8001f6a <_read>
 800d0ec:	1c43      	adds	r3, r0, #1
 800d0ee:	d102      	bne.n	800d0f6 <_read_r+0x1e>
 800d0f0:	682b      	ldr	r3, [r5, #0]
 800d0f2:	b103      	cbz	r3, 800d0f6 <_read_r+0x1e>
 800d0f4:	6023      	str	r3, [r4, #0]
 800d0f6:	bd38      	pop	{r3, r4, r5, pc}
 800d0f8:	2000d6a8 	.word	0x2000d6a8

0800d0fc <_write_r>:
 800d0fc:	b538      	push	{r3, r4, r5, lr}
 800d0fe:	4d07      	ldr	r5, [pc, #28]	@ (800d11c <_write_r+0x20>)
 800d100:	4604      	mov	r4, r0
 800d102:	4608      	mov	r0, r1
 800d104:	4611      	mov	r1, r2
 800d106:	2200      	movs	r2, #0
 800d108:	602a      	str	r2, [r5, #0]
 800d10a:	461a      	mov	r2, r3
 800d10c:	f7f4 ff4a 	bl	8001fa4 <_write>
 800d110:	1c43      	adds	r3, r0, #1
 800d112:	d102      	bne.n	800d11a <_write_r+0x1e>
 800d114:	682b      	ldr	r3, [r5, #0]
 800d116:	b103      	cbz	r3, 800d11a <_write_r+0x1e>
 800d118:	6023      	str	r3, [r4, #0]
 800d11a:	bd38      	pop	{r3, r4, r5, pc}
 800d11c:	2000d6a8 	.word	0x2000d6a8

0800d120 <__libc_init_array>:
 800d120:	b570      	push	{r4, r5, r6, lr}
 800d122:	4d0d      	ldr	r5, [pc, #52]	@ (800d158 <__libc_init_array+0x38>)
 800d124:	4c0d      	ldr	r4, [pc, #52]	@ (800d15c <__libc_init_array+0x3c>)
 800d126:	1b64      	subs	r4, r4, r5
 800d128:	10a4      	asrs	r4, r4, #2
 800d12a:	2600      	movs	r6, #0
 800d12c:	42a6      	cmp	r6, r4
 800d12e:	d109      	bne.n	800d144 <__libc_init_array+0x24>
 800d130:	4d0b      	ldr	r5, [pc, #44]	@ (800d160 <__libc_init_array+0x40>)
 800d132:	4c0c      	ldr	r4, [pc, #48]	@ (800d164 <__libc_init_array+0x44>)
 800d134:	f001 fe2c 	bl	800ed90 <_init>
 800d138:	1b64      	subs	r4, r4, r5
 800d13a:	10a4      	asrs	r4, r4, #2
 800d13c:	2600      	movs	r6, #0
 800d13e:	42a6      	cmp	r6, r4
 800d140:	d105      	bne.n	800d14e <__libc_init_array+0x2e>
 800d142:	bd70      	pop	{r4, r5, r6, pc}
 800d144:	f855 3b04 	ldr.w	r3, [r5], #4
 800d148:	4798      	blx	r3
 800d14a:	3601      	adds	r6, #1
 800d14c:	e7ee      	b.n	800d12c <__libc_init_array+0xc>
 800d14e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d152:	4798      	blx	r3
 800d154:	3601      	adds	r6, #1
 800d156:	e7f2      	b.n	800d13e <__libc_init_array+0x1e>
 800d158:	08010c08 	.word	0x08010c08
 800d15c:	08010c08 	.word	0x08010c08
 800d160:	08010c08 	.word	0x08010c08
 800d164:	08010c0c 	.word	0x08010c0c

0800d168 <__retarget_lock_init_recursive>:
 800d168:	4770      	bx	lr

0800d16a <__retarget_lock_acquire_recursive>:
 800d16a:	4770      	bx	lr

0800d16c <__retarget_lock_release_recursive>:
 800d16c:	4770      	bx	lr

0800d16e <memcpy>:
 800d16e:	440a      	add	r2, r1
 800d170:	4291      	cmp	r1, r2
 800d172:	f100 33ff 	add.w	r3, r0, #4294967295
 800d176:	d100      	bne.n	800d17a <memcpy+0xc>
 800d178:	4770      	bx	lr
 800d17a:	b510      	push	{r4, lr}
 800d17c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d180:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d184:	4291      	cmp	r1, r2
 800d186:	d1f9      	bne.n	800d17c <memcpy+0xe>
 800d188:	bd10      	pop	{r4, pc}
	...

0800d18c <__assert_func>:
 800d18c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d18e:	4614      	mov	r4, r2
 800d190:	461a      	mov	r2, r3
 800d192:	4b09      	ldr	r3, [pc, #36]	@ (800d1b8 <__assert_func+0x2c>)
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	4605      	mov	r5, r0
 800d198:	68d8      	ldr	r0, [r3, #12]
 800d19a:	b14c      	cbz	r4, 800d1b0 <__assert_func+0x24>
 800d19c:	4b07      	ldr	r3, [pc, #28]	@ (800d1bc <__assert_func+0x30>)
 800d19e:	9100      	str	r1, [sp, #0]
 800d1a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d1a4:	4906      	ldr	r1, [pc, #24]	@ (800d1c0 <__assert_func+0x34>)
 800d1a6:	462b      	mov	r3, r5
 800d1a8:	f001 fcec 	bl	800eb84 <fiprintf>
 800d1ac:	f001 fd90 	bl	800ecd0 <abort>
 800d1b0:	4b04      	ldr	r3, [pc, #16]	@ (800d1c4 <__assert_func+0x38>)
 800d1b2:	461c      	mov	r4, r3
 800d1b4:	e7f3      	b.n	800d19e <__assert_func+0x12>
 800d1b6:	bf00      	nop
 800d1b8:	2000019c 	.word	0x2000019c
 800d1bc:	080108e7 	.word	0x080108e7
 800d1c0:	080108f4 	.word	0x080108f4
 800d1c4:	08010922 	.word	0x08010922

0800d1c8 <quorem>:
 800d1c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1cc:	6903      	ldr	r3, [r0, #16]
 800d1ce:	690c      	ldr	r4, [r1, #16]
 800d1d0:	42a3      	cmp	r3, r4
 800d1d2:	4607      	mov	r7, r0
 800d1d4:	db7e      	blt.n	800d2d4 <quorem+0x10c>
 800d1d6:	3c01      	subs	r4, #1
 800d1d8:	f101 0814 	add.w	r8, r1, #20
 800d1dc:	00a3      	lsls	r3, r4, #2
 800d1de:	f100 0514 	add.w	r5, r0, #20
 800d1e2:	9300      	str	r3, [sp, #0]
 800d1e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d1e8:	9301      	str	r3, [sp, #4]
 800d1ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d1ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	429a      	cmp	r2, r3
 800d1f6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d1fa:	fbb2 f6f3 	udiv	r6, r2, r3
 800d1fe:	d32e      	bcc.n	800d25e <quorem+0x96>
 800d200:	f04f 0a00 	mov.w	sl, #0
 800d204:	46c4      	mov	ip, r8
 800d206:	46ae      	mov	lr, r5
 800d208:	46d3      	mov	fp, sl
 800d20a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d20e:	b298      	uxth	r0, r3
 800d210:	fb06 a000 	mla	r0, r6, r0, sl
 800d214:	0c02      	lsrs	r2, r0, #16
 800d216:	0c1b      	lsrs	r3, r3, #16
 800d218:	fb06 2303 	mla	r3, r6, r3, r2
 800d21c:	f8de 2000 	ldr.w	r2, [lr]
 800d220:	b280      	uxth	r0, r0
 800d222:	b292      	uxth	r2, r2
 800d224:	1a12      	subs	r2, r2, r0
 800d226:	445a      	add	r2, fp
 800d228:	f8de 0000 	ldr.w	r0, [lr]
 800d22c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d230:	b29b      	uxth	r3, r3
 800d232:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d236:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d23a:	b292      	uxth	r2, r2
 800d23c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d240:	45e1      	cmp	r9, ip
 800d242:	f84e 2b04 	str.w	r2, [lr], #4
 800d246:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d24a:	d2de      	bcs.n	800d20a <quorem+0x42>
 800d24c:	9b00      	ldr	r3, [sp, #0]
 800d24e:	58eb      	ldr	r3, [r5, r3]
 800d250:	b92b      	cbnz	r3, 800d25e <quorem+0x96>
 800d252:	9b01      	ldr	r3, [sp, #4]
 800d254:	3b04      	subs	r3, #4
 800d256:	429d      	cmp	r5, r3
 800d258:	461a      	mov	r2, r3
 800d25a:	d32f      	bcc.n	800d2bc <quorem+0xf4>
 800d25c:	613c      	str	r4, [r7, #16]
 800d25e:	4638      	mov	r0, r7
 800d260:	f001 f98e 	bl	800e580 <__mcmp>
 800d264:	2800      	cmp	r0, #0
 800d266:	db25      	blt.n	800d2b4 <quorem+0xec>
 800d268:	4629      	mov	r1, r5
 800d26a:	2000      	movs	r0, #0
 800d26c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d270:	f8d1 c000 	ldr.w	ip, [r1]
 800d274:	fa1f fe82 	uxth.w	lr, r2
 800d278:	fa1f f38c 	uxth.w	r3, ip
 800d27c:	eba3 030e 	sub.w	r3, r3, lr
 800d280:	4403      	add	r3, r0
 800d282:	0c12      	lsrs	r2, r2, #16
 800d284:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d288:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d28c:	b29b      	uxth	r3, r3
 800d28e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d292:	45c1      	cmp	r9, r8
 800d294:	f841 3b04 	str.w	r3, [r1], #4
 800d298:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d29c:	d2e6      	bcs.n	800d26c <quorem+0xa4>
 800d29e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d2a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d2a6:	b922      	cbnz	r2, 800d2b2 <quorem+0xea>
 800d2a8:	3b04      	subs	r3, #4
 800d2aa:	429d      	cmp	r5, r3
 800d2ac:	461a      	mov	r2, r3
 800d2ae:	d30b      	bcc.n	800d2c8 <quorem+0x100>
 800d2b0:	613c      	str	r4, [r7, #16]
 800d2b2:	3601      	adds	r6, #1
 800d2b4:	4630      	mov	r0, r6
 800d2b6:	b003      	add	sp, #12
 800d2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2bc:	6812      	ldr	r2, [r2, #0]
 800d2be:	3b04      	subs	r3, #4
 800d2c0:	2a00      	cmp	r2, #0
 800d2c2:	d1cb      	bne.n	800d25c <quorem+0x94>
 800d2c4:	3c01      	subs	r4, #1
 800d2c6:	e7c6      	b.n	800d256 <quorem+0x8e>
 800d2c8:	6812      	ldr	r2, [r2, #0]
 800d2ca:	3b04      	subs	r3, #4
 800d2cc:	2a00      	cmp	r2, #0
 800d2ce:	d1ef      	bne.n	800d2b0 <quorem+0xe8>
 800d2d0:	3c01      	subs	r4, #1
 800d2d2:	e7ea      	b.n	800d2aa <quorem+0xe2>
 800d2d4:	2000      	movs	r0, #0
 800d2d6:	e7ee      	b.n	800d2b6 <quorem+0xee>

0800d2d8 <_dtoa_r>:
 800d2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2dc:	69c7      	ldr	r7, [r0, #28]
 800d2de:	b097      	sub	sp, #92	@ 0x5c
 800d2e0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d2e4:	ec55 4b10 	vmov	r4, r5, d0
 800d2e8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d2ea:	9107      	str	r1, [sp, #28]
 800d2ec:	4681      	mov	r9, r0
 800d2ee:	920c      	str	r2, [sp, #48]	@ 0x30
 800d2f0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d2f2:	b97f      	cbnz	r7, 800d314 <_dtoa_r+0x3c>
 800d2f4:	2010      	movs	r0, #16
 800d2f6:	f000 fe09 	bl	800df0c <malloc>
 800d2fa:	4602      	mov	r2, r0
 800d2fc:	f8c9 001c 	str.w	r0, [r9, #28]
 800d300:	b920      	cbnz	r0, 800d30c <_dtoa_r+0x34>
 800d302:	4ba9      	ldr	r3, [pc, #676]	@ (800d5a8 <_dtoa_r+0x2d0>)
 800d304:	21ef      	movs	r1, #239	@ 0xef
 800d306:	48a9      	ldr	r0, [pc, #676]	@ (800d5ac <_dtoa_r+0x2d4>)
 800d308:	f7ff ff40 	bl	800d18c <__assert_func>
 800d30c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d310:	6007      	str	r7, [r0, #0]
 800d312:	60c7      	str	r7, [r0, #12]
 800d314:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d318:	6819      	ldr	r1, [r3, #0]
 800d31a:	b159      	cbz	r1, 800d334 <_dtoa_r+0x5c>
 800d31c:	685a      	ldr	r2, [r3, #4]
 800d31e:	604a      	str	r2, [r1, #4]
 800d320:	2301      	movs	r3, #1
 800d322:	4093      	lsls	r3, r2
 800d324:	608b      	str	r3, [r1, #8]
 800d326:	4648      	mov	r0, r9
 800d328:	f000 fef8 	bl	800e11c <_Bfree>
 800d32c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d330:	2200      	movs	r2, #0
 800d332:	601a      	str	r2, [r3, #0]
 800d334:	1e2b      	subs	r3, r5, #0
 800d336:	bfb9      	ittee	lt
 800d338:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d33c:	9305      	strlt	r3, [sp, #20]
 800d33e:	2300      	movge	r3, #0
 800d340:	6033      	strge	r3, [r6, #0]
 800d342:	9f05      	ldr	r7, [sp, #20]
 800d344:	4b9a      	ldr	r3, [pc, #616]	@ (800d5b0 <_dtoa_r+0x2d8>)
 800d346:	bfbc      	itt	lt
 800d348:	2201      	movlt	r2, #1
 800d34a:	6032      	strlt	r2, [r6, #0]
 800d34c:	43bb      	bics	r3, r7
 800d34e:	d112      	bne.n	800d376 <_dtoa_r+0x9e>
 800d350:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d352:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d356:	6013      	str	r3, [r2, #0]
 800d358:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d35c:	4323      	orrs	r3, r4
 800d35e:	f000 855a 	beq.w	800de16 <_dtoa_r+0xb3e>
 800d362:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d364:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d5c4 <_dtoa_r+0x2ec>
 800d368:	2b00      	cmp	r3, #0
 800d36a:	f000 855c 	beq.w	800de26 <_dtoa_r+0xb4e>
 800d36e:	f10a 0303 	add.w	r3, sl, #3
 800d372:	f000 bd56 	b.w	800de22 <_dtoa_r+0xb4a>
 800d376:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d37a:	2200      	movs	r2, #0
 800d37c:	ec51 0b17 	vmov	r0, r1, d7
 800d380:	2300      	movs	r3, #0
 800d382:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d386:	f7f3 fbaf 	bl	8000ae8 <__aeabi_dcmpeq>
 800d38a:	4680      	mov	r8, r0
 800d38c:	b158      	cbz	r0, 800d3a6 <_dtoa_r+0xce>
 800d38e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d390:	2301      	movs	r3, #1
 800d392:	6013      	str	r3, [r2, #0]
 800d394:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d396:	b113      	cbz	r3, 800d39e <_dtoa_r+0xc6>
 800d398:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d39a:	4b86      	ldr	r3, [pc, #536]	@ (800d5b4 <_dtoa_r+0x2dc>)
 800d39c:	6013      	str	r3, [r2, #0]
 800d39e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d5c8 <_dtoa_r+0x2f0>
 800d3a2:	f000 bd40 	b.w	800de26 <_dtoa_r+0xb4e>
 800d3a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d3aa:	aa14      	add	r2, sp, #80	@ 0x50
 800d3ac:	a915      	add	r1, sp, #84	@ 0x54
 800d3ae:	4648      	mov	r0, r9
 800d3b0:	f001 f996 	bl	800e6e0 <__d2b>
 800d3b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d3b8:	9002      	str	r0, [sp, #8]
 800d3ba:	2e00      	cmp	r6, #0
 800d3bc:	d078      	beq.n	800d4b0 <_dtoa_r+0x1d8>
 800d3be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3c0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d3c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d3cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d3d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d3d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d3d8:	4619      	mov	r1, r3
 800d3da:	2200      	movs	r2, #0
 800d3dc:	4b76      	ldr	r3, [pc, #472]	@ (800d5b8 <_dtoa_r+0x2e0>)
 800d3de:	f7f2 ff63 	bl	80002a8 <__aeabi_dsub>
 800d3e2:	a36b      	add	r3, pc, #428	@ (adr r3, 800d590 <_dtoa_r+0x2b8>)
 800d3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e8:	f7f3 f916 	bl	8000618 <__aeabi_dmul>
 800d3ec:	a36a      	add	r3, pc, #424	@ (adr r3, 800d598 <_dtoa_r+0x2c0>)
 800d3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f2:	f7f2 ff5b 	bl	80002ac <__adddf3>
 800d3f6:	4604      	mov	r4, r0
 800d3f8:	4630      	mov	r0, r6
 800d3fa:	460d      	mov	r5, r1
 800d3fc:	f7f3 f8a2 	bl	8000544 <__aeabi_i2d>
 800d400:	a367      	add	r3, pc, #412	@ (adr r3, 800d5a0 <_dtoa_r+0x2c8>)
 800d402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d406:	f7f3 f907 	bl	8000618 <__aeabi_dmul>
 800d40a:	4602      	mov	r2, r0
 800d40c:	460b      	mov	r3, r1
 800d40e:	4620      	mov	r0, r4
 800d410:	4629      	mov	r1, r5
 800d412:	f7f2 ff4b 	bl	80002ac <__adddf3>
 800d416:	4604      	mov	r4, r0
 800d418:	460d      	mov	r5, r1
 800d41a:	f7f3 fbad 	bl	8000b78 <__aeabi_d2iz>
 800d41e:	2200      	movs	r2, #0
 800d420:	4607      	mov	r7, r0
 800d422:	2300      	movs	r3, #0
 800d424:	4620      	mov	r0, r4
 800d426:	4629      	mov	r1, r5
 800d428:	f7f3 fb68 	bl	8000afc <__aeabi_dcmplt>
 800d42c:	b140      	cbz	r0, 800d440 <_dtoa_r+0x168>
 800d42e:	4638      	mov	r0, r7
 800d430:	f7f3 f888 	bl	8000544 <__aeabi_i2d>
 800d434:	4622      	mov	r2, r4
 800d436:	462b      	mov	r3, r5
 800d438:	f7f3 fb56 	bl	8000ae8 <__aeabi_dcmpeq>
 800d43c:	b900      	cbnz	r0, 800d440 <_dtoa_r+0x168>
 800d43e:	3f01      	subs	r7, #1
 800d440:	2f16      	cmp	r7, #22
 800d442:	d852      	bhi.n	800d4ea <_dtoa_r+0x212>
 800d444:	4b5d      	ldr	r3, [pc, #372]	@ (800d5bc <_dtoa_r+0x2e4>)
 800d446:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d44e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d452:	f7f3 fb53 	bl	8000afc <__aeabi_dcmplt>
 800d456:	2800      	cmp	r0, #0
 800d458:	d049      	beq.n	800d4ee <_dtoa_r+0x216>
 800d45a:	3f01      	subs	r7, #1
 800d45c:	2300      	movs	r3, #0
 800d45e:	9310      	str	r3, [sp, #64]	@ 0x40
 800d460:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d462:	1b9b      	subs	r3, r3, r6
 800d464:	1e5a      	subs	r2, r3, #1
 800d466:	bf45      	ittet	mi
 800d468:	f1c3 0301 	rsbmi	r3, r3, #1
 800d46c:	9300      	strmi	r3, [sp, #0]
 800d46e:	2300      	movpl	r3, #0
 800d470:	2300      	movmi	r3, #0
 800d472:	9206      	str	r2, [sp, #24]
 800d474:	bf54      	ite	pl
 800d476:	9300      	strpl	r3, [sp, #0]
 800d478:	9306      	strmi	r3, [sp, #24]
 800d47a:	2f00      	cmp	r7, #0
 800d47c:	db39      	blt.n	800d4f2 <_dtoa_r+0x21a>
 800d47e:	9b06      	ldr	r3, [sp, #24]
 800d480:	970d      	str	r7, [sp, #52]	@ 0x34
 800d482:	443b      	add	r3, r7
 800d484:	9306      	str	r3, [sp, #24]
 800d486:	2300      	movs	r3, #0
 800d488:	9308      	str	r3, [sp, #32]
 800d48a:	9b07      	ldr	r3, [sp, #28]
 800d48c:	2b09      	cmp	r3, #9
 800d48e:	d863      	bhi.n	800d558 <_dtoa_r+0x280>
 800d490:	2b05      	cmp	r3, #5
 800d492:	bfc4      	itt	gt
 800d494:	3b04      	subgt	r3, #4
 800d496:	9307      	strgt	r3, [sp, #28]
 800d498:	9b07      	ldr	r3, [sp, #28]
 800d49a:	f1a3 0302 	sub.w	r3, r3, #2
 800d49e:	bfcc      	ite	gt
 800d4a0:	2400      	movgt	r4, #0
 800d4a2:	2401      	movle	r4, #1
 800d4a4:	2b03      	cmp	r3, #3
 800d4a6:	d863      	bhi.n	800d570 <_dtoa_r+0x298>
 800d4a8:	e8df f003 	tbb	[pc, r3]
 800d4ac:	2b375452 	.word	0x2b375452
 800d4b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d4b4:	441e      	add	r6, r3
 800d4b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d4ba:	2b20      	cmp	r3, #32
 800d4bc:	bfc1      	itttt	gt
 800d4be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d4c2:	409f      	lslgt	r7, r3
 800d4c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d4c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d4cc:	bfd6      	itet	le
 800d4ce:	f1c3 0320 	rsble	r3, r3, #32
 800d4d2:	ea47 0003 	orrgt.w	r0, r7, r3
 800d4d6:	fa04 f003 	lslle.w	r0, r4, r3
 800d4da:	f7f3 f823 	bl	8000524 <__aeabi_ui2d>
 800d4de:	2201      	movs	r2, #1
 800d4e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d4e4:	3e01      	subs	r6, #1
 800d4e6:	9212      	str	r2, [sp, #72]	@ 0x48
 800d4e8:	e776      	b.n	800d3d8 <_dtoa_r+0x100>
 800d4ea:	2301      	movs	r3, #1
 800d4ec:	e7b7      	b.n	800d45e <_dtoa_r+0x186>
 800d4ee:	9010      	str	r0, [sp, #64]	@ 0x40
 800d4f0:	e7b6      	b.n	800d460 <_dtoa_r+0x188>
 800d4f2:	9b00      	ldr	r3, [sp, #0]
 800d4f4:	1bdb      	subs	r3, r3, r7
 800d4f6:	9300      	str	r3, [sp, #0]
 800d4f8:	427b      	negs	r3, r7
 800d4fa:	9308      	str	r3, [sp, #32]
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	930d      	str	r3, [sp, #52]	@ 0x34
 800d500:	e7c3      	b.n	800d48a <_dtoa_r+0x1b2>
 800d502:	2301      	movs	r3, #1
 800d504:	9309      	str	r3, [sp, #36]	@ 0x24
 800d506:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d508:	eb07 0b03 	add.w	fp, r7, r3
 800d50c:	f10b 0301 	add.w	r3, fp, #1
 800d510:	2b01      	cmp	r3, #1
 800d512:	9303      	str	r3, [sp, #12]
 800d514:	bfb8      	it	lt
 800d516:	2301      	movlt	r3, #1
 800d518:	e006      	b.n	800d528 <_dtoa_r+0x250>
 800d51a:	2301      	movs	r3, #1
 800d51c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d51e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d520:	2b00      	cmp	r3, #0
 800d522:	dd28      	ble.n	800d576 <_dtoa_r+0x29e>
 800d524:	469b      	mov	fp, r3
 800d526:	9303      	str	r3, [sp, #12]
 800d528:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d52c:	2100      	movs	r1, #0
 800d52e:	2204      	movs	r2, #4
 800d530:	f102 0514 	add.w	r5, r2, #20
 800d534:	429d      	cmp	r5, r3
 800d536:	d926      	bls.n	800d586 <_dtoa_r+0x2ae>
 800d538:	6041      	str	r1, [r0, #4]
 800d53a:	4648      	mov	r0, r9
 800d53c:	f000 fdae 	bl	800e09c <_Balloc>
 800d540:	4682      	mov	sl, r0
 800d542:	2800      	cmp	r0, #0
 800d544:	d142      	bne.n	800d5cc <_dtoa_r+0x2f4>
 800d546:	4b1e      	ldr	r3, [pc, #120]	@ (800d5c0 <_dtoa_r+0x2e8>)
 800d548:	4602      	mov	r2, r0
 800d54a:	f240 11af 	movw	r1, #431	@ 0x1af
 800d54e:	e6da      	b.n	800d306 <_dtoa_r+0x2e>
 800d550:	2300      	movs	r3, #0
 800d552:	e7e3      	b.n	800d51c <_dtoa_r+0x244>
 800d554:	2300      	movs	r3, #0
 800d556:	e7d5      	b.n	800d504 <_dtoa_r+0x22c>
 800d558:	2401      	movs	r4, #1
 800d55a:	2300      	movs	r3, #0
 800d55c:	9307      	str	r3, [sp, #28]
 800d55e:	9409      	str	r4, [sp, #36]	@ 0x24
 800d560:	f04f 3bff 	mov.w	fp, #4294967295
 800d564:	2200      	movs	r2, #0
 800d566:	f8cd b00c 	str.w	fp, [sp, #12]
 800d56a:	2312      	movs	r3, #18
 800d56c:	920c      	str	r2, [sp, #48]	@ 0x30
 800d56e:	e7db      	b.n	800d528 <_dtoa_r+0x250>
 800d570:	2301      	movs	r3, #1
 800d572:	9309      	str	r3, [sp, #36]	@ 0x24
 800d574:	e7f4      	b.n	800d560 <_dtoa_r+0x288>
 800d576:	f04f 0b01 	mov.w	fp, #1
 800d57a:	f8cd b00c 	str.w	fp, [sp, #12]
 800d57e:	465b      	mov	r3, fp
 800d580:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d584:	e7d0      	b.n	800d528 <_dtoa_r+0x250>
 800d586:	3101      	adds	r1, #1
 800d588:	0052      	lsls	r2, r2, #1
 800d58a:	e7d1      	b.n	800d530 <_dtoa_r+0x258>
 800d58c:	f3af 8000 	nop.w
 800d590:	636f4361 	.word	0x636f4361
 800d594:	3fd287a7 	.word	0x3fd287a7
 800d598:	8b60c8b3 	.word	0x8b60c8b3
 800d59c:	3fc68a28 	.word	0x3fc68a28
 800d5a0:	509f79fb 	.word	0x509f79fb
 800d5a4:	3fd34413 	.word	0x3fd34413
 800d5a8:	0801083a 	.word	0x0801083a
 800d5ac:	08010930 	.word	0x08010930
 800d5b0:	7ff00000 	.word	0x7ff00000
 800d5b4:	080108ba 	.word	0x080108ba
 800d5b8:	3ff80000 	.word	0x3ff80000
 800d5bc:	08010b38 	.word	0x08010b38
 800d5c0:	08010988 	.word	0x08010988
 800d5c4:	0801092c 	.word	0x0801092c
 800d5c8:	080108b9 	.word	0x080108b9
 800d5cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d5d0:	6018      	str	r0, [r3, #0]
 800d5d2:	9b03      	ldr	r3, [sp, #12]
 800d5d4:	2b0e      	cmp	r3, #14
 800d5d6:	f200 80a1 	bhi.w	800d71c <_dtoa_r+0x444>
 800d5da:	2c00      	cmp	r4, #0
 800d5dc:	f000 809e 	beq.w	800d71c <_dtoa_r+0x444>
 800d5e0:	2f00      	cmp	r7, #0
 800d5e2:	dd33      	ble.n	800d64c <_dtoa_r+0x374>
 800d5e4:	4b9c      	ldr	r3, [pc, #624]	@ (800d858 <_dtoa_r+0x580>)
 800d5e6:	f007 020f 	and.w	r2, r7, #15
 800d5ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5ee:	ed93 7b00 	vldr	d7, [r3]
 800d5f2:	05f8      	lsls	r0, r7, #23
 800d5f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d5f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d5fc:	d516      	bpl.n	800d62c <_dtoa_r+0x354>
 800d5fe:	4b97      	ldr	r3, [pc, #604]	@ (800d85c <_dtoa_r+0x584>)
 800d600:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d604:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d608:	f7f3 f930 	bl	800086c <__aeabi_ddiv>
 800d60c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d610:	f004 040f 	and.w	r4, r4, #15
 800d614:	2603      	movs	r6, #3
 800d616:	4d91      	ldr	r5, [pc, #580]	@ (800d85c <_dtoa_r+0x584>)
 800d618:	b954      	cbnz	r4, 800d630 <_dtoa_r+0x358>
 800d61a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d61e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d622:	f7f3 f923 	bl	800086c <__aeabi_ddiv>
 800d626:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d62a:	e028      	b.n	800d67e <_dtoa_r+0x3a6>
 800d62c:	2602      	movs	r6, #2
 800d62e:	e7f2      	b.n	800d616 <_dtoa_r+0x33e>
 800d630:	07e1      	lsls	r1, r4, #31
 800d632:	d508      	bpl.n	800d646 <_dtoa_r+0x36e>
 800d634:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d638:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d63c:	f7f2 ffec 	bl	8000618 <__aeabi_dmul>
 800d640:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d644:	3601      	adds	r6, #1
 800d646:	1064      	asrs	r4, r4, #1
 800d648:	3508      	adds	r5, #8
 800d64a:	e7e5      	b.n	800d618 <_dtoa_r+0x340>
 800d64c:	f000 80af 	beq.w	800d7ae <_dtoa_r+0x4d6>
 800d650:	427c      	negs	r4, r7
 800d652:	4b81      	ldr	r3, [pc, #516]	@ (800d858 <_dtoa_r+0x580>)
 800d654:	4d81      	ldr	r5, [pc, #516]	@ (800d85c <_dtoa_r+0x584>)
 800d656:	f004 020f 	and.w	r2, r4, #15
 800d65a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d662:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d666:	f7f2 ffd7 	bl	8000618 <__aeabi_dmul>
 800d66a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d66e:	1124      	asrs	r4, r4, #4
 800d670:	2300      	movs	r3, #0
 800d672:	2602      	movs	r6, #2
 800d674:	2c00      	cmp	r4, #0
 800d676:	f040 808f 	bne.w	800d798 <_dtoa_r+0x4c0>
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d1d3      	bne.n	800d626 <_dtoa_r+0x34e>
 800d67e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d680:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d684:	2b00      	cmp	r3, #0
 800d686:	f000 8094 	beq.w	800d7b2 <_dtoa_r+0x4da>
 800d68a:	4b75      	ldr	r3, [pc, #468]	@ (800d860 <_dtoa_r+0x588>)
 800d68c:	2200      	movs	r2, #0
 800d68e:	4620      	mov	r0, r4
 800d690:	4629      	mov	r1, r5
 800d692:	f7f3 fa33 	bl	8000afc <__aeabi_dcmplt>
 800d696:	2800      	cmp	r0, #0
 800d698:	f000 808b 	beq.w	800d7b2 <_dtoa_r+0x4da>
 800d69c:	9b03      	ldr	r3, [sp, #12]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	f000 8087 	beq.w	800d7b2 <_dtoa_r+0x4da>
 800d6a4:	f1bb 0f00 	cmp.w	fp, #0
 800d6a8:	dd34      	ble.n	800d714 <_dtoa_r+0x43c>
 800d6aa:	4620      	mov	r0, r4
 800d6ac:	4b6d      	ldr	r3, [pc, #436]	@ (800d864 <_dtoa_r+0x58c>)
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	4629      	mov	r1, r5
 800d6b2:	f7f2 ffb1 	bl	8000618 <__aeabi_dmul>
 800d6b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d6ba:	f107 38ff 	add.w	r8, r7, #4294967295
 800d6be:	3601      	adds	r6, #1
 800d6c0:	465c      	mov	r4, fp
 800d6c2:	4630      	mov	r0, r6
 800d6c4:	f7f2 ff3e 	bl	8000544 <__aeabi_i2d>
 800d6c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d6cc:	f7f2 ffa4 	bl	8000618 <__aeabi_dmul>
 800d6d0:	4b65      	ldr	r3, [pc, #404]	@ (800d868 <_dtoa_r+0x590>)
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	f7f2 fdea 	bl	80002ac <__adddf3>
 800d6d8:	4605      	mov	r5, r0
 800d6da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d6de:	2c00      	cmp	r4, #0
 800d6e0:	d16a      	bne.n	800d7b8 <_dtoa_r+0x4e0>
 800d6e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6e6:	4b61      	ldr	r3, [pc, #388]	@ (800d86c <_dtoa_r+0x594>)
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	f7f2 fddd 	bl	80002a8 <__aeabi_dsub>
 800d6ee:	4602      	mov	r2, r0
 800d6f0:	460b      	mov	r3, r1
 800d6f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d6f6:	462a      	mov	r2, r5
 800d6f8:	4633      	mov	r3, r6
 800d6fa:	f7f3 fa1d 	bl	8000b38 <__aeabi_dcmpgt>
 800d6fe:	2800      	cmp	r0, #0
 800d700:	f040 8298 	bne.w	800dc34 <_dtoa_r+0x95c>
 800d704:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d708:	462a      	mov	r2, r5
 800d70a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d70e:	f7f3 f9f5 	bl	8000afc <__aeabi_dcmplt>
 800d712:	bb38      	cbnz	r0, 800d764 <_dtoa_r+0x48c>
 800d714:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d718:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d71c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d71e:	2b00      	cmp	r3, #0
 800d720:	f2c0 8157 	blt.w	800d9d2 <_dtoa_r+0x6fa>
 800d724:	2f0e      	cmp	r7, #14
 800d726:	f300 8154 	bgt.w	800d9d2 <_dtoa_r+0x6fa>
 800d72a:	4b4b      	ldr	r3, [pc, #300]	@ (800d858 <_dtoa_r+0x580>)
 800d72c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d730:	ed93 7b00 	vldr	d7, [r3]
 800d734:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d736:	2b00      	cmp	r3, #0
 800d738:	ed8d 7b00 	vstr	d7, [sp]
 800d73c:	f280 80e5 	bge.w	800d90a <_dtoa_r+0x632>
 800d740:	9b03      	ldr	r3, [sp, #12]
 800d742:	2b00      	cmp	r3, #0
 800d744:	f300 80e1 	bgt.w	800d90a <_dtoa_r+0x632>
 800d748:	d10c      	bne.n	800d764 <_dtoa_r+0x48c>
 800d74a:	4b48      	ldr	r3, [pc, #288]	@ (800d86c <_dtoa_r+0x594>)
 800d74c:	2200      	movs	r2, #0
 800d74e:	ec51 0b17 	vmov	r0, r1, d7
 800d752:	f7f2 ff61 	bl	8000618 <__aeabi_dmul>
 800d756:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d75a:	f7f3 f9e3 	bl	8000b24 <__aeabi_dcmpge>
 800d75e:	2800      	cmp	r0, #0
 800d760:	f000 8266 	beq.w	800dc30 <_dtoa_r+0x958>
 800d764:	2400      	movs	r4, #0
 800d766:	4625      	mov	r5, r4
 800d768:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d76a:	4656      	mov	r6, sl
 800d76c:	ea6f 0803 	mvn.w	r8, r3
 800d770:	2700      	movs	r7, #0
 800d772:	4621      	mov	r1, r4
 800d774:	4648      	mov	r0, r9
 800d776:	f000 fcd1 	bl	800e11c <_Bfree>
 800d77a:	2d00      	cmp	r5, #0
 800d77c:	f000 80bd 	beq.w	800d8fa <_dtoa_r+0x622>
 800d780:	b12f      	cbz	r7, 800d78e <_dtoa_r+0x4b6>
 800d782:	42af      	cmp	r7, r5
 800d784:	d003      	beq.n	800d78e <_dtoa_r+0x4b6>
 800d786:	4639      	mov	r1, r7
 800d788:	4648      	mov	r0, r9
 800d78a:	f000 fcc7 	bl	800e11c <_Bfree>
 800d78e:	4629      	mov	r1, r5
 800d790:	4648      	mov	r0, r9
 800d792:	f000 fcc3 	bl	800e11c <_Bfree>
 800d796:	e0b0      	b.n	800d8fa <_dtoa_r+0x622>
 800d798:	07e2      	lsls	r2, r4, #31
 800d79a:	d505      	bpl.n	800d7a8 <_dtoa_r+0x4d0>
 800d79c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d7a0:	f7f2 ff3a 	bl	8000618 <__aeabi_dmul>
 800d7a4:	3601      	adds	r6, #1
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	1064      	asrs	r4, r4, #1
 800d7aa:	3508      	adds	r5, #8
 800d7ac:	e762      	b.n	800d674 <_dtoa_r+0x39c>
 800d7ae:	2602      	movs	r6, #2
 800d7b0:	e765      	b.n	800d67e <_dtoa_r+0x3a6>
 800d7b2:	9c03      	ldr	r4, [sp, #12]
 800d7b4:	46b8      	mov	r8, r7
 800d7b6:	e784      	b.n	800d6c2 <_dtoa_r+0x3ea>
 800d7b8:	4b27      	ldr	r3, [pc, #156]	@ (800d858 <_dtoa_r+0x580>)
 800d7ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d7bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d7c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d7c4:	4454      	add	r4, sl
 800d7c6:	2900      	cmp	r1, #0
 800d7c8:	d054      	beq.n	800d874 <_dtoa_r+0x59c>
 800d7ca:	4929      	ldr	r1, [pc, #164]	@ (800d870 <_dtoa_r+0x598>)
 800d7cc:	2000      	movs	r0, #0
 800d7ce:	f7f3 f84d 	bl	800086c <__aeabi_ddiv>
 800d7d2:	4633      	mov	r3, r6
 800d7d4:	462a      	mov	r2, r5
 800d7d6:	f7f2 fd67 	bl	80002a8 <__aeabi_dsub>
 800d7da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d7de:	4656      	mov	r6, sl
 800d7e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7e4:	f7f3 f9c8 	bl	8000b78 <__aeabi_d2iz>
 800d7e8:	4605      	mov	r5, r0
 800d7ea:	f7f2 feab 	bl	8000544 <__aeabi_i2d>
 800d7ee:	4602      	mov	r2, r0
 800d7f0:	460b      	mov	r3, r1
 800d7f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7f6:	f7f2 fd57 	bl	80002a8 <__aeabi_dsub>
 800d7fa:	3530      	adds	r5, #48	@ 0x30
 800d7fc:	4602      	mov	r2, r0
 800d7fe:	460b      	mov	r3, r1
 800d800:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d804:	f806 5b01 	strb.w	r5, [r6], #1
 800d808:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d80c:	f7f3 f976 	bl	8000afc <__aeabi_dcmplt>
 800d810:	2800      	cmp	r0, #0
 800d812:	d172      	bne.n	800d8fa <_dtoa_r+0x622>
 800d814:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d818:	4911      	ldr	r1, [pc, #68]	@ (800d860 <_dtoa_r+0x588>)
 800d81a:	2000      	movs	r0, #0
 800d81c:	f7f2 fd44 	bl	80002a8 <__aeabi_dsub>
 800d820:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d824:	f7f3 f96a 	bl	8000afc <__aeabi_dcmplt>
 800d828:	2800      	cmp	r0, #0
 800d82a:	f040 80b4 	bne.w	800d996 <_dtoa_r+0x6be>
 800d82e:	42a6      	cmp	r6, r4
 800d830:	f43f af70 	beq.w	800d714 <_dtoa_r+0x43c>
 800d834:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d838:	4b0a      	ldr	r3, [pc, #40]	@ (800d864 <_dtoa_r+0x58c>)
 800d83a:	2200      	movs	r2, #0
 800d83c:	f7f2 feec 	bl	8000618 <__aeabi_dmul>
 800d840:	4b08      	ldr	r3, [pc, #32]	@ (800d864 <_dtoa_r+0x58c>)
 800d842:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d846:	2200      	movs	r2, #0
 800d848:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d84c:	f7f2 fee4 	bl	8000618 <__aeabi_dmul>
 800d850:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d854:	e7c4      	b.n	800d7e0 <_dtoa_r+0x508>
 800d856:	bf00      	nop
 800d858:	08010b38 	.word	0x08010b38
 800d85c:	08010b10 	.word	0x08010b10
 800d860:	3ff00000 	.word	0x3ff00000
 800d864:	40240000 	.word	0x40240000
 800d868:	401c0000 	.word	0x401c0000
 800d86c:	40140000 	.word	0x40140000
 800d870:	3fe00000 	.word	0x3fe00000
 800d874:	4631      	mov	r1, r6
 800d876:	4628      	mov	r0, r5
 800d878:	f7f2 fece 	bl	8000618 <__aeabi_dmul>
 800d87c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d880:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d882:	4656      	mov	r6, sl
 800d884:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d888:	f7f3 f976 	bl	8000b78 <__aeabi_d2iz>
 800d88c:	4605      	mov	r5, r0
 800d88e:	f7f2 fe59 	bl	8000544 <__aeabi_i2d>
 800d892:	4602      	mov	r2, r0
 800d894:	460b      	mov	r3, r1
 800d896:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d89a:	f7f2 fd05 	bl	80002a8 <__aeabi_dsub>
 800d89e:	3530      	adds	r5, #48	@ 0x30
 800d8a0:	f806 5b01 	strb.w	r5, [r6], #1
 800d8a4:	4602      	mov	r2, r0
 800d8a6:	460b      	mov	r3, r1
 800d8a8:	42a6      	cmp	r6, r4
 800d8aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d8ae:	f04f 0200 	mov.w	r2, #0
 800d8b2:	d124      	bne.n	800d8fe <_dtoa_r+0x626>
 800d8b4:	4baf      	ldr	r3, [pc, #700]	@ (800db74 <_dtoa_r+0x89c>)
 800d8b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d8ba:	f7f2 fcf7 	bl	80002ac <__adddf3>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	460b      	mov	r3, r1
 800d8c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8c6:	f7f3 f937 	bl	8000b38 <__aeabi_dcmpgt>
 800d8ca:	2800      	cmp	r0, #0
 800d8cc:	d163      	bne.n	800d996 <_dtoa_r+0x6be>
 800d8ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d8d2:	49a8      	ldr	r1, [pc, #672]	@ (800db74 <_dtoa_r+0x89c>)
 800d8d4:	2000      	movs	r0, #0
 800d8d6:	f7f2 fce7 	bl	80002a8 <__aeabi_dsub>
 800d8da:	4602      	mov	r2, r0
 800d8dc:	460b      	mov	r3, r1
 800d8de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8e2:	f7f3 f90b 	bl	8000afc <__aeabi_dcmplt>
 800d8e6:	2800      	cmp	r0, #0
 800d8e8:	f43f af14 	beq.w	800d714 <_dtoa_r+0x43c>
 800d8ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d8ee:	1e73      	subs	r3, r6, #1
 800d8f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d8f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d8f6:	2b30      	cmp	r3, #48	@ 0x30
 800d8f8:	d0f8      	beq.n	800d8ec <_dtoa_r+0x614>
 800d8fa:	4647      	mov	r7, r8
 800d8fc:	e03b      	b.n	800d976 <_dtoa_r+0x69e>
 800d8fe:	4b9e      	ldr	r3, [pc, #632]	@ (800db78 <_dtoa_r+0x8a0>)
 800d900:	f7f2 fe8a 	bl	8000618 <__aeabi_dmul>
 800d904:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d908:	e7bc      	b.n	800d884 <_dtoa_r+0x5ac>
 800d90a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d90e:	4656      	mov	r6, sl
 800d910:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d914:	4620      	mov	r0, r4
 800d916:	4629      	mov	r1, r5
 800d918:	f7f2 ffa8 	bl	800086c <__aeabi_ddiv>
 800d91c:	f7f3 f92c 	bl	8000b78 <__aeabi_d2iz>
 800d920:	4680      	mov	r8, r0
 800d922:	f7f2 fe0f 	bl	8000544 <__aeabi_i2d>
 800d926:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d92a:	f7f2 fe75 	bl	8000618 <__aeabi_dmul>
 800d92e:	4602      	mov	r2, r0
 800d930:	460b      	mov	r3, r1
 800d932:	4620      	mov	r0, r4
 800d934:	4629      	mov	r1, r5
 800d936:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d93a:	f7f2 fcb5 	bl	80002a8 <__aeabi_dsub>
 800d93e:	f806 4b01 	strb.w	r4, [r6], #1
 800d942:	9d03      	ldr	r5, [sp, #12]
 800d944:	eba6 040a 	sub.w	r4, r6, sl
 800d948:	42a5      	cmp	r5, r4
 800d94a:	4602      	mov	r2, r0
 800d94c:	460b      	mov	r3, r1
 800d94e:	d133      	bne.n	800d9b8 <_dtoa_r+0x6e0>
 800d950:	f7f2 fcac 	bl	80002ac <__adddf3>
 800d954:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d958:	4604      	mov	r4, r0
 800d95a:	460d      	mov	r5, r1
 800d95c:	f7f3 f8ec 	bl	8000b38 <__aeabi_dcmpgt>
 800d960:	b9c0      	cbnz	r0, 800d994 <_dtoa_r+0x6bc>
 800d962:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d966:	4620      	mov	r0, r4
 800d968:	4629      	mov	r1, r5
 800d96a:	f7f3 f8bd 	bl	8000ae8 <__aeabi_dcmpeq>
 800d96e:	b110      	cbz	r0, 800d976 <_dtoa_r+0x69e>
 800d970:	f018 0f01 	tst.w	r8, #1
 800d974:	d10e      	bne.n	800d994 <_dtoa_r+0x6bc>
 800d976:	9902      	ldr	r1, [sp, #8]
 800d978:	4648      	mov	r0, r9
 800d97a:	f000 fbcf 	bl	800e11c <_Bfree>
 800d97e:	2300      	movs	r3, #0
 800d980:	7033      	strb	r3, [r6, #0]
 800d982:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d984:	3701      	adds	r7, #1
 800d986:	601f      	str	r7, [r3, #0]
 800d988:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	f000 824b 	beq.w	800de26 <_dtoa_r+0xb4e>
 800d990:	601e      	str	r6, [r3, #0]
 800d992:	e248      	b.n	800de26 <_dtoa_r+0xb4e>
 800d994:	46b8      	mov	r8, r7
 800d996:	4633      	mov	r3, r6
 800d998:	461e      	mov	r6, r3
 800d99a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d99e:	2a39      	cmp	r2, #57	@ 0x39
 800d9a0:	d106      	bne.n	800d9b0 <_dtoa_r+0x6d8>
 800d9a2:	459a      	cmp	sl, r3
 800d9a4:	d1f8      	bne.n	800d998 <_dtoa_r+0x6c0>
 800d9a6:	2230      	movs	r2, #48	@ 0x30
 800d9a8:	f108 0801 	add.w	r8, r8, #1
 800d9ac:	f88a 2000 	strb.w	r2, [sl]
 800d9b0:	781a      	ldrb	r2, [r3, #0]
 800d9b2:	3201      	adds	r2, #1
 800d9b4:	701a      	strb	r2, [r3, #0]
 800d9b6:	e7a0      	b.n	800d8fa <_dtoa_r+0x622>
 800d9b8:	4b6f      	ldr	r3, [pc, #444]	@ (800db78 <_dtoa_r+0x8a0>)
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	f7f2 fe2c 	bl	8000618 <__aeabi_dmul>
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	4604      	mov	r4, r0
 800d9c6:	460d      	mov	r5, r1
 800d9c8:	f7f3 f88e 	bl	8000ae8 <__aeabi_dcmpeq>
 800d9cc:	2800      	cmp	r0, #0
 800d9ce:	d09f      	beq.n	800d910 <_dtoa_r+0x638>
 800d9d0:	e7d1      	b.n	800d976 <_dtoa_r+0x69e>
 800d9d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9d4:	2a00      	cmp	r2, #0
 800d9d6:	f000 80ea 	beq.w	800dbae <_dtoa_r+0x8d6>
 800d9da:	9a07      	ldr	r2, [sp, #28]
 800d9dc:	2a01      	cmp	r2, #1
 800d9de:	f300 80cd 	bgt.w	800db7c <_dtoa_r+0x8a4>
 800d9e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d9e4:	2a00      	cmp	r2, #0
 800d9e6:	f000 80c1 	beq.w	800db6c <_dtoa_r+0x894>
 800d9ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d9ee:	9c08      	ldr	r4, [sp, #32]
 800d9f0:	9e00      	ldr	r6, [sp, #0]
 800d9f2:	9a00      	ldr	r2, [sp, #0]
 800d9f4:	441a      	add	r2, r3
 800d9f6:	9200      	str	r2, [sp, #0]
 800d9f8:	9a06      	ldr	r2, [sp, #24]
 800d9fa:	2101      	movs	r1, #1
 800d9fc:	441a      	add	r2, r3
 800d9fe:	4648      	mov	r0, r9
 800da00:	9206      	str	r2, [sp, #24]
 800da02:	f000 fc3f 	bl	800e284 <__i2b>
 800da06:	4605      	mov	r5, r0
 800da08:	b166      	cbz	r6, 800da24 <_dtoa_r+0x74c>
 800da0a:	9b06      	ldr	r3, [sp, #24]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	dd09      	ble.n	800da24 <_dtoa_r+0x74c>
 800da10:	42b3      	cmp	r3, r6
 800da12:	9a00      	ldr	r2, [sp, #0]
 800da14:	bfa8      	it	ge
 800da16:	4633      	movge	r3, r6
 800da18:	1ad2      	subs	r2, r2, r3
 800da1a:	9200      	str	r2, [sp, #0]
 800da1c:	9a06      	ldr	r2, [sp, #24]
 800da1e:	1af6      	subs	r6, r6, r3
 800da20:	1ad3      	subs	r3, r2, r3
 800da22:	9306      	str	r3, [sp, #24]
 800da24:	9b08      	ldr	r3, [sp, #32]
 800da26:	b30b      	cbz	r3, 800da6c <_dtoa_r+0x794>
 800da28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	f000 80c6 	beq.w	800dbbc <_dtoa_r+0x8e4>
 800da30:	2c00      	cmp	r4, #0
 800da32:	f000 80c0 	beq.w	800dbb6 <_dtoa_r+0x8de>
 800da36:	4629      	mov	r1, r5
 800da38:	4622      	mov	r2, r4
 800da3a:	4648      	mov	r0, r9
 800da3c:	f000 fcda 	bl	800e3f4 <__pow5mult>
 800da40:	9a02      	ldr	r2, [sp, #8]
 800da42:	4601      	mov	r1, r0
 800da44:	4605      	mov	r5, r0
 800da46:	4648      	mov	r0, r9
 800da48:	f000 fc32 	bl	800e2b0 <__multiply>
 800da4c:	9902      	ldr	r1, [sp, #8]
 800da4e:	4680      	mov	r8, r0
 800da50:	4648      	mov	r0, r9
 800da52:	f000 fb63 	bl	800e11c <_Bfree>
 800da56:	9b08      	ldr	r3, [sp, #32]
 800da58:	1b1b      	subs	r3, r3, r4
 800da5a:	9308      	str	r3, [sp, #32]
 800da5c:	f000 80b1 	beq.w	800dbc2 <_dtoa_r+0x8ea>
 800da60:	9a08      	ldr	r2, [sp, #32]
 800da62:	4641      	mov	r1, r8
 800da64:	4648      	mov	r0, r9
 800da66:	f000 fcc5 	bl	800e3f4 <__pow5mult>
 800da6a:	9002      	str	r0, [sp, #8]
 800da6c:	2101      	movs	r1, #1
 800da6e:	4648      	mov	r0, r9
 800da70:	f000 fc08 	bl	800e284 <__i2b>
 800da74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da76:	4604      	mov	r4, r0
 800da78:	2b00      	cmp	r3, #0
 800da7a:	f000 81d8 	beq.w	800de2e <_dtoa_r+0xb56>
 800da7e:	461a      	mov	r2, r3
 800da80:	4601      	mov	r1, r0
 800da82:	4648      	mov	r0, r9
 800da84:	f000 fcb6 	bl	800e3f4 <__pow5mult>
 800da88:	9b07      	ldr	r3, [sp, #28]
 800da8a:	2b01      	cmp	r3, #1
 800da8c:	4604      	mov	r4, r0
 800da8e:	f300 809f 	bgt.w	800dbd0 <_dtoa_r+0x8f8>
 800da92:	9b04      	ldr	r3, [sp, #16]
 800da94:	2b00      	cmp	r3, #0
 800da96:	f040 8097 	bne.w	800dbc8 <_dtoa_r+0x8f0>
 800da9a:	9b05      	ldr	r3, [sp, #20]
 800da9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	f040 8093 	bne.w	800dbcc <_dtoa_r+0x8f4>
 800daa6:	9b05      	ldr	r3, [sp, #20]
 800daa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800daac:	0d1b      	lsrs	r3, r3, #20
 800daae:	051b      	lsls	r3, r3, #20
 800dab0:	b133      	cbz	r3, 800dac0 <_dtoa_r+0x7e8>
 800dab2:	9b00      	ldr	r3, [sp, #0]
 800dab4:	3301      	adds	r3, #1
 800dab6:	9300      	str	r3, [sp, #0]
 800dab8:	9b06      	ldr	r3, [sp, #24]
 800daba:	3301      	adds	r3, #1
 800dabc:	9306      	str	r3, [sp, #24]
 800dabe:	2301      	movs	r3, #1
 800dac0:	9308      	str	r3, [sp, #32]
 800dac2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	f000 81b8 	beq.w	800de3a <_dtoa_r+0xb62>
 800daca:	6923      	ldr	r3, [r4, #16]
 800dacc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dad0:	6918      	ldr	r0, [r3, #16]
 800dad2:	f000 fb8b 	bl	800e1ec <__hi0bits>
 800dad6:	f1c0 0020 	rsb	r0, r0, #32
 800dada:	9b06      	ldr	r3, [sp, #24]
 800dadc:	4418      	add	r0, r3
 800dade:	f010 001f 	ands.w	r0, r0, #31
 800dae2:	f000 8082 	beq.w	800dbea <_dtoa_r+0x912>
 800dae6:	f1c0 0320 	rsb	r3, r0, #32
 800daea:	2b04      	cmp	r3, #4
 800daec:	dd73      	ble.n	800dbd6 <_dtoa_r+0x8fe>
 800daee:	9b00      	ldr	r3, [sp, #0]
 800daf0:	f1c0 001c 	rsb	r0, r0, #28
 800daf4:	4403      	add	r3, r0
 800daf6:	9300      	str	r3, [sp, #0]
 800daf8:	9b06      	ldr	r3, [sp, #24]
 800dafa:	4403      	add	r3, r0
 800dafc:	4406      	add	r6, r0
 800dafe:	9306      	str	r3, [sp, #24]
 800db00:	9b00      	ldr	r3, [sp, #0]
 800db02:	2b00      	cmp	r3, #0
 800db04:	dd05      	ble.n	800db12 <_dtoa_r+0x83a>
 800db06:	9902      	ldr	r1, [sp, #8]
 800db08:	461a      	mov	r2, r3
 800db0a:	4648      	mov	r0, r9
 800db0c:	f000 fccc 	bl	800e4a8 <__lshift>
 800db10:	9002      	str	r0, [sp, #8]
 800db12:	9b06      	ldr	r3, [sp, #24]
 800db14:	2b00      	cmp	r3, #0
 800db16:	dd05      	ble.n	800db24 <_dtoa_r+0x84c>
 800db18:	4621      	mov	r1, r4
 800db1a:	461a      	mov	r2, r3
 800db1c:	4648      	mov	r0, r9
 800db1e:	f000 fcc3 	bl	800e4a8 <__lshift>
 800db22:	4604      	mov	r4, r0
 800db24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800db26:	2b00      	cmp	r3, #0
 800db28:	d061      	beq.n	800dbee <_dtoa_r+0x916>
 800db2a:	9802      	ldr	r0, [sp, #8]
 800db2c:	4621      	mov	r1, r4
 800db2e:	f000 fd27 	bl	800e580 <__mcmp>
 800db32:	2800      	cmp	r0, #0
 800db34:	da5b      	bge.n	800dbee <_dtoa_r+0x916>
 800db36:	2300      	movs	r3, #0
 800db38:	9902      	ldr	r1, [sp, #8]
 800db3a:	220a      	movs	r2, #10
 800db3c:	4648      	mov	r0, r9
 800db3e:	f000 fb0f 	bl	800e160 <__multadd>
 800db42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db44:	9002      	str	r0, [sp, #8]
 800db46:	f107 38ff 	add.w	r8, r7, #4294967295
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	f000 8177 	beq.w	800de3e <_dtoa_r+0xb66>
 800db50:	4629      	mov	r1, r5
 800db52:	2300      	movs	r3, #0
 800db54:	220a      	movs	r2, #10
 800db56:	4648      	mov	r0, r9
 800db58:	f000 fb02 	bl	800e160 <__multadd>
 800db5c:	f1bb 0f00 	cmp.w	fp, #0
 800db60:	4605      	mov	r5, r0
 800db62:	dc6f      	bgt.n	800dc44 <_dtoa_r+0x96c>
 800db64:	9b07      	ldr	r3, [sp, #28]
 800db66:	2b02      	cmp	r3, #2
 800db68:	dc49      	bgt.n	800dbfe <_dtoa_r+0x926>
 800db6a:	e06b      	b.n	800dc44 <_dtoa_r+0x96c>
 800db6c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800db6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800db72:	e73c      	b.n	800d9ee <_dtoa_r+0x716>
 800db74:	3fe00000 	.word	0x3fe00000
 800db78:	40240000 	.word	0x40240000
 800db7c:	9b03      	ldr	r3, [sp, #12]
 800db7e:	1e5c      	subs	r4, r3, #1
 800db80:	9b08      	ldr	r3, [sp, #32]
 800db82:	42a3      	cmp	r3, r4
 800db84:	db09      	blt.n	800db9a <_dtoa_r+0x8c2>
 800db86:	1b1c      	subs	r4, r3, r4
 800db88:	9b03      	ldr	r3, [sp, #12]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	f6bf af30 	bge.w	800d9f0 <_dtoa_r+0x718>
 800db90:	9b00      	ldr	r3, [sp, #0]
 800db92:	9a03      	ldr	r2, [sp, #12]
 800db94:	1a9e      	subs	r6, r3, r2
 800db96:	2300      	movs	r3, #0
 800db98:	e72b      	b.n	800d9f2 <_dtoa_r+0x71a>
 800db9a:	9b08      	ldr	r3, [sp, #32]
 800db9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800db9e:	9408      	str	r4, [sp, #32]
 800dba0:	1ae3      	subs	r3, r4, r3
 800dba2:	441a      	add	r2, r3
 800dba4:	9e00      	ldr	r6, [sp, #0]
 800dba6:	9b03      	ldr	r3, [sp, #12]
 800dba8:	920d      	str	r2, [sp, #52]	@ 0x34
 800dbaa:	2400      	movs	r4, #0
 800dbac:	e721      	b.n	800d9f2 <_dtoa_r+0x71a>
 800dbae:	9c08      	ldr	r4, [sp, #32]
 800dbb0:	9e00      	ldr	r6, [sp, #0]
 800dbb2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800dbb4:	e728      	b.n	800da08 <_dtoa_r+0x730>
 800dbb6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800dbba:	e751      	b.n	800da60 <_dtoa_r+0x788>
 800dbbc:	9a08      	ldr	r2, [sp, #32]
 800dbbe:	9902      	ldr	r1, [sp, #8]
 800dbc0:	e750      	b.n	800da64 <_dtoa_r+0x78c>
 800dbc2:	f8cd 8008 	str.w	r8, [sp, #8]
 800dbc6:	e751      	b.n	800da6c <_dtoa_r+0x794>
 800dbc8:	2300      	movs	r3, #0
 800dbca:	e779      	b.n	800dac0 <_dtoa_r+0x7e8>
 800dbcc:	9b04      	ldr	r3, [sp, #16]
 800dbce:	e777      	b.n	800dac0 <_dtoa_r+0x7e8>
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	9308      	str	r3, [sp, #32]
 800dbd4:	e779      	b.n	800daca <_dtoa_r+0x7f2>
 800dbd6:	d093      	beq.n	800db00 <_dtoa_r+0x828>
 800dbd8:	9a00      	ldr	r2, [sp, #0]
 800dbda:	331c      	adds	r3, #28
 800dbdc:	441a      	add	r2, r3
 800dbde:	9200      	str	r2, [sp, #0]
 800dbe0:	9a06      	ldr	r2, [sp, #24]
 800dbe2:	441a      	add	r2, r3
 800dbe4:	441e      	add	r6, r3
 800dbe6:	9206      	str	r2, [sp, #24]
 800dbe8:	e78a      	b.n	800db00 <_dtoa_r+0x828>
 800dbea:	4603      	mov	r3, r0
 800dbec:	e7f4      	b.n	800dbd8 <_dtoa_r+0x900>
 800dbee:	9b03      	ldr	r3, [sp, #12]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	46b8      	mov	r8, r7
 800dbf4:	dc20      	bgt.n	800dc38 <_dtoa_r+0x960>
 800dbf6:	469b      	mov	fp, r3
 800dbf8:	9b07      	ldr	r3, [sp, #28]
 800dbfa:	2b02      	cmp	r3, #2
 800dbfc:	dd1e      	ble.n	800dc3c <_dtoa_r+0x964>
 800dbfe:	f1bb 0f00 	cmp.w	fp, #0
 800dc02:	f47f adb1 	bne.w	800d768 <_dtoa_r+0x490>
 800dc06:	4621      	mov	r1, r4
 800dc08:	465b      	mov	r3, fp
 800dc0a:	2205      	movs	r2, #5
 800dc0c:	4648      	mov	r0, r9
 800dc0e:	f000 faa7 	bl	800e160 <__multadd>
 800dc12:	4601      	mov	r1, r0
 800dc14:	4604      	mov	r4, r0
 800dc16:	9802      	ldr	r0, [sp, #8]
 800dc18:	f000 fcb2 	bl	800e580 <__mcmp>
 800dc1c:	2800      	cmp	r0, #0
 800dc1e:	f77f ada3 	ble.w	800d768 <_dtoa_r+0x490>
 800dc22:	4656      	mov	r6, sl
 800dc24:	2331      	movs	r3, #49	@ 0x31
 800dc26:	f806 3b01 	strb.w	r3, [r6], #1
 800dc2a:	f108 0801 	add.w	r8, r8, #1
 800dc2e:	e59f      	b.n	800d770 <_dtoa_r+0x498>
 800dc30:	9c03      	ldr	r4, [sp, #12]
 800dc32:	46b8      	mov	r8, r7
 800dc34:	4625      	mov	r5, r4
 800dc36:	e7f4      	b.n	800dc22 <_dtoa_r+0x94a>
 800dc38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800dc3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	f000 8101 	beq.w	800de46 <_dtoa_r+0xb6e>
 800dc44:	2e00      	cmp	r6, #0
 800dc46:	dd05      	ble.n	800dc54 <_dtoa_r+0x97c>
 800dc48:	4629      	mov	r1, r5
 800dc4a:	4632      	mov	r2, r6
 800dc4c:	4648      	mov	r0, r9
 800dc4e:	f000 fc2b 	bl	800e4a8 <__lshift>
 800dc52:	4605      	mov	r5, r0
 800dc54:	9b08      	ldr	r3, [sp, #32]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d05c      	beq.n	800dd14 <_dtoa_r+0xa3c>
 800dc5a:	6869      	ldr	r1, [r5, #4]
 800dc5c:	4648      	mov	r0, r9
 800dc5e:	f000 fa1d 	bl	800e09c <_Balloc>
 800dc62:	4606      	mov	r6, r0
 800dc64:	b928      	cbnz	r0, 800dc72 <_dtoa_r+0x99a>
 800dc66:	4b82      	ldr	r3, [pc, #520]	@ (800de70 <_dtoa_r+0xb98>)
 800dc68:	4602      	mov	r2, r0
 800dc6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dc6e:	f7ff bb4a 	b.w	800d306 <_dtoa_r+0x2e>
 800dc72:	692a      	ldr	r2, [r5, #16]
 800dc74:	3202      	adds	r2, #2
 800dc76:	0092      	lsls	r2, r2, #2
 800dc78:	f105 010c 	add.w	r1, r5, #12
 800dc7c:	300c      	adds	r0, #12
 800dc7e:	f7ff fa76 	bl	800d16e <memcpy>
 800dc82:	2201      	movs	r2, #1
 800dc84:	4631      	mov	r1, r6
 800dc86:	4648      	mov	r0, r9
 800dc88:	f000 fc0e 	bl	800e4a8 <__lshift>
 800dc8c:	f10a 0301 	add.w	r3, sl, #1
 800dc90:	9300      	str	r3, [sp, #0]
 800dc92:	eb0a 030b 	add.w	r3, sl, fp
 800dc96:	9308      	str	r3, [sp, #32]
 800dc98:	9b04      	ldr	r3, [sp, #16]
 800dc9a:	f003 0301 	and.w	r3, r3, #1
 800dc9e:	462f      	mov	r7, r5
 800dca0:	9306      	str	r3, [sp, #24]
 800dca2:	4605      	mov	r5, r0
 800dca4:	9b00      	ldr	r3, [sp, #0]
 800dca6:	9802      	ldr	r0, [sp, #8]
 800dca8:	4621      	mov	r1, r4
 800dcaa:	f103 3bff 	add.w	fp, r3, #4294967295
 800dcae:	f7ff fa8b 	bl	800d1c8 <quorem>
 800dcb2:	4603      	mov	r3, r0
 800dcb4:	3330      	adds	r3, #48	@ 0x30
 800dcb6:	9003      	str	r0, [sp, #12]
 800dcb8:	4639      	mov	r1, r7
 800dcba:	9802      	ldr	r0, [sp, #8]
 800dcbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcbe:	f000 fc5f 	bl	800e580 <__mcmp>
 800dcc2:	462a      	mov	r2, r5
 800dcc4:	9004      	str	r0, [sp, #16]
 800dcc6:	4621      	mov	r1, r4
 800dcc8:	4648      	mov	r0, r9
 800dcca:	f000 fc75 	bl	800e5b8 <__mdiff>
 800dcce:	68c2      	ldr	r2, [r0, #12]
 800dcd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcd2:	4606      	mov	r6, r0
 800dcd4:	bb02      	cbnz	r2, 800dd18 <_dtoa_r+0xa40>
 800dcd6:	4601      	mov	r1, r0
 800dcd8:	9802      	ldr	r0, [sp, #8]
 800dcda:	f000 fc51 	bl	800e580 <__mcmp>
 800dcde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dce0:	4602      	mov	r2, r0
 800dce2:	4631      	mov	r1, r6
 800dce4:	4648      	mov	r0, r9
 800dce6:	920c      	str	r2, [sp, #48]	@ 0x30
 800dce8:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcea:	f000 fa17 	bl	800e11c <_Bfree>
 800dcee:	9b07      	ldr	r3, [sp, #28]
 800dcf0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dcf2:	9e00      	ldr	r6, [sp, #0]
 800dcf4:	ea42 0103 	orr.w	r1, r2, r3
 800dcf8:	9b06      	ldr	r3, [sp, #24]
 800dcfa:	4319      	orrs	r1, r3
 800dcfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcfe:	d10d      	bne.n	800dd1c <_dtoa_r+0xa44>
 800dd00:	2b39      	cmp	r3, #57	@ 0x39
 800dd02:	d027      	beq.n	800dd54 <_dtoa_r+0xa7c>
 800dd04:	9a04      	ldr	r2, [sp, #16]
 800dd06:	2a00      	cmp	r2, #0
 800dd08:	dd01      	ble.n	800dd0e <_dtoa_r+0xa36>
 800dd0a:	9b03      	ldr	r3, [sp, #12]
 800dd0c:	3331      	adds	r3, #49	@ 0x31
 800dd0e:	f88b 3000 	strb.w	r3, [fp]
 800dd12:	e52e      	b.n	800d772 <_dtoa_r+0x49a>
 800dd14:	4628      	mov	r0, r5
 800dd16:	e7b9      	b.n	800dc8c <_dtoa_r+0x9b4>
 800dd18:	2201      	movs	r2, #1
 800dd1a:	e7e2      	b.n	800dce2 <_dtoa_r+0xa0a>
 800dd1c:	9904      	ldr	r1, [sp, #16]
 800dd1e:	2900      	cmp	r1, #0
 800dd20:	db04      	blt.n	800dd2c <_dtoa_r+0xa54>
 800dd22:	9807      	ldr	r0, [sp, #28]
 800dd24:	4301      	orrs	r1, r0
 800dd26:	9806      	ldr	r0, [sp, #24]
 800dd28:	4301      	orrs	r1, r0
 800dd2a:	d120      	bne.n	800dd6e <_dtoa_r+0xa96>
 800dd2c:	2a00      	cmp	r2, #0
 800dd2e:	ddee      	ble.n	800dd0e <_dtoa_r+0xa36>
 800dd30:	9902      	ldr	r1, [sp, #8]
 800dd32:	9300      	str	r3, [sp, #0]
 800dd34:	2201      	movs	r2, #1
 800dd36:	4648      	mov	r0, r9
 800dd38:	f000 fbb6 	bl	800e4a8 <__lshift>
 800dd3c:	4621      	mov	r1, r4
 800dd3e:	9002      	str	r0, [sp, #8]
 800dd40:	f000 fc1e 	bl	800e580 <__mcmp>
 800dd44:	2800      	cmp	r0, #0
 800dd46:	9b00      	ldr	r3, [sp, #0]
 800dd48:	dc02      	bgt.n	800dd50 <_dtoa_r+0xa78>
 800dd4a:	d1e0      	bne.n	800dd0e <_dtoa_r+0xa36>
 800dd4c:	07da      	lsls	r2, r3, #31
 800dd4e:	d5de      	bpl.n	800dd0e <_dtoa_r+0xa36>
 800dd50:	2b39      	cmp	r3, #57	@ 0x39
 800dd52:	d1da      	bne.n	800dd0a <_dtoa_r+0xa32>
 800dd54:	2339      	movs	r3, #57	@ 0x39
 800dd56:	f88b 3000 	strb.w	r3, [fp]
 800dd5a:	4633      	mov	r3, r6
 800dd5c:	461e      	mov	r6, r3
 800dd5e:	3b01      	subs	r3, #1
 800dd60:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dd64:	2a39      	cmp	r2, #57	@ 0x39
 800dd66:	d04e      	beq.n	800de06 <_dtoa_r+0xb2e>
 800dd68:	3201      	adds	r2, #1
 800dd6a:	701a      	strb	r2, [r3, #0]
 800dd6c:	e501      	b.n	800d772 <_dtoa_r+0x49a>
 800dd6e:	2a00      	cmp	r2, #0
 800dd70:	dd03      	ble.n	800dd7a <_dtoa_r+0xaa2>
 800dd72:	2b39      	cmp	r3, #57	@ 0x39
 800dd74:	d0ee      	beq.n	800dd54 <_dtoa_r+0xa7c>
 800dd76:	3301      	adds	r3, #1
 800dd78:	e7c9      	b.n	800dd0e <_dtoa_r+0xa36>
 800dd7a:	9a00      	ldr	r2, [sp, #0]
 800dd7c:	9908      	ldr	r1, [sp, #32]
 800dd7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dd82:	428a      	cmp	r2, r1
 800dd84:	d028      	beq.n	800ddd8 <_dtoa_r+0xb00>
 800dd86:	9902      	ldr	r1, [sp, #8]
 800dd88:	2300      	movs	r3, #0
 800dd8a:	220a      	movs	r2, #10
 800dd8c:	4648      	mov	r0, r9
 800dd8e:	f000 f9e7 	bl	800e160 <__multadd>
 800dd92:	42af      	cmp	r7, r5
 800dd94:	9002      	str	r0, [sp, #8]
 800dd96:	f04f 0300 	mov.w	r3, #0
 800dd9a:	f04f 020a 	mov.w	r2, #10
 800dd9e:	4639      	mov	r1, r7
 800dda0:	4648      	mov	r0, r9
 800dda2:	d107      	bne.n	800ddb4 <_dtoa_r+0xadc>
 800dda4:	f000 f9dc 	bl	800e160 <__multadd>
 800dda8:	4607      	mov	r7, r0
 800ddaa:	4605      	mov	r5, r0
 800ddac:	9b00      	ldr	r3, [sp, #0]
 800ddae:	3301      	adds	r3, #1
 800ddb0:	9300      	str	r3, [sp, #0]
 800ddb2:	e777      	b.n	800dca4 <_dtoa_r+0x9cc>
 800ddb4:	f000 f9d4 	bl	800e160 <__multadd>
 800ddb8:	4629      	mov	r1, r5
 800ddba:	4607      	mov	r7, r0
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	220a      	movs	r2, #10
 800ddc0:	4648      	mov	r0, r9
 800ddc2:	f000 f9cd 	bl	800e160 <__multadd>
 800ddc6:	4605      	mov	r5, r0
 800ddc8:	e7f0      	b.n	800ddac <_dtoa_r+0xad4>
 800ddca:	f1bb 0f00 	cmp.w	fp, #0
 800ddce:	bfcc      	ite	gt
 800ddd0:	465e      	movgt	r6, fp
 800ddd2:	2601      	movle	r6, #1
 800ddd4:	4456      	add	r6, sl
 800ddd6:	2700      	movs	r7, #0
 800ddd8:	9902      	ldr	r1, [sp, #8]
 800ddda:	9300      	str	r3, [sp, #0]
 800dddc:	2201      	movs	r2, #1
 800ddde:	4648      	mov	r0, r9
 800dde0:	f000 fb62 	bl	800e4a8 <__lshift>
 800dde4:	4621      	mov	r1, r4
 800dde6:	9002      	str	r0, [sp, #8]
 800dde8:	f000 fbca 	bl	800e580 <__mcmp>
 800ddec:	2800      	cmp	r0, #0
 800ddee:	dcb4      	bgt.n	800dd5a <_dtoa_r+0xa82>
 800ddf0:	d102      	bne.n	800ddf8 <_dtoa_r+0xb20>
 800ddf2:	9b00      	ldr	r3, [sp, #0]
 800ddf4:	07db      	lsls	r3, r3, #31
 800ddf6:	d4b0      	bmi.n	800dd5a <_dtoa_r+0xa82>
 800ddf8:	4633      	mov	r3, r6
 800ddfa:	461e      	mov	r6, r3
 800ddfc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de00:	2a30      	cmp	r2, #48	@ 0x30
 800de02:	d0fa      	beq.n	800ddfa <_dtoa_r+0xb22>
 800de04:	e4b5      	b.n	800d772 <_dtoa_r+0x49a>
 800de06:	459a      	cmp	sl, r3
 800de08:	d1a8      	bne.n	800dd5c <_dtoa_r+0xa84>
 800de0a:	2331      	movs	r3, #49	@ 0x31
 800de0c:	f108 0801 	add.w	r8, r8, #1
 800de10:	f88a 3000 	strb.w	r3, [sl]
 800de14:	e4ad      	b.n	800d772 <_dtoa_r+0x49a>
 800de16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800de18:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800de74 <_dtoa_r+0xb9c>
 800de1c:	b11b      	cbz	r3, 800de26 <_dtoa_r+0xb4e>
 800de1e:	f10a 0308 	add.w	r3, sl, #8
 800de22:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800de24:	6013      	str	r3, [r2, #0]
 800de26:	4650      	mov	r0, sl
 800de28:	b017      	add	sp, #92	@ 0x5c
 800de2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de2e:	9b07      	ldr	r3, [sp, #28]
 800de30:	2b01      	cmp	r3, #1
 800de32:	f77f ae2e 	ble.w	800da92 <_dtoa_r+0x7ba>
 800de36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800de38:	9308      	str	r3, [sp, #32]
 800de3a:	2001      	movs	r0, #1
 800de3c:	e64d      	b.n	800dada <_dtoa_r+0x802>
 800de3e:	f1bb 0f00 	cmp.w	fp, #0
 800de42:	f77f aed9 	ble.w	800dbf8 <_dtoa_r+0x920>
 800de46:	4656      	mov	r6, sl
 800de48:	9802      	ldr	r0, [sp, #8]
 800de4a:	4621      	mov	r1, r4
 800de4c:	f7ff f9bc 	bl	800d1c8 <quorem>
 800de50:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800de54:	f806 3b01 	strb.w	r3, [r6], #1
 800de58:	eba6 020a 	sub.w	r2, r6, sl
 800de5c:	4593      	cmp	fp, r2
 800de5e:	ddb4      	ble.n	800ddca <_dtoa_r+0xaf2>
 800de60:	9902      	ldr	r1, [sp, #8]
 800de62:	2300      	movs	r3, #0
 800de64:	220a      	movs	r2, #10
 800de66:	4648      	mov	r0, r9
 800de68:	f000 f97a 	bl	800e160 <__multadd>
 800de6c:	9002      	str	r0, [sp, #8]
 800de6e:	e7eb      	b.n	800de48 <_dtoa_r+0xb70>
 800de70:	08010988 	.word	0x08010988
 800de74:	08010923 	.word	0x08010923

0800de78 <_free_r>:
 800de78:	b538      	push	{r3, r4, r5, lr}
 800de7a:	4605      	mov	r5, r0
 800de7c:	2900      	cmp	r1, #0
 800de7e:	d041      	beq.n	800df04 <_free_r+0x8c>
 800de80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de84:	1f0c      	subs	r4, r1, #4
 800de86:	2b00      	cmp	r3, #0
 800de88:	bfb8      	it	lt
 800de8a:	18e4      	addlt	r4, r4, r3
 800de8c:	f000 f8fa 	bl	800e084 <__malloc_lock>
 800de90:	4a1d      	ldr	r2, [pc, #116]	@ (800df08 <_free_r+0x90>)
 800de92:	6813      	ldr	r3, [r2, #0]
 800de94:	b933      	cbnz	r3, 800dea4 <_free_r+0x2c>
 800de96:	6063      	str	r3, [r4, #4]
 800de98:	6014      	str	r4, [r2, #0]
 800de9a:	4628      	mov	r0, r5
 800de9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dea0:	f000 b8f6 	b.w	800e090 <__malloc_unlock>
 800dea4:	42a3      	cmp	r3, r4
 800dea6:	d908      	bls.n	800deba <_free_r+0x42>
 800dea8:	6820      	ldr	r0, [r4, #0]
 800deaa:	1821      	adds	r1, r4, r0
 800deac:	428b      	cmp	r3, r1
 800deae:	bf01      	itttt	eq
 800deb0:	6819      	ldreq	r1, [r3, #0]
 800deb2:	685b      	ldreq	r3, [r3, #4]
 800deb4:	1809      	addeq	r1, r1, r0
 800deb6:	6021      	streq	r1, [r4, #0]
 800deb8:	e7ed      	b.n	800de96 <_free_r+0x1e>
 800deba:	461a      	mov	r2, r3
 800debc:	685b      	ldr	r3, [r3, #4]
 800debe:	b10b      	cbz	r3, 800dec4 <_free_r+0x4c>
 800dec0:	42a3      	cmp	r3, r4
 800dec2:	d9fa      	bls.n	800deba <_free_r+0x42>
 800dec4:	6811      	ldr	r1, [r2, #0]
 800dec6:	1850      	adds	r0, r2, r1
 800dec8:	42a0      	cmp	r0, r4
 800deca:	d10b      	bne.n	800dee4 <_free_r+0x6c>
 800decc:	6820      	ldr	r0, [r4, #0]
 800dece:	4401      	add	r1, r0
 800ded0:	1850      	adds	r0, r2, r1
 800ded2:	4283      	cmp	r3, r0
 800ded4:	6011      	str	r1, [r2, #0]
 800ded6:	d1e0      	bne.n	800de9a <_free_r+0x22>
 800ded8:	6818      	ldr	r0, [r3, #0]
 800deda:	685b      	ldr	r3, [r3, #4]
 800dedc:	6053      	str	r3, [r2, #4]
 800dede:	4408      	add	r0, r1
 800dee0:	6010      	str	r0, [r2, #0]
 800dee2:	e7da      	b.n	800de9a <_free_r+0x22>
 800dee4:	d902      	bls.n	800deec <_free_r+0x74>
 800dee6:	230c      	movs	r3, #12
 800dee8:	602b      	str	r3, [r5, #0]
 800deea:	e7d6      	b.n	800de9a <_free_r+0x22>
 800deec:	6820      	ldr	r0, [r4, #0]
 800deee:	1821      	adds	r1, r4, r0
 800def0:	428b      	cmp	r3, r1
 800def2:	bf04      	itt	eq
 800def4:	6819      	ldreq	r1, [r3, #0]
 800def6:	685b      	ldreq	r3, [r3, #4]
 800def8:	6063      	str	r3, [r4, #4]
 800defa:	bf04      	itt	eq
 800defc:	1809      	addeq	r1, r1, r0
 800defe:	6021      	streq	r1, [r4, #0]
 800df00:	6054      	str	r4, [r2, #4]
 800df02:	e7ca      	b.n	800de9a <_free_r+0x22>
 800df04:	bd38      	pop	{r3, r4, r5, pc}
 800df06:	bf00      	nop
 800df08:	2000d6b4 	.word	0x2000d6b4

0800df0c <malloc>:
 800df0c:	4b02      	ldr	r3, [pc, #8]	@ (800df18 <malloc+0xc>)
 800df0e:	4601      	mov	r1, r0
 800df10:	6818      	ldr	r0, [r3, #0]
 800df12:	f000 b825 	b.w	800df60 <_malloc_r>
 800df16:	bf00      	nop
 800df18:	2000019c 	.word	0x2000019c

0800df1c <sbrk_aligned>:
 800df1c:	b570      	push	{r4, r5, r6, lr}
 800df1e:	4e0f      	ldr	r6, [pc, #60]	@ (800df5c <sbrk_aligned+0x40>)
 800df20:	460c      	mov	r4, r1
 800df22:	6831      	ldr	r1, [r6, #0]
 800df24:	4605      	mov	r5, r0
 800df26:	b911      	cbnz	r1, 800df2e <sbrk_aligned+0x12>
 800df28:	f000 fec2 	bl	800ecb0 <_sbrk_r>
 800df2c:	6030      	str	r0, [r6, #0]
 800df2e:	4621      	mov	r1, r4
 800df30:	4628      	mov	r0, r5
 800df32:	f000 febd 	bl	800ecb0 <_sbrk_r>
 800df36:	1c43      	adds	r3, r0, #1
 800df38:	d103      	bne.n	800df42 <sbrk_aligned+0x26>
 800df3a:	f04f 34ff 	mov.w	r4, #4294967295
 800df3e:	4620      	mov	r0, r4
 800df40:	bd70      	pop	{r4, r5, r6, pc}
 800df42:	1cc4      	adds	r4, r0, #3
 800df44:	f024 0403 	bic.w	r4, r4, #3
 800df48:	42a0      	cmp	r0, r4
 800df4a:	d0f8      	beq.n	800df3e <sbrk_aligned+0x22>
 800df4c:	1a21      	subs	r1, r4, r0
 800df4e:	4628      	mov	r0, r5
 800df50:	f000 feae 	bl	800ecb0 <_sbrk_r>
 800df54:	3001      	adds	r0, #1
 800df56:	d1f2      	bne.n	800df3e <sbrk_aligned+0x22>
 800df58:	e7ef      	b.n	800df3a <sbrk_aligned+0x1e>
 800df5a:	bf00      	nop
 800df5c:	2000d6b0 	.word	0x2000d6b0

0800df60 <_malloc_r>:
 800df60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df64:	1ccd      	adds	r5, r1, #3
 800df66:	f025 0503 	bic.w	r5, r5, #3
 800df6a:	3508      	adds	r5, #8
 800df6c:	2d0c      	cmp	r5, #12
 800df6e:	bf38      	it	cc
 800df70:	250c      	movcc	r5, #12
 800df72:	2d00      	cmp	r5, #0
 800df74:	4606      	mov	r6, r0
 800df76:	db01      	blt.n	800df7c <_malloc_r+0x1c>
 800df78:	42a9      	cmp	r1, r5
 800df7a:	d904      	bls.n	800df86 <_malloc_r+0x26>
 800df7c:	230c      	movs	r3, #12
 800df7e:	6033      	str	r3, [r6, #0]
 800df80:	2000      	movs	r0, #0
 800df82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e05c <_malloc_r+0xfc>
 800df8a:	f000 f87b 	bl	800e084 <__malloc_lock>
 800df8e:	f8d8 3000 	ldr.w	r3, [r8]
 800df92:	461c      	mov	r4, r3
 800df94:	bb44      	cbnz	r4, 800dfe8 <_malloc_r+0x88>
 800df96:	4629      	mov	r1, r5
 800df98:	4630      	mov	r0, r6
 800df9a:	f7ff ffbf 	bl	800df1c <sbrk_aligned>
 800df9e:	1c43      	adds	r3, r0, #1
 800dfa0:	4604      	mov	r4, r0
 800dfa2:	d158      	bne.n	800e056 <_malloc_r+0xf6>
 800dfa4:	f8d8 4000 	ldr.w	r4, [r8]
 800dfa8:	4627      	mov	r7, r4
 800dfaa:	2f00      	cmp	r7, #0
 800dfac:	d143      	bne.n	800e036 <_malloc_r+0xd6>
 800dfae:	2c00      	cmp	r4, #0
 800dfb0:	d04b      	beq.n	800e04a <_malloc_r+0xea>
 800dfb2:	6823      	ldr	r3, [r4, #0]
 800dfb4:	4639      	mov	r1, r7
 800dfb6:	4630      	mov	r0, r6
 800dfb8:	eb04 0903 	add.w	r9, r4, r3
 800dfbc:	f000 fe78 	bl	800ecb0 <_sbrk_r>
 800dfc0:	4581      	cmp	r9, r0
 800dfc2:	d142      	bne.n	800e04a <_malloc_r+0xea>
 800dfc4:	6821      	ldr	r1, [r4, #0]
 800dfc6:	1a6d      	subs	r5, r5, r1
 800dfc8:	4629      	mov	r1, r5
 800dfca:	4630      	mov	r0, r6
 800dfcc:	f7ff ffa6 	bl	800df1c <sbrk_aligned>
 800dfd0:	3001      	adds	r0, #1
 800dfd2:	d03a      	beq.n	800e04a <_malloc_r+0xea>
 800dfd4:	6823      	ldr	r3, [r4, #0]
 800dfd6:	442b      	add	r3, r5
 800dfd8:	6023      	str	r3, [r4, #0]
 800dfda:	f8d8 3000 	ldr.w	r3, [r8]
 800dfde:	685a      	ldr	r2, [r3, #4]
 800dfe0:	bb62      	cbnz	r2, 800e03c <_malloc_r+0xdc>
 800dfe2:	f8c8 7000 	str.w	r7, [r8]
 800dfe6:	e00f      	b.n	800e008 <_malloc_r+0xa8>
 800dfe8:	6822      	ldr	r2, [r4, #0]
 800dfea:	1b52      	subs	r2, r2, r5
 800dfec:	d420      	bmi.n	800e030 <_malloc_r+0xd0>
 800dfee:	2a0b      	cmp	r2, #11
 800dff0:	d917      	bls.n	800e022 <_malloc_r+0xc2>
 800dff2:	1961      	adds	r1, r4, r5
 800dff4:	42a3      	cmp	r3, r4
 800dff6:	6025      	str	r5, [r4, #0]
 800dff8:	bf18      	it	ne
 800dffa:	6059      	strne	r1, [r3, #4]
 800dffc:	6863      	ldr	r3, [r4, #4]
 800dffe:	bf08      	it	eq
 800e000:	f8c8 1000 	streq.w	r1, [r8]
 800e004:	5162      	str	r2, [r4, r5]
 800e006:	604b      	str	r3, [r1, #4]
 800e008:	4630      	mov	r0, r6
 800e00a:	f000 f841 	bl	800e090 <__malloc_unlock>
 800e00e:	f104 000b 	add.w	r0, r4, #11
 800e012:	1d23      	adds	r3, r4, #4
 800e014:	f020 0007 	bic.w	r0, r0, #7
 800e018:	1ac2      	subs	r2, r0, r3
 800e01a:	bf1c      	itt	ne
 800e01c:	1a1b      	subne	r3, r3, r0
 800e01e:	50a3      	strne	r3, [r4, r2]
 800e020:	e7af      	b.n	800df82 <_malloc_r+0x22>
 800e022:	6862      	ldr	r2, [r4, #4]
 800e024:	42a3      	cmp	r3, r4
 800e026:	bf0c      	ite	eq
 800e028:	f8c8 2000 	streq.w	r2, [r8]
 800e02c:	605a      	strne	r2, [r3, #4]
 800e02e:	e7eb      	b.n	800e008 <_malloc_r+0xa8>
 800e030:	4623      	mov	r3, r4
 800e032:	6864      	ldr	r4, [r4, #4]
 800e034:	e7ae      	b.n	800df94 <_malloc_r+0x34>
 800e036:	463c      	mov	r4, r7
 800e038:	687f      	ldr	r7, [r7, #4]
 800e03a:	e7b6      	b.n	800dfaa <_malloc_r+0x4a>
 800e03c:	461a      	mov	r2, r3
 800e03e:	685b      	ldr	r3, [r3, #4]
 800e040:	42a3      	cmp	r3, r4
 800e042:	d1fb      	bne.n	800e03c <_malloc_r+0xdc>
 800e044:	2300      	movs	r3, #0
 800e046:	6053      	str	r3, [r2, #4]
 800e048:	e7de      	b.n	800e008 <_malloc_r+0xa8>
 800e04a:	230c      	movs	r3, #12
 800e04c:	6033      	str	r3, [r6, #0]
 800e04e:	4630      	mov	r0, r6
 800e050:	f000 f81e 	bl	800e090 <__malloc_unlock>
 800e054:	e794      	b.n	800df80 <_malloc_r+0x20>
 800e056:	6005      	str	r5, [r0, #0]
 800e058:	e7d6      	b.n	800e008 <_malloc_r+0xa8>
 800e05a:	bf00      	nop
 800e05c:	2000d6b4 	.word	0x2000d6b4

0800e060 <__ascii_mbtowc>:
 800e060:	b082      	sub	sp, #8
 800e062:	b901      	cbnz	r1, 800e066 <__ascii_mbtowc+0x6>
 800e064:	a901      	add	r1, sp, #4
 800e066:	b142      	cbz	r2, 800e07a <__ascii_mbtowc+0x1a>
 800e068:	b14b      	cbz	r3, 800e07e <__ascii_mbtowc+0x1e>
 800e06a:	7813      	ldrb	r3, [r2, #0]
 800e06c:	600b      	str	r3, [r1, #0]
 800e06e:	7812      	ldrb	r2, [r2, #0]
 800e070:	1e10      	subs	r0, r2, #0
 800e072:	bf18      	it	ne
 800e074:	2001      	movne	r0, #1
 800e076:	b002      	add	sp, #8
 800e078:	4770      	bx	lr
 800e07a:	4610      	mov	r0, r2
 800e07c:	e7fb      	b.n	800e076 <__ascii_mbtowc+0x16>
 800e07e:	f06f 0001 	mvn.w	r0, #1
 800e082:	e7f8      	b.n	800e076 <__ascii_mbtowc+0x16>

0800e084 <__malloc_lock>:
 800e084:	4801      	ldr	r0, [pc, #4]	@ (800e08c <__malloc_lock+0x8>)
 800e086:	f7ff b870 	b.w	800d16a <__retarget_lock_acquire_recursive>
 800e08a:	bf00      	nop
 800e08c:	2000d6ac 	.word	0x2000d6ac

0800e090 <__malloc_unlock>:
 800e090:	4801      	ldr	r0, [pc, #4]	@ (800e098 <__malloc_unlock+0x8>)
 800e092:	f7ff b86b 	b.w	800d16c <__retarget_lock_release_recursive>
 800e096:	bf00      	nop
 800e098:	2000d6ac 	.word	0x2000d6ac

0800e09c <_Balloc>:
 800e09c:	b570      	push	{r4, r5, r6, lr}
 800e09e:	69c6      	ldr	r6, [r0, #28]
 800e0a0:	4604      	mov	r4, r0
 800e0a2:	460d      	mov	r5, r1
 800e0a4:	b976      	cbnz	r6, 800e0c4 <_Balloc+0x28>
 800e0a6:	2010      	movs	r0, #16
 800e0a8:	f7ff ff30 	bl	800df0c <malloc>
 800e0ac:	4602      	mov	r2, r0
 800e0ae:	61e0      	str	r0, [r4, #28]
 800e0b0:	b920      	cbnz	r0, 800e0bc <_Balloc+0x20>
 800e0b2:	4b18      	ldr	r3, [pc, #96]	@ (800e114 <_Balloc+0x78>)
 800e0b4:	4818      	ldr	r0, [pc, #96]	@ (800e118 <_Balloc+0x7c>)
 800e0b6:	216b      	movs	r1, #107	@ 0x6b
 800e0b8:	f7ff f868 	bl	800d18c <__assert_func>
 800e0bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0c0:	6006      	str	r6, [r0, #0]
 800e0c2:	60c6      	str	r6, [r0, #12]
 800e0c4:	69e6      	ldr	r6, [r4, #28]
 800e0c6:	68f3      	ldr	r3, [r6, #12]
 800e0c8:	b183      	cbz	r3, 800e0ec <_Balloc+0x50>
 800e0ca:	69e3      	ldr	r3, [r4, #28]
 800e0cc:	68db      	ldr	r3, [r3, #12]
 800e0ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e0d2:	b9b8      	cbnz	r0, 800e104 <_Balloc+0x68>
 800e0d4:	2101      	movs	r1, #1
 800e0d6:	fa01 f605 	lsl.w	r6, r1, r5
 800e0da:	1d72      	adds	r2, r6, #5
 800e0dc:	0092      	lsls	r2, r2, #2
 800e0de:	4620      	mov	r0, r4
 800e0e0:	f000 fdfd 	bl	800ecde <_calloc_r>
 800e0e4:	b160      	cbz	r0, 800e100 <_Balloc+0x64>
 800e0e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e0ea:	e00e      	b.n	800e10a <_Balloc+0x6e>
 800e0ec:	2221      	movs	r2, #33	@ 0x21
 800e0ee:	2104      	movs	r1, #4
 800e0f0:	4620      	mov	r0, r4
 800e0f2:	f000 fdf4 	bl	800ecde <_calloc_r>
 800e0f6:	69e3      	ldr	r3, [r4, #28]
 800e0f8:	60f0      	str	r0, [r6, #12]
 800e0fa:	68db      	ldr	r3, [r3, #12]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d1e4      	bne.n	800e0ca <_Balloc+0x2e>
 800e100:	2000      	movs	r0, #0
 800e102:	bd70      	pop	{r4, r5, r6, pc}
 800e104:	6802      	ldr	r2, [r0, #0]
 800e106:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e10a:	2300      	movs	r3, #0
 800e10c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e110:	e7f7      	b.n	800e102 <_Balloc+0x66>
 800e112:	bf00      	nop
 800e114:	0801083a 	.word	0x0801083a
 800e118:	08010999 	.word	0x08010999

0800e11c <_Bfree>:
 800e11c:	b570      	push	{r4, r5, r6, lr}
 800e11e:	69c6      	ldr	r6, [r0, #28]
 800e120:	4605      	mov	r5, r0
 800e122:	460c      	mov	r4, r1
 800e124:	b976      	cbnz	r6, 800e144 <_Bfree+0x28>
 800e126:	2010      	movs	r0, #16
 800e128:	f7ff fef0 	bl	800df0c <malloc>
 800e12c:	4602      	mov	r2, r0
 800e12e:	61e8      	str	r0, [r5, #28]
 800e130:	b920      	cbnz	r0, 800e13c <_Bfree+0x20>
 800e132:	4b09      	ldr	r3, [pc, #36]	@ (800e158 <_Bfree+0x3c>)
 800e134:	4809      	ldr	r0, [pc, #36]	@ (800e15c <_Bfree+0x40>)
 800e136:	218f      	movs	r1, #143	@ 0x8f
 800e138:	f7ff f828 	bl	800d18c <__assert_func>
 800e13c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e140:	6006      	str	r6, [r0, #0]
 800e142:	60c6      	str	r6, [r0, #12]
 800e144:	b13c      	cbz	r4, 800e156 <_Bfree+0x3a>
 800e146:	69eb      	ldr	r3, [r5, #28]
 800e148:	6862      	ldr	r2, [r4, #4]
 800e14a:	68db      	ldr	r3, [r3, #12]
 800e14c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e150:	6021      	str	r1, [r4, #0]
 800e152:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e156:	bd70      	pop	{r4, r5, r6, pc}
 800e158:	0801083a 	.word	0x0801083a
 800e15c:	08010999 	.word	0x08010999

0800e160 <__multadd>:
 800e160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e164:	690d      	ldr	r5, [r1, #16]
 800e166:	4607      	mov	r7, r0
 800e168:	460c      	mov	r4, r1
 800e16a:	461e      	mov	r6, r3
 800e16c:	f101 0c14 	add.w	ip, r1, #20
 800e170:	2000      	movs	r0, #0
 800e172:	f8dc 3000 	ldr.w	r3, [ip]
 800e176:	b299      	uxth	r1, r3
 800e178:	fb02 6101 	mla	r1, r2, r1, r6
 800e17c:	0c1e      	lsrs	r6, r3, #16
 800e17e:	0c0b      	lsrs	r3, r1, #16
 800e180:	fb02 3306 	mla	r3, r2, r6, r3
 800e184:	b289      	uxth	r1, r1
 800e186:	3001      	adds	r0, #1
 800e188:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e18c:	4285      	cmp	r5, r0
 800e18e:	f84c 1b04 	str.w	r1, [ip], #4
 800e192:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e196:	dcec      	bgt.n	800e172 <__multadd+0x12>
 800e198:	b30e      	cbz	r6, 800e1de <__multadd+0x7e>
 800e19a:	68a3      	ldr	r3, [r4, #8]
 800e19c:	42ab      	cmp	r3, r5
 800e19e:	dc19      	bgt.n	800e1d4 <__multadd+0x74>
 800e1a0:	6861      	ldr	r1, [r4, #4]
 800e1a2:	4638      	mov	r0, r7
 800e1a4:	3101      	adds	r1, #1
 800e1a6:	f7ff ff79 	bl	800e09c <_Balloc>
 800e1aa:	4680      	mov	r8, r0
 800e1ac:	b928      	cbnz	r0, 800e1ba <__multadd+0x5a>
 800e1ae:	4602      	mov	r2, r0
 800e1b0:	4b0c      	ldr	r3, [pc, #48]	@ (800e1e4 <__multadd+0x84>)
 800e1b2:	480d      	ldr	r0, [pc, #52]	@ (800e1e8 <__multadd+0x88>)
 800e1b4:	21ba      	movs	r1, #186	@ 0xba
 800e1b6:	f7fe ffe9 	bl	800d18c <__assert_func>
 800e1ba:	6922      	ldr	r2, [r4, #16]
 800e1bc:	3202      	adds	r2, #2
 800e1be:	f104 010c 	add.w	r1, r4, #12
 800e1c2:	0092      	lsls	r2, r2, #2
 800e1c4:	300c      	adds	r0, #12
 800e1c6:	f7fe ffd2 	bl	800d16e <memcpy>
 800e1ca:	4621      	mov	r1, r4
 800e1cc:	4638      	mov	r0, r7
 800e1ce:	f7ff ffa5 	bl	800e11c <_Bfree>
 800e1d2:	4644      	mov	r4, r8
 800e1d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e1d8:	3501      	adds	r5, #1
 800e1da:	615e      	str	r6, [r3, #20]
 800e1dc:	6125      	str	r5, [r4, #16]
 800e1de:	4620      	mov	r0, r4
 800e1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1e4:	08010988 	.word	0x08010988
 800e1e8:	08010999 	.word	0x08010999

0800e1ec <__hi0bits>:
 800e1ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e1f0:	4603      	mov	r3, r0
 800e1f2:	bf36      	itet	cc
 800e1f4:	0403      	lslcc	r3, r0, #16
 800e1f6:	2000      	movcs	r0, #0
 800e1f8:	2010      	movcc	r0, #16
 800e1fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e1fe:	bf3c      	itt	cc
 800e200:	021b      	lslcc	r3, r3, #8
 800e202:	3008      	addcc	r0, #8
 800e204:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e208:	bf3c      	itt	cc
 800e20a:	011b      	lslcc	r3, r3, #4
 800e20c:	3004      	addcc	r0, #4
 800e20e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e212:	bf3c      	itt	cc
 800e214:	009b      	lslcc	r3, r3, #2
 800e216:	3002      	addcc	r0, #2
 800e218:	2b00      	cmp	r3, #0
 800e21a:	db05      	blt.n	800e228 <__hi0bits+0x3c>
 800e21c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e220:	f100 0001 	add.w	r0, r0, #1
 800e224:	bf08      	it	eq
 800e226:	2020      	moveq	r0, #32
 800e228:	4770      	bx	lr

0800e22a <__lo0bits>:
 800e22a:	6803      	ldr	r3, [r0, #0]
 800e22c:	4602      	mov	r2, r0
 800e22e:	f013 0007 	ands.w	r0, r3, #7
 800e232:	d00b      	beq.n	800e24c <__lo0bits+0x22>
 800e234:	07d9      	lsls	r1, r3, #31
 800e236:	d421      	bmi.n	800e27c <__lo0bits+0x52>
 800e238:	0798      	lsls	r0, r3, #30
 800e23a:	bf49      	itett	mi
 800e23c:	085b      	lsrmi	r3, r3, #1
 800e23e:	089b      	lsrpl	r3, r3, #2
 800e240:	2001      	movmi	r0, #1
 800e242:	6013      	strmi	r3, [r2, #0]
 800e244:	bf5c      	itt	pl
 800e246:	6013      	strpl	r3, [r2, #0]
 800e248:	2002      	movpl	r0, #2
 800e24a:	4770      	bx	lr
 800e24c:	b299      	uxth	r1, r3
 800e24e:	b909      	cbnz	r1, 800e254 <__lo0bits+0x2a>
 800e250:	0c1b      	lsrs	r3, r3, #16
 800e252:	2010      	movs	r0, #16
 800e254:	b2d9      	uxtb	r1, r3
 800e256:	b909      	cbnz	r1, 800e25c <__lo0bits+0x32>
 800e258:	3008      	adds	r0, #8
 800e25a:	0a1b      	lsrs	r3, r3, #8
 800e25c:	0719      	lsls	r1, r3, #28
 800e25e:	bf04      	itt	eq
 800e260:	091b      	lsreq	r3, r3, #4
 800e262:	3004      	addeq	r0, #4
 800e264:	0799      	lsls	r1, r3, #30
 800e266:	bf04      	itt	eq
 800e268:	089b      	lsreq	r3, r3, #2
 800e26a:	3002      	addeq	r0, #2
 800e26c:	07d9      	lsls	r1, r3, #31
 800e26e:	d403      	bmi.n	800e278 <__lo0bits+0x4e>
 800e270:	085b      	lsrs	r3, r3, #1
 800e272:	f100 0001 	add.w	r0, r0, #1
 800e276:	d003      	beq.n	800e280 <__lo0bits+0x56>
 800e278:	6013      	str	r3, [r2, #0]
 800e27a:	4770      	bx	lr
 800e27c:	2000      	movs	r0, #0
 800e27e:	4770      	bx	lr
 800e280:	2020      	movs	r0, #32
 800e282:	4770      	bx	lr

0800e284 <__i2b>:
 800e284:	b510      	push	{r4, lr}
 800e286:	460c      	mov	r4, r1
 800e288:	2101      	movs	r1, #1
 800e28a:	f7ff ff07 	bl	800e09c <_Balloc>
 800e28e:	4602      	mov	r2, r0
 800e290:	b928      	cbnz	r0, 800e29e <__i2b+0x1a>
 800e292:	4b05      	ldr	r3, [pc, #20]	@ (800e2a8 <__i2b+0x24>)
 800e294:	4805      	ldr	r0, [pc, #20]	@ (800e2ac <__i2b+0x28>)
 800e296:	f240 1145 	movw	r1, #325	@ 0x145
 800e29a:	f7fe ff77 	bl	800d18c <__assert_func>
 800e29e:	2301      	movs	r3, #1
 800e2a0:	6144      	str	r4, [r0, #20]
 800e2a2:	6103      	str	r3, [r0, #16]
 800e2a4:	bd10      	pop	{r4, pc}
 800e2a6:	bf00      	nop
 800e2a8:	08010988 	.word	0x08010988
 800e2ac:	08010999 	.word	0x08010999

0800e2b0 <__multiply>:
 800e2b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2b4:	4617      	mov	r7, r2
 800e2b6:	690a      	ldr	r2, [r1, #16]
 800e2b8:	693b      	ldr	r3, [r7, #16]
 800e2ba:	429a      	cmp	r2, r3
 800e2bc:	bfa8      	it	ge
 800e2be:	463b      	movge	r3, r7
 800e2c0:	4689      	mov	r9, r1
 800e2c2:	bfa4      	itt	ge
 800e2c4:	460f      	movge	r7, r1
 800e2c6:	4699      	movge	r9, r3
 800e2c8:	693d      	ldr	r5, [r7, #16]
 800e2ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e2ce:	68bb      	ldr	r3, [r7, #8]
 800e2d0:	6879      	ldr	r1, [r7, #4]
 800e2d2:	eb05 060a 	add.w	r6, r5, sl
 800e2d6:	42b3      	cmp	r3, r6
 800e2d8:	b085      	sub	sp, #20
 800e2da:	bfb8      	it	lt
 800e2dc:	3101      	addlt	r1, #1
 800e2de:	f7ff fedd 	bl	800e09c <_Balloc>
 800e2e2:	b930      	cbnz	r0, 800e2f2 <__multiply+0x42>
 800e2e4:	4602      	mov	r2, r0
 800e2e6:	4b41      	ldr	r3, [pc, #260]	@ (800e3ec <__multiply+0x13c>)
 800e2e8:	4841      	ldr	r0, [pc, #260]	@ (800e3f0 <__multiply+0x140>)
 800e2ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e2ee:	f7fe ff4d 	bl	800d18c <__assert_func>
 800e2f2:	f100 0414 	add.w	r4, r0, #20
 800e2f6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e2fa:	4623      	mov	r3, r4
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	4573      	cmp	r3, lr
 800e300:	d320      	bcc.n	800e344 <__multiply+0x94>
 800e302:	f107 0814 	add.w	r8, r7, #20
 800e306:	f109 0114 	add.w	r1, r9, #20
 800e30a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e30e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e312:	9302      	str	r3, [sp, #8]
 800e314:	1beb      	subs	r3, r5, r7
 800e316:	3b15      	subs	r3, #21
 800e318:	f023 0303 	bic.w	r3, r3, #3
 800e31c:	3304      	adds	r3, #4
 800e31e:	3715      	adds	r7, #21
 800e320:	42bd      	cmp	r5, r7
 800e322:	bf38      	it	cc
 800e324:	2304      	movcc	r3, #4
 800e326:	9301      	str	r3, [sp, #4]
 800e328:	9b02      	ldr	r3, [sp, #8]
 800e32a:	9103      	str	r1, [sp, #12]
 800e32c:	428b      	cmp	r3, r1
 800e32e:	d80c      	bhi.n	800e34a <__multiply+0x9a>
 800e330:	2e00      	cmp	r6, #0
 800e332:	dd03      	ble.n	800e33c <__multiply+0x8c>
 800e334:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d055      	beq.n	800e3e8 <__multiply+0x138>
 800e33c:	6106      	str	r6, [r0, #16]
 800e33e:	b005      	add	sp, #20
 800e340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e344:	f843 2b04 	str.w	r2, [r3], #4
 800e348:	e7d9      	b.n	800e2fe <__multiply+0x4e>
 800e34a:	f8b1 a000 	ldrh.w	sl, [r1]
 800e34e:	f1ba 0f00 	cmp.w	sl, #0
 800e352:	d01f      	beq.n	800e394 <__multiply+0xe4>
 800e354:	46c4      	mov	ip, r8
 800e356:	46a1      	mov	r9, r4
 800e358:	2700      	movs	r7, #0
 800e35a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e35e:	f8d9 3000 	ldr.w	r3, [r9]
 800e362:	fa1f fb82 	uxth.w	fp, r2
 800e366:	b29b      	uxth	r3, r3
 800e368:	fb0a 330b 	mla	r3, sl, fp, r3
 800e36c:	443b      	add	r3, r7
 800e36e:	f8d9 7000 	ldr.w	r7, [r9]
 800e372:	0c12      	lsrs	r2, r2, #16
 800e374:	0c3f      	lsrs	r7, r7, #16
 800e376:	fb0a 7202 	mla	r2, sl, r2, r7
 800e37a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e37e:	b29b      	uxth	r3, r3
 800e380:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e384:	4565      	cmp	r5, ip
 800e386:	f849 3b04 	str.w	r3, [r9], #4
 800e38a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e38e:	d8e4      	bhi.n	800e35a <__multiply+0xaa>
 800e390:	9b01      	ldr	r3, [sp, #4]
 800e392:	50e7      	str	r7, [r4, r3]
 800e394:	9b03      	ldr	r3, [sp, #12]
 800e396:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e39a:	3104      	adds	r1, #4
 800e39c:	f1b9 0f00 	cmp.w	r9, #0
 800e3a0:	d020      	beq.n	800e3e4 <__multiply+0x134>
 800e3a2:	6823      	ldr	r3, [r4, #0]
 800e3a4:	4647      	mov	r7, r8
 800e3a6:	46a4      	mov	ip, r4
 800e3a8:	f04f 0a00 	mov.w	sl, #0
 800e3ac:	f8b7 b000 	ldrh.w	fp, [r7]
 800e3b0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e3b4:	fb09 220b 	mla	r2, r9, fp, r2
 800e3b8:	4452      	add	r2, sl
 800e3ba:	b29b      	uxth	r3, r3
 800e3bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e3c0:	f84c 3b04 	str.w	r3, [ip], #4
 800e3c4:	f857 3b04 	ldr.w	r3, [r7], #4
 800e3c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e3cc:	f8bc 3000 	ldrh.w	r3, [ip]
 800e3d0:	fb09 330a 	mla	r3, r9, sl, r3
 800e3d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e3d8:	42bd      	cmp	r5, r7
 800e3da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e3de:	d8e5      	bhi.n	800e3ac <__multiply+0xfc>
 800e3e0:	9a01      	ldr	r2, [sp, #4]
 800e3e2:	50a3      	str	r3, [r4, r2]
 800e3e4:	3404      	adds	r4, #4
 800e3e6:	e79f      	b.n	800e328 <__multiply+0x78>
 800e3e8:	3e01      	subs	r6, #1
 800e3ea:	e7a1      	b.n	800e330 <__multiply+0x80>
 800e3ec:	08010988 	.word	0x08010988
 800e3f0:	08010999 	.word	0x08010999

0800e3f4 <__pow5mult>:
 800e3f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3f8:	4615      	mov	r5, r2
 800e3fa:	f012 0203 	ands.w	r2, r2, #3
 800e3fe:	4607      	mov	r7, r0
 800e400:	460e      	mov	r6, r1
 800e402:	d007      	beq.n	800e414 <__pow5mult+0x20>
 800e404:	4c25      	ldr	r4, [pc, #148]	@ (800e49c <__pow5mult+0xa8>)
 800e406:	3a01      	subs	r2, #1
 800e408:	2300      	movs	r3, #0
 800e40a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e40e:	f7ff fea7 	bl	800e160 <__multadd>
 800e412:	4606      	mov	r6, r0
 800e414:	10ad      	asrs	r5, r5, #2
 800e416:	d03d      	beq.n	800e494 <__pow5mult+0xa0>
 800e418:	69fc      	ldr	r4, [r7, #28]
 800e41a:	b97c      	cbnz	r4, 800e43c <__pow5mult+0x48>
 800e41c:	2010      	movs	r0, #16
 800e41e:	f7ff fd75 	bl	800df0c <malloc>
 800e422:	4602      	mov	r2, r0
 800e424:	61f8      	str	r0, [r7, #28]
 800e426:	b928      	cbnz	r0, 800e434 <__pow5mult+0x40>
 800e428:	4b1d      	ldr	r3, [pc, #116]	@ (800e4a0 <__pow5mult+0xac>)
 800e42a:	481e      	ldr	r0, [pc, #120]	@ (800e4a4 <__pow5mult+0xb0>)
 800e42c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e430:	f7fe feac 	bl	800d18c <__assert_func>
 800e434:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e438:	6004      	str	r4, [r0, #0]
 800e43a:	60c4      	str	r4, [r0, #12]
 800e43c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e440:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e444:	b94c      	cbnz	r4, 800e45a <__pow5mult+0x66>
 800e446:	f240 2171 	movw	r1, #625	@ 0x271
 800e44a:	4638      	mov	r0, r7
 800e44c:	f7ff ff1a 	bl	800e284 <__i2b>
 800e450:	2300      	movs	r3, #0
 800e452:	f8c8 0008 	str.w	r0, [r8, #8]
 800e456:	4604      	mov	r4, r0
 800e458:	6003      	str	r3, [r0, #0]
 800e45a:	f04f 0900 	mov.w	r9, #0
 800e45e:	07eb      	lsls	r3, r5, #31
 800e460:	d50a      	bpl.n	800e478 <__pow5mult+0x84>
 800e462:	4631      	mov	r1, r6
 800e464:	4622      	mov	r2, r4
 800e466:	4638      	mov	r0, r7
 800e468:	f7ff ff22 	bl	800e2b0 <__multiply>
 800e46c:	4631      	mov	r1, r6
 800e46e:	4680      	mov	r8, r0
 800e470:	4638      	mov	r0, r7
 800e472:	f7ff fe53 	bl	800e11c <_Bfree>
 800e476:	4646      	mov	r6, r8
 800e478:	106d      	asrs	r5, r5, #1
 800e47a:	d00b      	beq.n	800e494 <__pow5mult+0xa0>
 800e47c:	6820      	ldr	r0, [r4, #0]
 800e47e:	b938      	cbnz	r0, 800e490 <__pow5mult+0x9c>
 800e480:	4622      	mov	r2, r4
 800e482:	4621      	mov	r1, r4
 800e484:	4638      	mov	r0, r7
 800e486:	f7ff ff13 	bl	800e2b0 <__multiply>
 800e48a:	6020      	str	r0, [r4, #0]
 800e48c:	f8c0 9000 	str.w	r9, [r0]
 800e490:	4604      	mov	r4, r0
 800e492:	e7e4      	b.n	800e45e <__pow5mult+0x6a>
 800e494:	4630      	mov	r0, r6
 800e496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e49a:	bf00      	nop
 800e49c:	08010b04 	.word	0x08010b04
 800e4a0:	0801083a 	.word	0x0801083a
 800e4a4:	08010999 	.word	0x08010999

0800e4a8 <__lshift>:
 800e4a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4ac:	460c      	mov	r4, r1
 800e4ae:	6849      	ldr	r1, [r1, #4]
 800e4b0:	6923      	ldr	r3, [r4, #16]
 800e4b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e4b6:	68a3      	ldr	r3, [r4, #8]
 800e4b8:	4607      	mov	r7, r0
 800e4ba:	4691      	mov	r9, r2
 800e4bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e4c0:	f108 0601 	add.w	r6, r8, #1
 800e4c4:	42b3      	cmp	r3, r6
 800e4c6:	db0b      	blt.n	800e4e0 <__lshift+0x38>
 800e4c8:	4638      	mov	r0, r7
 800e4ca:	f7ff fde7 	bl	800e09c <_Balloc>
 800e4ce:	4605      	mov	r5, r0
 800e4d0:	b948      	cbnz	r0, 800e4e6 <__lshift+0x3e>
 800e4d2:	4602      	mov	r2, r0
 800e4d4:	4b28      	ldr	r3, [pc, #160]	@ (800e578 <__lshift+0xd0>)
 800e4d6:	4829      	ldr	r0, [pc, #164]	@ (800e57c <__lshift+0xd4>)
 800e4d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e4dc:	f7fe fe56 	bl	800d18c <__assert_func>
 800e4e0:	3101      	adds	r1, #1
 800e4e2:	005b      	lsls	r3, r3, #1
 800e4e4:	e7ee      	b.n	800e4c4 <__lshift+0x1c>
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	f100 0114 	add.w	r1, r0, #20
 800e4ec:	f100 0210 	add.w	r2, r0, #16
 800e4f0:	4618      	mov	r0, r3
 800e4f2:	4553      	cmp	r3, sl
 800e4f4:	db33      	blt.n	800e55e <__lshift+0xb6>
 800e4f6:	6920      	ldr	r0, [r4, #16]
 800e4f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4fc:	f104 0314 	add.w	r3, r4, #20
 800e500:	f019 091f 	ands.w	r9, r9, #31
 800e504:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e508:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e50c:	d02b      	beq.n	800e566 <__lshift+0xbe>
 800e50e:	f1c9 0e20 	rsb	lr, r9, #32
 800e512:	468a      	mov	sl, r1
 800e514:	2200      	movs	r2, #0
 800e516:	6818      	ldr	r0, [r3, #0]
 800e518:	fa00 f009 	lsl.w	r0, r0, r9
 800e51c:	4310      	orrs	r0, r2
 800e51e:	f84a 0b04 	str.w	r0, [sl], #4
 800e522:	f853 2b04 	ldr.w	r2, [r3], #4
 800e526:	459c      	cmp	ip, r3
 800e528:	fa22 f20e 	lsr.w	r2, r2, lr
 800e52c:	d8f3      	bhi.n	800e516 <__lshift+0x6e>
 800e52e:	ebac 0304 	sub.w	r3, ip, r4
 800e532:	3b15      	subs	r3, #21
 800e534:	f023 0303 	bic.w	r3, r3, #3
 800e538:	3304      	adds	r3, #4
 800e53a:	f104 0015 	add.w	r0, r4, #21
 800e53e:	4560      	cmp	r0, ip
 800e540:	bf88      	it	hi
 800e542:	2304      	movhi	r3, #4
 800e544:	50ca      	str	r2, [r1, r3]
 800e546:	b10a      	cbz	r2, 800e54c <__lshift+0xa4>
 800e548:	f108 0602 	add.w	r6, r8, #2
 800e54c:	3e01      	subs	r6, #1
 800e54e:	4638      	mov	r0, r7
 800e550:	612e      	str	r6, [r5, #16]
 800e552:	4621      	mov	r1, r4
 800e554:	f7ff fde2 	bl	800e11c <_Bfree>
 800e558:	4628      	mov	r0, r5
 800e55a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e55e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e562:	3301      	adds	r3, #1
 800e564:	e7c5      	b.n	800e4f2 <__lshift+0x4a>
 800e566:	3904      	subs	r1, #4
 800e568:	f853 2b04 	ldr.w	r2, [r3], #4
 800e56c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e570:	459c      	cmp	ip, r3
 800e572:	d8f9      	bhi.n	800e568 <__lshift+0xc0>
 800e574:	e7ea      	b.n	800e54c <__lshift+0xa4>
 800e576:	bf00      	nop
 800e578:	08010988 	.word	0x08010988
 800e57c:	08010999 	.word	0x08010999

0800e580 <__mcmp>:
 800e580:	690a      	ldr	r2, [r1, #16]
 800e582:	4603      	mov	r3, r0
 800e584:	6900      	ldr	r0, [r0, #16]
 800e586:	1a80      	subs	r0, r0, r2
 800e588:	b530      	push	{r4, r5, lr}
 800e58a:	d10e      	bne.n	800e5aa <__mcmp+0x2a>
 800e58c:	3314      	adds	r3, #20
 800e58e:	3114      	adds	r1, #20
 800e590:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e594:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e598:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e59c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e5a0:	4295      	cmp	r5, r2
 800e5a2:	d003      	beq.n	800e5ac <__mcmp+0x2c>
 800e5a4:	d205      	bcs.n	800e5b2 <__mcmp+0x32>
 800e5a6:	f04f 30ff 	mov.w	r0, #4294967295
 800e5aa:	bd30      	pop	{r4, r5, pc}
 800e5ac:	42a3      	cmp	r3, r4
 800e5ae:	d3f3      	bcc.n	800e598 <__mcmp+0x18>
 800e5b0:	e7fb      	b.n	800e5aa <__mcmp+0x2a>
 800e5b2:	2001      	movs	r0, #1
 800e5b4:	e7f9      	b.n	800e5aa <__mcmp+0x2a>
	...

0800e5b8 <__mdiff>:
 800e5b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5bc:	4689      	mov	r9, r1
 800e5be:	4606      	mov	r6, r0
 800e5c0:	4611      	mov	r1, r2
 800e5c2:	4648      	mov	r0, r9
 800e5c4:	4614      	mov	r4, r2
 800e5c6:	f7ff ffdb 	bl	800e580 <__mcmp>
 800e5ca:	1e05      	subs	r5, r0, #0
 800e5cc:	d112      	bne.n	800e5f4 <__mdiff+0x3c>
 800e5ce:	4629      	mov	r1, r5
 800e5d0:	4630      	mov	r0, r6
 800e5d2:	f7ff fd63 	bl	800e09c <_Balloc>
 800e5d6:	4602      	mov	r2, r0
 800e5d8:	b928      	cbnz	r0, 800e5e6 <__mdiff+0x2e>
 800e5da:	4b3f      	ldr	r3, [pc, #252]	@ (800e6d8 <__mdiff+0x120>)
 800e5dc:	f240 2137 	movw	r1, #567	@ 0x237
 800e5e0:	483e      	ldr	r0, [pc, #248]	@ (800e6dc <__mdiff+0x124>)
 800e5e2:	f7fe fdd3 	bl	800d18c <__assert_func>
 800e5e6:	2301      	movs	r3, #1
 800e5e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e5ec:	4610      	mov	r0, r2
 800e5ee:	b003      	add	sp, #12
 800e5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5f4:	bfbc      	itt	lt
 800e5f6:	464b      	movlt	r3, r9
 800e5f8:	46a1      	movlt	r9, r4
 800e5fa:	4630      	mov	r0, r6
 800e5fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e600:	bfba      	itte	lt
 800e602:	461c      	movlt	r4, r3
 800e604:	2501      	movlt	r5, #1
 800e606:	2500      	movge	r5, #0
 800e608:	f7ff fd48 	bl	800e09c <_Balloc>
 800e60c:	4602      	mov	r2, r0
 800e60e:	b918      	cbnz	r0, 800e618 <__mdiff+0x60>
 800e610:	4b31      	ldr	r3, [pc, #196]	@ (800e6d8 <__mdiff+0x120>)
 800e612:	f240 2145 	movw	r1, #581	@ 0x245
 800e616:	e7e3      	b.n	800e5e0 <__mdiff+0x28>
 800e618:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e61c:	6926      	ldr	r6, [r4, #16]
 800e61e:	60c5      	str	r5, [r0, #12]
 800e620:	f109 0310 	add.w	r3, r9, #16
 800e624:	f109 0514 	add.w	r5, r9, #20
 800e628:	f104 0e14 	add.w	lr, r4, #20
 800e62c:	f100 0b14 	add.w	fp, r0, #20
 800e630:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e634:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e638:	9301      	str	r3, [sp, #4]
 800e63a:	46d9      	mov	r9, fp
 800e63c:	f04f 0c00 	mov.w	ip, #0
 800e640:	9b01      	ldr	r3, [sp, #4]
 800e642:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e646:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e64a:	9301      	str	r3, [sp, #4]
 800e64c:	fa1f f38a 	uxth.w	r3, sl
 800e650:	4619      	mov	r1, r3
 800e652:	b283      	uxth	r3, r0
 800e654:	1acb      	subs	r3, r1, r3
 800e656:	0c00      	lsrs	r0, r0, #16
 800e658:	4463      	add	r3, ip
 800e65a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e65e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e662:	b29b      	uxth	r3, r3
 800e664:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e668:	4576      	cmp	r6, lr
 800e66a:	f849 3b04 	str.w	r3, [r9], #4
 800e66e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e672:	d8e5      	bhi.n	800e640 <__mdiff+0x88>
 800e674:	1b33      	subs	r3, r6, r4
 800e676:	3b15      	subs	r3, #21
 800e678:	f023 0303 	bic.w	r3, r3, #3
 800e67c:	3415      	adds	r4, #21
 800e67e:	3304      	adds	r3, #4
 800e680:	42a6      	cmp	r6, r4
 800e682:	bf38      	it	cc
 800e684:	2304      	movcc	r3, #4
 800e686:	441d      	add	r5, r3
 800e688:	445b      	add	r3, fp
 800e68a:	461e      	mov	r6, r3
 800e68c:	462c      	mov	r4, r5
 800e68e:	4544      	cmp	r4, r8
 800e690:	d30e      	bcc.n	800e6b0 <__mdiff+0xf8>
 800e692:	f108 0103 	add.w	r1, r8, #3
 800e696:	1b49      	subs	r1, r1, r5
 800e698:	f021 0103 	bic.w	r1, r1, #3
 800e69c:	3d03      	subs	r5, #3
 800e69e:	45a8      	cmp	r8, r5
 800e6a0:	bf38      	it	cc
 800e6a2:	2100      	movcc	r1, #0
 800e6a4:	440b      	add	r3, r1
 800e6a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e6aa:	b191      	cbz	r1, 800e6d2 <__mdiff+0x11a>
 800e6ac:	6117      	str	r7, [r2, #16]
 800e6ae:	e79d      	b.n	800e5ec <__mdiff+0x34>
 800e6b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800e6b4:	46e6      	mov	lr, ip
 800e6b6:	0c08      	lsrs	r0, r1, #16
 800e6b8:	fa1c fc81 	uxtah	ip, ip, r1
 800e6bc:	4471      	add	r1, lr
 800e6be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e6c2:	b289      	uxth	r1, r1
 800e6c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e6c8:	f846 1b04 	str.w	r1, [r6], #4
 800e6cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e6d0:	e7dd      	b.n	800e68e <__mdiff+0xd6>
 800e6d2:	3f01      	subs	r7, #1
 800e6d4:	e7e7      	b.n	800e6a6 <__mdiff+0xee>
 800e6d6:	bf00      	nop
 800e6d8:	08010988 	.word	0x08010988
 800e6dc:	08010999 	.word	0x08010999

0800e6e0 <__d2b>:
 800e6e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e6e4:	460f      	mov	r7, r1
 800e6e6:	2101      	movs	r1, #1
 800e6e8:	ec59 8b10 	vmov	r8, r9, d0
 800e6ec:	4616      	mov	r6, r2
 800e6ee:	f7ff fcd5 	bl	800e09c <_Balloc>
 800e6f2:	4604      	mov	r4, r0
 800e6f4:	b930      	cbnz	r0, 800e704 <__d2b+0x24>
 800e6f6:	4602      	mov	r2, r0
 800e6f8:	4b23      	ldr	r3, [pc, #140]	@ (800e788 <__d2b+0xa8>)
 800e6fa:	4824      	ldr	r0, [pc, #144]	@ (800e78c <__d2b+0xac>)
 800e6fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800e700:	f7fe fd44 	bl	800d18c <__assert_func>
 800e704:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e708:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e70c:	b10d      	cbz	r5, 800e712 <__d2b+0x32>
 800e70e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e712:	9301      	str	r3, [sp, #4]
 800e714:	f1b8 0300 	subs.w	r3, r8, #0
 800e718:	d023      	beq.n	800e762 <__d2b+0x82>
 800e71a:	4668      	mov	r0, sp
 800e71c:	9300      	str	r3, [sp, #0]
 800e71e:	f7ff fd84 	bl	800e22a <__lo0bits>
 800e722:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e726:	b1d0      	cbz	r0, 800e75e <__d2b+0x7e>
 800e728:	f1c0 0320 	rsb	r3, r0, #32
 800e72c:	fa02 f303 	lsl.w	r3, r2, r3
 800e730:	430b      	orrs	r3, r1
 800e732:	40c2      	lsrs	r2, r0
 800e734:	6163      	str	r3, [r4, #20]
 800e736:	9201      	str	r2, [sp, #4]
 800e738:	9b01      	ldr	r3, [sp, #4]
 800e73a:	61a3      	str	r3, [r4, #24]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	bf0c      	ite	eq
 800e740:	2201      	moveq	r2, #1
 800e742:	2202      	movne	r2, #2
 800e744:	6122      	str	r2, [r4, #16]
 800e746:	b1a5      	cbz	r5, 800e772 <__d2b+0x92>
 800e748:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e74c:	4405      	add	r5, r0
 800e74e:	603d      	str	r5, [r7, #0]
 800e750:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e754:	6030      	str	r0, [r6, #0]
 800e756:	4620      	mov	r0, r4
 800e758:	b003      	add	sp, #12
 800e75a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e75e:	6161      	str	r1, [r4, #20]
 800e760:	e7ea      	b.n	800e738 <__d2b+0x58>
 800e762:	a801      	add	r0, sp, #4
 800e764:	f7ff fd61 	bl	800e22a <__lo0bits>
 800e768:	9b01      	ldr	r3, [sp, #4]
 800e76a:	6163      	str	r3, [r4, #20]
 800e76c:	3020      	adds	r0, #32
 800e76e:	2201      	movs	r2, #1
 800e770:	e7e8      	b.n	800e744 <__d2b+0x64>
 800e772:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e776:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e77a:	6038      	str	r0, [r7, #0]
 800e77c:	6918      	ldr	r0, [r3, #16]
 800e77e:	f7ff fd35 	bl	800e1ec <__hi0bits>
 800e782:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e786:	e7e5      	b.n	800e754 <__d2b+0x74>
 800e788:	08010988 	.word	0x08010988
 800e78c:	08010999 	.word	0x08010999

0800e790 <__ascii_wctomb>:
 800e790:	4603      	mov	r3, r0
 800e792:	4608      	mov	r0, r1
 800e794:	b141      	cbz	r1, 800e7a8 <__ascii_wctomb+0x18>
 800e796:	2aff      	cmp	r2, #255	@ 0xff
 800e798:	d904      	bls.n	800e7a4 <__ascii_wctomb+0x14>
 800e79a:	228a      	movs	r2, #138	@ 0x8a
 800e79c:	601a      	str	r2, [r3, #0]
 800e79e:	f04f 30ff 	mov.w	r0, #4294967295
 800e7a2:	4770      	bx	lr
 800e7a4:	700a      	strb	r2, [r1, #0]
 800e7a6:	2001      	movs	r0, #1
 800e7a8:	4770      	bx	lr

0800e7aa <__sfputc_r>:
 800e7aa:	6893      	ldr	r3, [r2, #8]
 800e7ac:	3b01      	subs	r3, #1
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	b410      	push	{r4}
 800e7b2:	6093      	str	r3, [r2, #8]
 800e7b4:	da08      	bge.n	800e7c8 <__sfputc_r+0x1e>
 800e7b6:	6994      	ldr	r4, [r2, #24]
 800e7b8:	42a3      	cmp	r3, r4
 800e7ba:	db01      	blt.n	800e7c0 <__sfputc_r+0x16>
 800e7bc:	290a      	cmp	r1, #10
 800e7be:	d103      	bne.n	800e7c8 <__sfputc_r+0x1e>
 800e7c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e7c4:	f7fe bbb5 	b.w	800cf32 <__swbuf_r>
 800e7c8:	6813      	ldr	r3, [r2, #0]
 800e7ca:	1c58      	adds	r0, r3, #1
 800e7cc:	6010      	str	r0, [r2, #0]
 800e7ce:	7019      	strb	r1, [r3, #0]
 800e7d0:	4608      	mov	r0, r1
 800e7d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e7d6:	4770      	bx	lr

0800e7d8 <__sfputs_r>:
 800e7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7da:	4606      	mov	r6, r0
 800e7dc:	460f      	mov	r7, r1
 800e7de:	4614      	mov	r4, r2
 800e7e0:	18d5      	adds	r5, r2, r3
 800e7e2:	42ac      	cmp	r4, r5
 800e7e4:	d101      	bne.n	800e7ea <__sfputs_r+0x12>
 800e7e6:	2000      	movs	r0, #0
 800e7e8:	e007      	b.n	800e7fa <__sfputs_r+0x22>
 800e7ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7ee:	463a      	mov	r2, r7
 800e7f0:	4630      	mov	r0, r6
 800e7f2:	f7ff ffda 	bl	800e7aa <__sfputc_r>
 800e7f6:	1c43      	adds	r3, r0, #1
 800e7f8:	d1f3      	bne.n	800e7e2 <__sfputs_r+0xa>
 800e7fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e7fc <_vfiprintf_r>:
 800e7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e800:	460d      	mov	r5, r1
 800e802:	b09d      	sub	sp, #116	@ 0x74
 800e804:	4614      	mov	r4, r2
 800e806:	4698      	mov	r8, r3
 800e808:	4606      	mov	r6, r0
 800e80a:	b118      	cbz	r0, 800e814 <_vfiprintf_r+0x18>
 800e80c:	6a03      	ldr	r3, [r0, #32]
 800e80e:	b90b      	cbnz	r3, 800e814 <_vfiprintf_r+0x18>
 800e810:	f7fe faa6 	bl	800cd60 <__sinit>
 800e814:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e816:	07d9      	lsls	r1, r3, #31
 800e818:	d405      	bmi.n	800e826 <_vfiprintf_r+0x2a>
 800e81a:	89ab      	ldrh	r3, [r5, #12]
 800e81c:	059a      	lsls	r2, r3, #22
 800e81e:	d402      	bmi.n	800e826 <_vfiprintf_r+0x2a>
 800e820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e822:	f7fe fca2 	bl	800d16a <__retarget_lock_acquire_recursive>
 800e826:	89ab      	ldrh	r3, [r5, #12]
 800e828:	071b      	lsls	r3, r3, #28
 800e82a:	d501      	bpl.n	800e830 <_vfiprintf_r+0x34>
 800e82c:	692b      	ldr	r3, [r5, #16]
 800e82e:	b99b      	cbnz	r3, 800e858 <_vfiprintf_r+0x5c>
 800e830:	4629      	mov	r1, r5
 800e832:	4630      	mov	r0, r6
 800e834:	f7fe fbbc 	bl	800cfb0 <__swsetup_r>
 800e838:	b170      	cbz	r0, 800e858 <_vfiprintf_r+0x5c>
 800e83a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e83c:	07dc      	lsls	r4, r3, #31
 800e83e:	d504      	bpl.n	800e84a <_vfiprintf_r+0x4e>
 800e840:	f04f 30ff 	mov.w	r0, #4294967295
 800e844:	b01d      	add	sp, #116	@ 0x74
 800e846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e84a:	89ab      	ldrh	r3, [r5, #12]
 800e84c:	0598      	lsls	r0, r3, #22
 800e84e:	d4f7      	bmi.n	800e840 <_vfiprintf_r+0x44>
 800e850:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e852:	f7fe fc8b 	bl	800d16c <__retarget_lock_release_recursive>
 800e856:	e7f3      	b.n	800e840 <_vfiprintf_r+0x44>
 800e858:	2300      	movs	r3, #0
 800e85a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e85c:	2320      	movs	r3, #32
 800e85e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e862:	f8cd 800c 	str.w	r8, [sp, #12]
 800e866:	2330      	movs	r3, #48	@ 0x30
 800e868:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ea18 <_vfiprintf_r+0x21c>
 800e86c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e870:	f04f 0901 	mov.w	r9, #1
 800e874:	4623      	mov	r3, r4
 800e876:	469a      	mov	sl, r3
 800e878:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e87c:	b10a      	cbz	r2, 800e882 <_vfiprintf_r+0x86>
 800e87e:	2a25      	cmp	r2, #37	@ 0x25
 800e880:	d1f9      	bne.n	800e876 <_vfiprintf_r+0x7a>
 800e882:	ebba 0b04 	subs.w	fp, sl, r4
 800e886:	d00b      	beq.n	800e8a0 <_vfiprintf_r+0xa4>
 800e888:	465b      	mov	r3, fp
 800e88a:	4622      	mov	r2, r4
 800e88c:	4629      	mov	r1, r5
 800e88e:	4630      	mov	r0, r6
 800e890:	f7ff ffa2 	bl	800e7d8 <__sfputs_r>
 800e894:	3001      	adds	r0, #1
 800e896:	f000 80a7 	beq.w	800e9e8 <_vfiprintf_r+0x1ec>
 800e89a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e89c:	445a      	add	r2, fp
 800e89e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8a0:	f89a 3000 	ldrb.w	r3, [sl]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	f000 809f 	beq.w	800e9e8 <_vfiprintf_r+0x1ec>
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	f04f 32ff 	mov.w	r2, #4294967295
 800e8b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8b4:	f10a 0a01 	add.w	sl, sl, #1
 800e8b8:	9304      	str	r3, [sp, #16]
 800e8ba:	9307      	str	r3, [sp, #28]
 800e8bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e8c0:	931a      	str	r3, [sp, #104]	@ 0x68
 800e8c2:	4654      	mov	r4, sl
 800e8c4:	2205      	movs	r2, #5
 800e8c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8ca:	4853      	ldr	r0, [pc, #332]	@ (800ea18 <_vfiprintf_r+0x21c>)
 800e8cc:	f7f1 fc90 	bl	80001f0 <memchr>
 800e8d0:	9a04      	ldr	r2, [sp, #16]
 800e8d2:	b9d8      	cbnz	r0, 800e90c <_vfiprintf_r+0x110>
 800e8d4:	06d1      	lsls	r1, r2, #27
 800e8d6:	bf44      	itt	mi
 800e8d8:	2320      	movmi	r3, #32
 800e8da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8de:	0713      	lsls	r3, r2, #28
 800e8e0:	bf44      	itt	mi
 800e8e2:	232b      	movmi	r3, #43	@ 0x2b
 800e8e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8e8:	f89a 3000 	ldrb.w	r3, [sl]
 800e8ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8ee:	d015      	beq.n	800e91c <_vfiprintf_r+0x120>
 800e8f0:	9a07      	ldr	r2, [sp, #28]
 800e8f2:	4654      	mov	r4, sl
 800e8f4:	2000      	movs	r0, #0
 800e8f6:	f04f 0c0a 	mov.w	ip, #10
 800e8fa:	4621      	mov	r1, r4
 800e8fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e900:	3b30      	subs	r3, #48	@ 0x30
 800e902:	2b09      	cmp	r3, #9
 800e904:	d94b      	bls.n	800e99e <_vfiprintf_r+0x1a2>
 800e906:	b1b0      	cbz	r0, 800e936 <_vfiprintf_r+0x13a>
 800e908:	9207      	str	r2, [sp, #28]
 800e90a:	e014      	b.n	800e936 <_vfiprintf_r+0x13a>
 800e90c:	eba0 0308 	sub.w	r3, r0, r8
 800e910:	fa09 f303 	lsl.w	r3, r9, r3
 800e914:	4313      	orrs	r3, r2
 800e916:	9304      	str	r3, [sp, #16]
 800e918:	46a2      	mov	sl, r4
 800e91a:	e7d2      	b.n	800e8c2 <_vfiprintf_r+0xc6>
 800e91c:	9b03      	ldr	r3, [sp, #12]
 800e91e:	1d19      	adds	r1, r3, #4
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	9103      	str	r1, [sp, #12]
 800e924:	2b00      	cmp	r3, #0
 800e926:	bfbb      	ittet	lt
 800e928:	425b      	neglt	r3, r3
 800e92a:	f042 0202 	orrlt.w	r2, r2, #2
 800e92e:	9307      	strge	r3, [sp, #28]
 800e930:	9307      	strlt	r3, [sp, #28]
 800e932:	bfb8      	it	lt
 800e934:	9204      	strlt	r2, [sp, #16]
 800e936:	7823      	ldrb	r3, [r4, #0]
 800e938:	2b2e      	cmp	r3, #46	@ 0x2e
 800e93a:	d10a      	bne.n	800e952 <_vfiprintf_r+0x156>
 800e93c:	7863      	ldrb	r3, [r4, #1]
 800e93e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e940:	d132      	bne.n	800e9a8 <_vfiprintf_r+0x1ac>
 800e942:	9b03      	ldr	r3, [sp, #12]
 800e944:	1d1a      	adds	r2, r3, #4
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	9203      	str	r2, [sp, #12]
 800e94a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e94e:	3402      	adds	r4, #2
 800e950:	9305      	str	r3, [sp, #20]
 800e952:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ea28 <_vfiprintf_r+0x22c>
 800e956:	7821      	ldrb	r1, [r4, #0]
 800e958:	2203      	movs	r2, #3
 800e95a:	4650      	mov	r0, sl
 800e95c:	f7f1 fc48 	bl	80001f0 <memchr>
 800e960:	b138      	cbz	r0, 800e972 <_vfiprintf_r+0x176>
 800e962:	9b04      	ldr	r3, [sp, #16]
 800e964:	eba0 000a 	sub.w	r0, r0, sl
 800e968:	2240      	movs	r2, #64	@ 0x40
 800e96a:	4082      	lsls	r2, r0
 800e96c:	4313      	orrs	r3, r2
 800e96e:	3401      	adds	r4, #1
 800e970:	9304      	str	r3, [sp, #16]
 800e972:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e976:	4829      	ldr	r0, [pc, #164]	@ (800ea1c <_vfiprintf_r+0x220>)
 800e978:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e97c:	2206      	movs	r2, #6
 800e97e:	f7f1 fc37 	bl	80001f0 <memchr>
 800e982:	2800      	cmp	r0, #0
 800e984:	d03f      	beq.n	800ea06 <_vfiprintf_r+0x20a>
 800e986:	4b26      	ldr	r3, [pc, #152]	@ (800ea20 <_vfiprintf_r+0x224>)
 800e988:	bb1b      	cbnz	r3, 800e9d2 <_vfiprintf_r+0x1d6>
 800e98a:	9b03      	ldr	r3, [sp, #12]
 800e98c:	3307      	adds	r3, #7
 800e98e:	f023 0307 	bic.w	r3, r3, #7
 800e992:	3308      	adds	r3, #8
 800e994:	9303      	str	r3, [sp, #12]
 800e996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e998:	443b      	add	r3, r7
 800e99a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e99c:	e76a      	b.n	800e874 <_vfiprintf_r+0x78>
 800e99e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9a2:	460c      	mov	r4, r1
 800e9a4:	2001      	movs	r0, #1
 800e9a6:	e7a8      	b.n	800e8fa <_vfiprintf_r+0xfe>
 800e9a8:	2300      	movs	r3, #0
 800e9aa:	3401      	adds	r4, #1
 800e9ac:	9305      	str	r3, [sp, #20]
 800e9ae:	4619      	mov	r1, r3
 800e9b0:	f04f 0c0a 	mov.w	ip, #10
 800e9b4:	4620      	mov	r0, r4
 800e9b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9ba:	3a30      	subs	r2, #48	@ 0x30
 800e9bc:	2a09      	cmp	r2, #9
 800e9be:	d903      	bls.n	800e9c8 <_vfiprintf_r+0x1cc>
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d0c6      	beq.n	800e952 <_vfiprintf_r+0x156>
 800e9c4:	9105      	str	r1, [sp, #20]
 800e9c6:	e7c4      	b.n	800e952 <_vfiprintf_r+0x156>
 800e9c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9cc:	4604      	mov	r4, r0
 800e9ce:	2301      	movs	r3, #1
 800e9d0:	e7f0      	b.n	800e9b4 <_vfiprintf_r+0x1b8>
 800e9d2:	ab03      	add	r3, sp, #12
 800e9d4:	9300      	str	r3, [sp, #0]
 800e9d6:	462a      	mov	r2, r5
 800e9d8:	4b12      	ldr	r3, [pc, #72]	@ (800ea24 <_vfiprintf_r+0x228>)
 800e9da:	a904      	add	r1, sp, #16
 800e9dc:	4630      	mov	r0, r6
 800e9de:	f7fd fd7d 	bl	800c4dc <_printf_float>
 800e9e2:	4607      	mov	r7, r0
 800e9e4:	1c78      	adds	r0, r7, #1
 800e9e6:	d1d6      	bne.n	800e996 <_vfiprintf_r+0x19a>
 800e9e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e9ea:	07d9      	lsls	r1, r3, #31
 800e9ec:	d405      	bmi.n	800e9fa <_vfiprintf_r+0x1fe>
 800e9ee:	89ab      	ldrh	r3, [r5, #12]
 800e9f0:	059a      	lsls	r2, r3, #22
 800e9f2:	d402      	bmi.n	800e9fa <_vfiprintf_r+0x1fe>
 800e9f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e9f6:	f7fe fbb9 	bl	800d16c <__retarget_lock_release_recursive>
 800e9fa:	89ab      	ldrh	r3, [r5, #12]
 800e9fc:	065b      	lsls	r3, r3, #25
 800e9fe:	f53f af1f 	bmi.w	800e840 <_vfiprintf_r+0x44>
 800ea02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea04:	e71e      	b.n	800e844 <_vfiprintf_r+0x48>
 800ea06:	ab03      	add	r3, sp, #12
 800ea08:	9300      	str	r3, [sp, #0]
 800ea0a:	462a      	mov	r2, r5
 800ea0c:	4b05      	ldr	r3, [pc, #20]	@ (800ea24 <_vfiprintf_r+0x228>)
 800ea0e:	a904      	add	r1, sp, #16
 800ea10:	4630      	mov	r0, r6
 800ea12:	f7fd fffb 	bl	800ca0c <_printf_i>
 800ea16:	e7e4      	b.n	800e9e2 <_vfiprintf_r+0x1e6>
 800ea18:	080109f2 	.word	0x080109f2
 800ea1c:	080109fc 	.word	0x080109fc
 800ea20:	0800c4dd 	.word	0x0800c4dd
 800ea24:	0800e7d9 	.word	0x0800e7d9
 800ea28:	080109f8 	.word	0x080109f8

0800ea2c <__sflush_r>:
 800ea2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ea30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea34:	0716      	lsls	r6, r2, #28
 800ea36:	4605      	mov	r5, r0
 800ea38:	460c      	mov	r4, r1
 800ea3a:	d454      	bmi.n	800eae6 <__sflush_r+0xba>
 800ea3c:	684b      	ldr	r3, [r1, #4]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	dc02      	bgt.n	800ea48 <__sflush_r+0x1c>
 800ea42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	dd48      	ble.n	800eada <__sflush_r+0xae>
 800ea48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea4a:	2e00      	cmp	r6, #0
 800ea4c:	d045      	beq.n	800eada <__sflush_r+0xae>
 800ea4e:	2300      	movs	r3, #0
 800ea50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ea54:	682f      	ldr	r7, [r5, #0]
 800ea56:	6a21      	ldr	r1, [r4, #32]
 800ea58:	602b      	str	r3, [r5, #0]
 800ea5a:	d030      	beq.n	800eabe <__sflush_r+0x92>
 800ea5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ea5e:	89a3      	ldrh	r3, [r4, #12]
 800ea60:	0759      	lsls	r1, r3, #29
 800ea62:	d505      	bpl.n	800ea70 <__sflush_r+0x44>
 800ea64:	6863      	ldr	r3, [r4, #4]
 800ea66:	1ad2      	subs	r2, r2, r3
 800ea68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ea6a:	b10b      	cbz	r3, 800ea70 <__sflush_r+0x44>
 800ea6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ea6e:	1ad2      	subs	r2, r2, r3
 800ea70:	2300      	movs	r3, #0
 800ea72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea74:	6a21      	ldr	r1, [r4, #32]
 800ea76:	4628      	mov	r0, r5
 800ea78:	47b0      	blx	r6
 800ea7a:	1c43      	adds	r3, r0, #1
 800ea7c:	89a3      	ldrh	r3, [r4, #12]
 800ea7e:	d106      	bne.n	800ea8e <__sflush_r+0x62>
 800ea80:	6829      	ldr	r1, [r5, #0]
 800ea82:	291d      	cmp	r1, #29
 800ea84:	d82b      	bhi.n	800eade <__sflush_r+0xb2>
 800ea86:	4a2a      	ldr	r2, [pc, #168]	@ (800eb30 <__sflush_r+0x104>)
 800ea88:	40ca      	lsrs	r2, r1
 800ea8a:	07d6      	lsls	r6, r2, #31
 800ea8c:	d527      	bpl.n	800eade <__sflush_r+0xb2>
 800ea8e:	2200      	movs	r2, #0
 800ea90:	6062      	str	r2, [r4, #4]
 800ea92:	04d9      	lsls	r1, r3, #19
 800ea94:	6922      	ldr	r2, [r4, #16]
 800ea96:	6022      	str	r2, [r4, #0]
 800ea98:	d504      	bpl.n	800eaa4 <__sflush_r+0x78>
 800ea9a:	1c42      	adds	r2, r0, #1
 800ea9c:	d101      	bne.n	800eaa2 <__sflush_r+0x76>
 800ea9e:	682b      	ldr	r3, [r5, #0]
 800eaa0:	b903      	cbnz	r3, 800eaa4 <__sflush_r+0x78>
 800eaa2:	6560      	str	r0, [r4, #84]	@ 0x54
 800eaa4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eaa6:	602f      	str	r7, [r5, #0]
 800eaa8:	b1b9      	cbz	r1, 800eada <__sflush_r+0xae>
 800eaaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eaae:	4299      	cmp	r1, r3
 800eab0:	d002      	beq.n	800eab8 <__sflush_r+0x8c>
 800eab2:	4628      	mov	r0, r5
 800eab4:	f7ff f9e0 	bl	800de78 <_free_r>
 800eab8:	2300      	movs	r3, #0
 800eaba:	6363      	str	r3, [r4, #52]	@ 0x34
 800eabc:	e00d      	b.n	800eada <__sflush_r+0xae>
 800eabe:	2301      	movs	r3, #1
 800eac0:	4628      	mov	r0, r5
 800eac2:	47b0      	blx	r6
 800eac4:	4602      	mov	r2, r0
 800eac6:	1c50      	adds	r0, r2, #1
 800eac8:	d1c9      	bne.n	800ea5e <__sflush_r+0x32>
 800eaca:	682b      	ldr	r3, [r5, #0]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d0c6      	beq.n	800ea5e <__sflush_r+0x32>
 800ead0:	2b1d      	cmp	r3, #29
 800ead2:	d001      	beq.n	800ead8 <__sflush_r+0xac>
 800ead4:	2b16      	cmp	r3, #22
 800ead6:	d11e      	bne.n	800eb16 <__sflush_r+0xea>
 800ead8:	602f      	str	r7, [r5, #0]
 800eada:	2000      	movs	r0, #0
 800eadc:	e022      	b.n	800eb24 <__sflush_r+0xf8>
 800eade:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eae2:	b21b      	sxth	r3, r3
 800eae4:	e01b      	b.n	800eb1e <__sflush_r+0xf2>
 800eae6:	690f      	ldr	r7, [r1, #16]
 800eae8:	2f00      	cmp	r7, #0
 800eaea:	d0f6      	beq.n	800eada <__sflush_r+0xae>
 800eaec:	0793      	lsls	r3, r2, #30
 800eaee:	680e      	ldr	r6, [r1, #0]
 800eaf0:	bf08      	it	eq
 800eaf2:	694b      	ldreq	r3, [r1, #20]
 800eaf4:	600f      	str	r7, [r1, #0]
 800eaf6:	bf18      	it	ne
 800eaf8:	2300      	movne	r3, #0
 800eafa:	eba6 0807 	sub.w	r8, r6, r7
 800eafe:	608b      	str	r3, [r1, #8]
 800eb00:	f1b8 0f00 	cmp.w	r8, #0
 800eb04:	dde9      	ble.n	800eada <__sflush_r+0xae>
 800eb06:	6a21      	ldr	r1, [r4, #32]
 800eb08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eb0a:	4643      	mov	r3, r8
 800eb0c:	463a      	mov	r2, r7
 800eb0e:	4628      	mov	r0, r5
 800eb10:	47b0      	blx	r6
 800eb12:	2800      	cmp	r0, #0
 800eb14:	dc08      	bgt.n	800eb28 <__sflush_r+0xfc>
 800eb16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb1e:	81a3      	strh	r3, [r4, #12]
 800eb20:	f04f 30ff 	mov.w	r0, #4294967295
 800eb24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb28:	4407      	add	r7, r0
 800eb2a:	eba8 0800 	sub.w	r8, r8, r0
 800eb2e:	e7e7      	b.n	800eb00 <__sflush_r+0xd4>
 800eb30:	20400001 	.word	0x20400001

0800eb34 <_fflush_r>:
 800eb34:	b538      	push	{r3, r4, r5, lr}
 800eb36:	690b      	ldr	r3, [r1, #16]
 800eb38:	4605      	mov	r5, r0
 800eb3a:	460c      	mov	r4, r1
 800eb3c:	b913      	cbnz	r3, 800eb44 <_fflush_r+0x10>
 800eb3e:	2500      	movs	r5, #0
 800eb40:	4628      	mov	r0, r5
 800eb42:	bd38      	pop	{r3, r4, r5, pc}
 800eb44:	b118      	cbz	r0, 800eb4e <_fflush_r+0x1a>
 800eb46:	6a03      	ldr	r3, [r0, #32]
 800eb48:	b90b      	cbnz	r3, 800eb4e <_fflush_r+0x1a>
 800eb4a:	f7fe f909 	bl	800cd60 <__sinit>
 800eb4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d0f3      	beq.n	800eb3e <_fflush_r+0xa>
 800eb56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eb58:	07d0      	lsls	r0, r2, #31
 800eb5a:	d404      	bmi.n	800eb66 <_fflush_r+0x32>
 800eb5c:	0599      	lsls	r1, r3, #22
 800eb5e:	d402      	bmi.n	800eb66 <_fflush_r+0x32>
 800eb60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb62:	f7fe fb02 	bl	800d16a <__retarget_lock_acquire_recursive>
 800eb66:	4628      	mov	r0, r5
 800eb68:	4621      	mov	r1, r4
 800eb6a:	f7ff ff5f 	bl	800ea2c <__sflush_r>
 800eb6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb70:	07da      	lsls	r2, r3, #31
 800eb72:	4605      	mov	r5, r0
 800eb74:	d4e4      	bmi.n	800eb40 <_fflush_r+0xc>
 800eb76:	89a3      	ldrh	r3, [r4, #12]
 800eb78:	059b      	lsls	r3, r3, #22
 800eb7a:	d4e1      	bmi.n	800eb40 <_fflush_r+0xc>
 800eb7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb7e:	f7fe faf5 	bl	800d16c <__retarget_lock_release_recursive>
 800eb82:	e7dd      	b.n	800eb40 <_fflush_r+0xc>

0800eb84 <fiprintf>:
 800eb84:	b40e      	push	{r1, r2, r3}
 800eb86:	b503      	push	{r0, r1, lr}
 800eb88:	4601      	mov	r1, r0
 800eb8a:	ab03      	add	r3, sp, #12
 800eb8c:	4805      	ldr	r0, [pc, #20]	@ (800eba4 <fiprintf+0x20>)
 800eb8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb92:	6800      	ldr	r0, [r0, #0]
 800eb94:	9301      	str	r3, [sp, #4]
 800eb96:	f7ff fe31 	bl	800e7fc <_vfiprintf_r>
 800eb9a:	b002      	add	sp, #8
 800eb9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800eba0:	b003      	add	sp, #12
 800eba2:	4770      	bx	lr
 800eba4:	2000019c 	.word	0x2000019c

0800eba8 <__swhatbuf_r>:
 800eba8:	b570      	push	{r4, r5, r6, lr}
 800ebaa:	460c      	mov	r4, r1
 800ebac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebb0:	2900      	cmp	r1, #0
 800ebb2:	b096      	sub	sp, #88	@ 0x58
 800ebb4:	4615      	mov	r5, r2
 800ebb6:	461e      	mov	r6, r3
 800ebb8:	da0d      	bge.n	800ebd6 <__swhatbuf_r+0x2e>
 800ebba:	89a3      	ldrh	r3, [r4, #12]
 800ebbc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ebc0:	f04f 0100 	mov.w	r1, #0
 800ebc4:	bf14      	ite	ne
 800ebc6:	2340      	movne	r3, #64	@ 0x40
 800ebc8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ebcc:	2000      	movs	r0, #0
 800ebce:	6031      	str	r1, [r6, #0]
 800ebd0:	602b      	str	r3, [r5, #0]
 800ebd2:	b016      	add	sp, #88	@ 0x58
 800ebd4:	bd70      	pop	{r4, r5, r6, pc}
 800ebd6:	466a      	mov	r2, sp
 800ebd8:	f000 f848 	bl	800ec6c <_fstat_r>
 800ebdc:	2800      	cmp	r0, #0
 800ebde:	dbec      	blt.n	800ebba <__swhatbuf_r+0x12>
 800ebe0:	9901      	ldr	r1, [sp, #4]
 800ebe2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ebe6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ebea:	4259      	negs	r1, r3
 800ebec:	4159      	adcs	r1, r3
 800ebee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ebf2:	e7eb      	b.n	800ebcc <__swhatbuf_r+0x24>

0800ebf4 <__smakebuf_r>:
 800ebf4:	898b      	ldrh	r3, [r1, #12]
 800ebf6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ebf8:	079d      	lsls	r5, r3, #30
 800ebfa:	4606      	mov	r6, r0
 800ebfc:	460c      	mov	r4, r1
 800ebfe:	d507      	bpl.n	800ec10 <__smakebuf_r+0x1c>
 800ec00:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ec04:	6023      	str	r3, [r4, #0]
 800ec06:	6123      	str	r3, [r4, #16]
 800ec08:	2301      	movs	r3, #1
 800ec0a:	6163      	str	r3, [r4, #20]
 800ec0c:	b003      	add	sp, #12
 800ec0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec10:	ab01      	add	r3, sp, #4
 800ec12:	466a      	mov	r2, sp
 800ec14:	f7ff ffc8 	bl	800eba8 <__swhatbuf_r>
 800ec18:	9f00      	ldr	r7, [sp, #0]
 800ec1a:	4605      	mov	r5, r0
 800ec1c:	4639      	mov	r1, r7
 800ec1e:	4630      	mov	r0, r6
 800ec20:	f7ff f99e 	bl	800df60 <_malloc_r>
 800ec24:	b948      	cbnz	r0, 800ec3a <__smakebuf_r+0x46>
 800ec26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec2a:	059a      	lsls	r2, r3, #22
 800ec2c:	d4ee      	bmi.n	800ec0c <__smakebuf_r+0x18>
 800ec2e:	f023 0303 	bic.w	r3, r3, #3
 800ec32:	f043 0302 	orr.w	r3, r3, #2
 800ec36:	81a3      	strh	r3, [r4, #12]
 800ec38:	e7e2      	b.n	800ec00 <__smakebuf_r+0xc>
 800ec3a:	89a3      	ldrh	r3, [r4, #12]
 800ec3c:	6020      	str	r0, [r4, #0]
 800ec3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec42:	81a3      	strh	r3, [r4, #12]
 800ec44:	9b01      	ldr	r3, [sp, #4]
 800ec46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ec4a:	b15b      	cbz	r3, 800ec64 <__smakebuf_r+0x70>
 800ec4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec50:	4630      	mov	r0, r6
 800ec52:	f000 f81d 	bl	800ec90 <_isatty_r>
 800ec56:	b128      	cbz	r0, 800ec64 <__smakebuf_r+0x70>
 800ec58:	89a3      	ldrh	r3, [r4, #12]
 800ec5a:	f023 0303 	bic.w	r3, r3, #3
 800ec5e:	f043 0301 	orr.w	r3, r3, #1
 800ec62:	81a3      	strh	r3, [r4, #12]
 800ec64:	89a3      	ldrh	r3, [r4, #12]
 800ec66:	431d      	orrs	r5, r3
 800ec68:	81a5      	strh	r5, [r4, #12]
 800ec6a:	e7cf      	b.n	800ec0c <__smakebuf_r+0x18>

0800ec6c <_fstat_r>:
 800ec6c:	b538      	push	{r3, r4, r5, lr}
 800ec6e:	4d07      	ldr	r5, [pc, #28]	@ (800ec8c <_fstat_r+0x20>)
 800ec70:	2300      	movs	r3, #0
 800ec72:	4604      	mov	r4, r0
 800ec74:	4608      	mov	r0, r1
 800ec76:	4611      	mov	r1, r2
 800ec78:	602b      	str	r3, [r5, #0]
 800ec7a:	f7f3 f9bb 	bl	8001ff4 <_fstat>
 800ec7e:	1c43      	adds	r3, r0, #1
 800ec80:	d102      	bne.n	800ec88 <_fstat_r+0x1c>
 800ec82:	682b      	ldr	r3, [r5, #0]
 800ec84:	b103      	cbz	r3, 800ec88 <_fstat_r+0x1c>
 800ec86:	6023      	str	r3, [r4, #0]
 800ec88:	bd38      	pop	{r3, r4, r5, pc}
 800ec8a:	bf00      	nop
 800ec8c:	2000d6a8 	.word	0x2000d6a8

0800ec90 <_isatty_r>:
 800ec90:	b538      	push	{r3, r4, r5, lr}
 800ec92:	4d06      	ldr	r5, [pc, #24]	@ (800ecac <_isatty_r+0x1c>)
 800ec94:	2300      	movs	r3, #0
 800ec96:	4604      	mov	r4, r0
 800ec98:	4608      	mov	r0, r1
 800ec9a:	602b      	str	r3, [r5, #0]
 800ec9c:	f7f3 f9ba 	bl	8002014 <_isatty>
 800eca0:	1c43      	adds	r3, r0, #1
 800eca2:	d102      	bne.n	800ecaa <_isatty_r+0x1a>
 800eca4:	682b      	ldr	r3, [r5, #0]
 800eca6:	b103      	cbz	r3, 800ecaa <_isatty_r+0x1a>
 800eca8:	6023      	str	r3, [r4, #0]
 800ecaa:	bd38      	pop	{r3, r4, r5, pc}
 800ecac:	2000d6a8 	.word	0x2000d6a8

0800ecb0 <_sbrk_r>:
 800ecb0:	b538      	push	{r3, r4, r5, lr}
 800ecb2:	4d06      	ldr	r5, [pc, #24]	@ (800eccc <_sbrk_r+0x1c>)
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	4604      	mov	r4, r0
 800ecb8:	4608      	mov	r0, r1
 800ecba:	602b      	str	r3, [r5, #0]
 800ecbc:	f7f3 f9c2 	bl	8002044 <_sbrk>
 800ecc0:	1c43      	adds	r3, r0, #1
 800ecc2:	d102      	bne.n	800ecca <_sbrk_r+0x1a>
 800ecc4:	682b      	ldr	r3, [r5, #0]
 800ecc6:	b103      	cbz	r3, 800ecca <_sbrk_r+0x1a>
 800ecc8:	6023      	str	r3, [r4, #0]
 800ecca:	bd38      	pop	{r3, r4, r5, pc}
 800eccc:	2000d6a8 	.word	0x2000d6a8

0800ecd0 <abort>:
 800ecd0:	b508      	push	{r3, lr}
 800ecd2:	2006      	movs	r0, #6
 800ecd4:	f000 f840 	bl	800ed58 <raise>
 800ecd8:	2001      	movs	r0, #1
 800ecda:	f7f3 f93b 	bl	8001f54 <_exit>

0800ecde <_calloc_r>:
 800ecde:	b570      	push	{r4, r5, r6, lr}
 800ece0:	fba1 5402 	umull	r5, r4, r1, r2
 800ece4:	b934      	cbnz	r4, 800ecf4 <_calloc_r+0x16>
 800ece6:	4629      	mov	r1, r5
 800ece8:	f7ff f93a 	bl	800df60 <_malloc_r>
 800ecec:	4606      	mov	r6, r0
 800ecee:	b928      	cbnz	r0, 800ecfc <_calloc_r+0x1e>
 800ecf0:	4630      	mov	r0, r6
 800ecf2:	bd70      	pop	{r4, r5, r6, pc}
 800ecf4:	220c      	movs	r2, #12
 800ecf6:	6002      	str	r2, [r0, #0]
 800ecf8:	2600      	movs	r6, #0
 800ecfa:	e7f9      	b.n	800ecf0 <_calloc_r+0x12>
 800ecfc:	462a      	mov	r2, r5
 800ecfe:	4621      	mov	r1, r4
 800ed00:	f7fe f9bc 	bl	800d07c <memset>
 800ed04:	e7f4      	b.n	800ecf0 <_calloc_r+0x12>

0800ed06 <_raise_r>:
 800ed06:	291f      	cmp	r1, #31
 800ed08:	b538      	push	{r3, r4, r5, lr}
 800ed0a:	4605      	mov	r5, r0
 800ed0c:	460c      	mov	r4, r1
 800ed0e:	d904      	bls.n	800ed1a <_raise_r+0x14>
 800ed10:	2316      	movs	r3, #22
 800ed12:	6003      	str	r3, [r0, #0]
 800ed14:	f04f 30ff 	mov.w	r0, #4294967295
 800ed18:	bd38      	pop	{r3, r4, r5, pc}
 800ed1a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ed1c:	b112      	cbz	r2, 800ed24 <_raise_r+0x1e>
 800ed1e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ed22:	b94b      	cbnz	r3, 800ed38 <_raise_r+0x32>
 800ed24:	4628      	mov	r0, r5
 800ed26:	f000 f831 	bl	800ed8c <_getpid_r>
 800ed2a:	4622      	mov	r2, r4
 800ed2c:	4601      	mov	r1, r0
 800ed2e:	4628      	mov	r0, r5
 800ed30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed34:	f000 b818 	b.w	800ed68 <_kill_r>
 800ed38:	2b01      	cmp	r3, #1
 800ed3a:	d00a      	beq.n	800ed52 <_raise_r+0x4c>
 800ed3c:	1c59      	adds	r1, r3, #1
 800ed3e:	d103      	bne.n	800ed48 <_raise_r+0x42>
 800ed40:	2316      	movs	r3, #22
 800ed42:	6003      	str	r3, [r0, #0]
 800ed44:	2001      	movs	r0, #1
 800ed46:	e7e7      	b.n	800ed18 <_raise_r+0x12>
 800ed48:	2100      	movs	r1, #0
 800ed4a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ed4e:	4620      	mov	r0, r4
 800ed50:	4798      	blx	r3
 800ed52:	2000      	movs	r0, #0
 800ed54:	e7e0      	b.n	800ed18 <_raise_r+0x12>
	...

0800ed58 <raise>:
 800ed58:	4b02      	ldr	r3, [pc, #8]	@ (800ed64 <raise+0xc>)
 800ed5a:	4601      	mov	r1, r0
 800ed5c:	6818      	ldr	r0, [r3, #0]
 800ed5e:	f7ff bfd2 	b.w	800ed06 <_raise_r>
 800ed62:	bf00      	nop
 800ed64:	2000019c 	.word	0x2000019c

0800ed68 <_kill_r>:
 800ed68:	b538      	push	{r3, r4, r5, lr}
 800ed6a:	4d07      	ldr	r5, [pc, #28]	@ (800ed88 <_kill_r+0x20>)
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	4604      	mov	r4, r0
 800ed70:	4608      	mov	r0, r1
 800ed72:	4611      	mov	r1, r2
 800ed74:	602b      	str	r3, [r5, #0]
 800ed76:	f7f3 f8db 	bl	8001f30 <_kill>
 800ed7a:	1c43      	adds	r3, r0, #1
 800ed7c:	d102      	bne.n	800ed84 <_kill_r+0x1c>
 800ed7e:	682b      	ldr	r3, [r5, #0]
 800ed80:	b103      	cbz	r3, 800ed84 <_kill_r+0x1c>
 800ed82:	6023      	str	r3, [r4, #0]
 800ed84:	bd38      	pop	{r3, r4, r5, pc}
 800ed86:	bf00      	nop
 800ed88:	2000d6a8 	.word	0x2000d6a8

0800ed8c <_getpid_r>:
 800ed8c:	f7f3 b8c8 	b.w	8001f20 <_getpid>

0800ed90 <_init>:
 800ed90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed92:	bf00      	nop
 800ed94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed96:	bc08      	pop	{r3}
 800ed98:	469e      	mov	lr, r3
 800ed9a:	4770      	bx	lr

0800ed9c <_fini>:
 800ed9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed9e:	bf00      	nop
 800eda0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eda2:	bc08      	pop	{r3}
 800eda4:	469e      	mov	lr, r3
 800eda6:	4770      	bx	lr
