{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1512425142871 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final-project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final-project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512425142917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512425142996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512425142996 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512425143400 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512425143410 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512425143783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512425143783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512425143783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512425143783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512425143783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512425143783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512425143783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512425143783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512425143783 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512425143783 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 12998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512425143801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512425143801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512425143801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512425143801 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512425143801 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512425143801 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512425143813 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512425144800 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1251 1252 " "No exact pin location assignment(s) for 1251 pins of 1252 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512425146172 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "1250 514 " "There are 1250 IO output pads in the design, but only 514 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1512425146184 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512425146185 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1512425149119 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1512425149197 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "103 " "Following 103 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[18\] GND " "Pin immF\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[18] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[19\] GND " "Pin immF\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[19] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[20\] GND " "Pin immF\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[20] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[21\] GND " "Pin immF\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[21] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[22\] GND " "Pin immF\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[22] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[23\] GND " "Pin immF\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[23] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[24\] GND " "Pin immF\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[24] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[25\] GND " "Pin immF\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[25] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[26\] GND " "Pin immF\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[26] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[27\] GND " "Pin immF\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[28\] GND " "Pin immF\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[29\] GND " "Pin immF\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[30\] GND " "Pin immF\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immF\[31\] GND " "Pin immF\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immF[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetF\[27\] GND " "Pin targetF\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetF[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetF\[28\] GND " "Pin targetF\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetF[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetF\[29\] GND " "Pin targetF\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetF[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetF\[30\] GND " "Pin targetF\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetF[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetF\[31\] GND " "Pin targetF\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetF[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[18\] GND " "Pin immFD\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[18] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[19\] GND " "Pin immFD\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[19] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[20\] GND " "Pin immFD\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[20] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[21\] GND " "Pin immFD\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[21] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[22\] GND " "Pin immFD\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[22] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[23\] GND " "Pin immFD\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[23] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[24\] GND " "Pin immFD\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[24] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[25\] GND " "Pin immFD\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[25] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[26\] GND " "Pin immFD\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[26] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[27\] GND " "Pin immFD\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[28\] GND " "Pin immFD\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[29\] GND " "Pin immFD\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[30\] GND " "Pin immFD\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immFD\[31\] GND " "Pin immFD\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immFD[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetFD\[27\] GND " "Pin targetFD\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetFD[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetFD\[28\] GND " "Pin targetFD\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetFD[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetFD\[29\] GND " "Pin targetFD\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetFD[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetFD\[30\] GND " "Pin targetFD\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetFD[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetFD\[31\] GND " "Pin targetFD\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetFD[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "aluOpFD\[3\] GND " "Pin aluOpFD\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { aluOpFD[3] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "aluOpFD\[4\] GND " "Pin aluOpFD\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { aluOpFD[4] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[18\] GND " "Pin immDX\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[18] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[19\] GND " "Pin immDX\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[19] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[20\] GND " "Pin immDX\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[20] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[21\] GND " "Pin immDX\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[21] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[22\] GND " "Pin immDX\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[22] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[23\] GND " "Pin immDX\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[23] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[24\] GND " "Pin immDX\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[24] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[25\] GND " "Pin immDX\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[25] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[26\] GND " "Pin immDX\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[26] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[27\] GND " "Pin immDX\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[28\] GND " "Pin immDX\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[29\] GND " "Pin immDX\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[30\] GND " "Pin immDX\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immDX\[31\] GND " "Pin immDX\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immDX[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetDX\[27\] GND " "Pin targetDX\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetDX[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetDX\[28\] GND " "Pin targetDX\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetDX[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetDX\[29\] GND " "Pin targetDX\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetDX[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetDX\[30\] GND " "Pin targetDX\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetDX[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetDX\[31\] GND " "Pin targetDX\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetDX[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "aluOpDX\[3\] GND " "Pin aluOpDX\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { aluOpDX[3] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "aluOpDX\[4\] GND " "Pin aluOpDX\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { aluOpDX[4] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[18\] GND " "Pin immXM\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[18] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[19\] GND " "Pin immXM\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[19] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[20\] GND " "Pin immXM\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[20] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[21\] GND " "Pin immXM\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[21] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[22\] GND " "Pin immXM\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[22] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[23\] GND " "Pin immXM\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[23] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[24\] GND " "Pin immXM\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[24] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[25\] GND " "Pin immXM\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[25] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[26\] GND " "Pin immXM\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[26] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[27\] GND " "Pin immXM\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[28\] GND " "Pin immXM\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[29\] GND " "Pin immXM\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[30\] GND " "Pin immXM\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immXM\[31\] GND " "Pin immXM\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immXM[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetXM\[27\] GND " "Pin targetXM\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetXM[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetXM\[28\] GND " "Pin targetXM\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetXM[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetXM\[29\] GND " "Pin targetXM\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetXM[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetXM\[30\] GND " "Pin targetXM\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetXM[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetXM\[31\] GND " "Pin targetXM\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetXM[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "aluOpXM\[3\] GND " "Pin aluOpXM\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { aluOpXM[3] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "aluOpXM\[4\] GND " "Pin aluOpXM\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { aluOpXM[4] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[18\] GND " "Pin immMW\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[18] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[19\] GND " "Pin immMW\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[19] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[20\] GND " "Pin immMW\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[20] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[21\] GND " "Pin immMW\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[21] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[22\] GND " "Pin immMW\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[22] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[23\] GND " "Pin immMW\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[23] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[24\] GND " "Pin immMW\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[24] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[25\] GND " "Pin immMW\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[25] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[26\] GND " "Pin immMW\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[26] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[27\] GND " "Pin immMW\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[28\] GND " "Pin immMW\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[29\] GND " "Pin immMW\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[30\] GND " "Pin immMW\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "immMW\[31\] GND " "Pin immMW\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { immMW[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetMW\[27\] GND " "Pin targetMW\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetMW[27] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetMW\[28\] GND " "Pin targetMW\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetMW[28] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetMW\[29\] GND " "Pin targetMW\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetMW[29] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetMW\[30\] GND " "Pin targetMW\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetMW[30] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "targetMW\[31\] GND " "Pin targetMW\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { targetMW[31] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "aluOpMW\[3\] GND " "Pin aluOpMW\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { aluOpMW[3] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "aluOpMW\[4\] GND " "Pin aluOpMW\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { aluOpMW[4] } } } { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1512425149206 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1512425149206 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "821 " "Peak virtual memory: 821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512425149911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 04 17:05:49 2017 " "Processing ended: Mon Dec 04 17:05:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512425149911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512425149911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512425149911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512425149911 ""}
