Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 17:43:41 2024
| Host         : eecs-digital-24 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 audio_bram/BRAM_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nn_adder/sum_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 3.399ns (46.076%)  route 3.978ns (53.924%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1026, estimated)     1.597     5.106    audio_bram/clk_100mhz_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  audio_bram/BRAM_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     5.988 r  audio_bram/BRAM_reg_0_2/DOBDO[0]
                         net (fo=7, estimated)        2.148     8.136    audio_bram/ram_data_a[2]
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.150     8.286 r  audio_bram/sum_out2__0_carry_i_8/O
                         net (fo=1, estimated)        0.503     8.789    nn_bram/sum_out2__0_carry
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.348     9.137 r  nn_bram/sum_out2__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    nn_adder/S[3]
    SLICE_X48Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  nn_adder/sum_out2__0_carry/CO[3]
                         net (fo=1, estimated)        0.000     9.538    nn_adder/sum_out2__0_carry_n_1
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  nn_adder/sum_out2__0_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     9.652    nn_adder/sum_out2__0_carry__0_n_1
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.891 r  nn_adder/sum_out2__0_carry__1/O[2]
                         net (fo=4, estimated)        0.854    10.745    nn_adder/PCIN[10]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.327    11.072 r  nn_adder/sum_out0__0_carry__2_i_3/O
                         net (fo=2, estimated)        0.473    11.545    nn_adder/sum_out0__0_carry__2_i_3_n_1
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.332    11.877 r  nn_adder/sum_out0__0_carry__2_i_7/O
                         net (fo=1, routed)           0.000    11.877    nn_adder/sum_out0__0_carry__2_i_7_n_1
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.483 r  nn_adder/sum_out0__0_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.483    nn_adder/sum_out0__0_carry__2_n_5
    SLICE_X49Y54         FDRE                                         r  nn_adder/sum_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1026, estimated)     1.437    14.772    nn_adder/clk_100mhz_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  nn_adder/sum_out_reg[15]/C
                         clock pessimism              0.174    14.945    
                         clock uncertainty           -0.035    14.910    
    SLICE_X49Y54         FDRE (Setup_fdre_C_D)        0.062    14.972    nn_adder/sum_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  2.489    




