

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3e9f7606a6b00dd9a5dbcea477cddc21  /home/shahriyar/GPU/workspace/TEMP/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/shahriyar/GPU/workspace/TEMP/BFS
Running md5sum using "md5sum /home/shahriyar/GPU/workspace/TEMP/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/shahriyar/GPU/workspace/TEMP/BFS > _cuobjdump_complete_output_O9BklR"
Parsing file _cuobjdump_complete_output_O9BklR
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x4037f0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_UTqrTs"
Running: cat _ptx_UTqrTs | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6ZDzr4
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6ZDzr4 --output-file  /dev/null 2> _ptx_UTqrTsinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_UTqrTs _ptx2_6ZDzr4 _ptx_UTqrTsinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: graph4096.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16384 (ipc=32.8) sim_rate=16384 (inst/sec) elapsed = 0:0:00:01 / Fri Aug  5 00:40:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1164,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1176,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1177,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1182,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1188,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1194,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1200,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1206,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1212,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1218,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1224,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1230,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1236,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1242,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1248,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6498
gpu_sim_insn = 57630
gpu_ipc =       8.8689
gpu_tot_sim_cycle = 6498
gpu_tot_sim_insn = 57630
gpu_tot_ipc =       8.8689
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=57630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1566
	L1I_total_cache_misses = 257
	L1I_total_cache_miss_rate = 0.1641
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 279
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.4588
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1309
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 257
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 71008
gpgpu_n_tot_w_icount = 2219
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8215
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32	W0_Idle:23942	W0_Scoreboard:20671	W1:299	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 238 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6497 
mrq_lat_table:60 	0 	2 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46 	14 	0 	0 	0 	0 	0 	2 	11 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0         0         0         0         0         0         0       869       841         0         0         0         0 
dram[1]:      1113         0         0         0         0         0         0         0         0         0       872       837         0         0         0         0 
dram[2]:         0         0         0         0         0      1447         0         0         0         0       876       844         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       881       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2021         0         0         0       832       860         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan 
average row locality = 74/18 = 4.111111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         5         4         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         4         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         6         4         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 62
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         2         3         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1296    none      none      none      none      none      none      none      none      none         298       266    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         224       299    none      none      none      none  
dram[2]:     none      none      none      none      none         268    none      none      none      none         208       236    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         171       177    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268    none      none      none         443       298    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         262       208    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       269       269         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       269       269         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       269       270         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       269       269         0         0         0         0
dram[4]:          0         0         0         0         0         0       268         0         0         0       270       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       269       270         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8545 n_act=5 n_pre=2 n_req=13 n_rd=24 n_write=1 bw_util=0.00583
n_activity=277 dram_eff=0.1805
bk0: 6a 8504i bk1: 0a 8574i bk2: 0a 8576i bk3: 0a 8576i bk4: 0a 8576i bk5: 0a 8577i bk6: 0a 8579i bk7: 0a 8579i bk8: 0a 8579i bk9: 0a 8579i bk10: 8a 8548i bk11: 10a 8528i bk12: 0a 8575i bk13: 0a 8576i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00349773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8550 n_act=3 n_pre=0 n_req=13 n_rd=22 n_write=2 bw_util=0.005596
n_activity=209 dram_eff=0.2297
bk0: 4a 8556i bk1: 0a 8576i bk2: 0a 8576i bk3: 0a 8576i bk4: 0a 8576i bk5: 0a 8577i bk6: 0a 8578i bk7: 0a 8579i bk8: 0a 8579i bk9: 0a 8579i bk10: 10a 8522i bk11: 8a 8544i bk12: 0a 8575i bk13: 0a 8576i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00221523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8554 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004664
n_activity=202 dram_eff=0.198
bk0: 0a 8577i bk1: 0a 8578i bk2: 0a 8578i bk3: 0a 8578i bk4: 0a 8578i bk5: 2a 8561i bk6: 0a 8576i bk7: 0a 8577i bk8: 0a 8578i bk9: 0a 8578i bk10: 8a 8536i bk11: 8a 8534i bk12: 0a 8574i bk13: 0a 8575i bk14: 0a 8576i bk15: 0a 8577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00233182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80022300, atomic=0 1 entries : 0x7f7798c1b200 :  mf: uid=  2069, sid01:w00, part=3, addr=0x80022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6495), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8552 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.005363
n_activity=194 dram_eff=0.2371
bk0: 0a 8576i bk1: 0a 8577i bk2: 0a 8577i bk3: 0a 8577i bk4: 0a 8577i bk5: 0a 8577i bk6: 0a 8577i bk7: 0a 8578i bk8: 0a 8579i bk9: 0a 8579i bk10: 8a 8526i bk11: 10a 8511i bk12: 0a 8575i bk13: 0a 8575i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00221523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8551 n_act=3 n_pre=0 n_req=12 n_rd=22 n_write=1 bw_util=0.005363
n_activity=202 dram_eff=0.2277
bk0: 0a 8577i bk1: 0a 8578i bk2: 0a 8578i bk3: 0a 8578i bk4: 0a 8578i bk5: 0a 8579i bk6: 2a 8562i bk7: 0a 8577i bk8: 0a 8577i bk9: 0a 8577i bk10: 12a 8528i bk11: 8a 8545i bk12: 0a 8574i bk13: 0a 8575i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00233182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8554 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004897
n_activity=145 dram_eff=0.2897
bk0: 0a 8576i bk1: 0a 8577i bk2: 0a 8577i bk3: 0a 8577i bk4: 0a 8577i bk5: 0a 8578i bk6: 0a 8578i bk7: 0a 8578i bk8: 0a 8578i bk9: 0a 8578i bk10: 12a 8539i bk11: 8a 8535i bk12: 0a 8575i bk13: 0a 8576i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00244841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 7, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 223
L2_cache_bank[1]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 23, Miss = 7, Miss_rate = 0.304, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=462
icnt_total_pkts_simt_to_mem=156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1492
	minimum = 6
	maximum = 34
Network latency average = 9.20565
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.74434
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00141354
	minimum = 0.000615574 (at node 19)
	maximum = 0.00831025 (at node 1)
Accepted packet rate average = 0.00141354
	minimum = 0.000615574 (at node 19)
	maximum = 0.00831025 (at node 1)
Injected flit rate average = 0.00352245
	minimum = 0.000769468 (at node 0)
	maximum = 0.0224685 (at node 15)
Accepted flit rate average= 0.00352245
	minimum = 0.000769468 (at node 19)
	maximum = 0.0215451 (at node 1)
Injected packet length average = 2.49194
Accepted packet length average = 2.49194
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1492 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.20565 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.74434 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00141354 (1 samples)
	minimum = 0.000615574 (1 samples)
	maximum = 0.00831025 (1 samples)
Accepted packet rate average = 0.00141354 (1 samples)
	minimum = 0.000615574 (1 samples)
	maximum = 0.00831025 (1 samples)
Injected flit rate average = 0.00352245 (1 samples)
	minimum = 0.000769468 (1 samples)
	maximum = 0.0224685 (1 samples)
Accepted flit rate average = 0.00352245 (1 samples)
	minimum = 0.000769468 (1 samples)
	maximum = 0.0215451 (1 samples)
Injected packet size average = 2.49194 (1 samples)
Accepted packet size average = 2.49194 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 57630 (inst/sec)
gpgpu_simulation_rate = 6498 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6498)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(14,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (243,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (249,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7998  inst.: 114943 (ipc=38.2) sim_rate=57471 (inst/sec) elapsed = 0:0:00:02 / Fri Aug  5 00:40:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2446,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3102,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3137,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3173,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3566,6498), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3684,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3985,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4331,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4524,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4525
gpu_sim_insn = 59234
gpu_ipc =      13.0904
gpu_tot_sim_cycle = 11023
gpu_tot_sim_insn = 116864
gpu_tot_ipc =      10.6018
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 152
gpu_total_sim_rate=58432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3777
	L1I_total_cache_misses = 275
	L1I_total_cache_miss_rate = 0.0728
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 146, Miss = 67, Miss_rate = 0.459, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[2]: Access = 156, Miss = 72, Miss_rate = 0.462, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 102, Miss = 46, Miss_rate = 0.451, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62, Miss = 29, Miss_rate = 0.468, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 86, Miss = 41, Miss_rate = 0.477, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 108, Miss = 53, Miss_rate = 0.491, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 880
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4386
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 685
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.1869
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 195808
gpgpu_n_tot_w_icount = 6119
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8584
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16557
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54	W0_Idle:54436	W0_Scoreboard:46423	W1:2279	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3840
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11022 
mrq_lat_table:176 	2 	6 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	318 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	452 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	162 	24 	0 	0 	0 	0 	0 	2 	11 	45 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672         0         0         0         0       869       841         0         0         0         0 
dram[1]:      1113         0         0         0         0         0         0      1124      1099         0       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653         0      1101         0       876       844         0         0         0         0 
dram[3]:         0         0         0         0         0       666       501         0         0      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2021       688         0      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       647      1135         0       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 15.000000 17.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 12.000000  7.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 25.000000 15.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 18.000000 17.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  8.000000 14.000000      -nan      -nan      -nan      -nan 
average row locality = 202/32 = 6.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        10        11         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0         8         6         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         2         0        15        10         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1         9         8         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        12        12         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0         7        10         0         0         0         0 
total reads: 145
min_bank_accesses = 0!
chip skew: 31/19 = 1.63
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        10         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         4         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1296    none      none      none         268       268    none      none      none      none         321       323    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         268       263    none         369       565    none      none      none      none  
dram[2]:     none      none      none      none         263       268       268    none         266    none         226       388    none      none      none      none  
dram[3]:     none      none      none      none      none         268       263    none      none         268       234       335    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268       262    none         268       878       322    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         268       268    none         531       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268         0         0         0         0       269       269         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       268       268         0       269       269         0         0         0         0
dram[2]:          0         0         0         0       268       268       268         0       273         0       269       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       267         0         0       268       269       269         0         0         0         0
dram[4]:          0         0         0         0         0         0       268       268         0       268       270       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       268       268         0       269       270         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14477 n_act=7 n_pre=2 n_req=37 n_rd=52 n_write=11 bw_util=0.00866
n_activity=615 dram_eff=0.2049
bk0: 6a 14476i bk1: 0a 14546i bk2: 0a 14548i bk3: 0a 14549i bk4: 2a 14532i bk5: 2a 14533i bk6: 0a 14550i bk7: 0a 14551i bk8: 0a 14551i bk9: 0a 14551i bk10: 20a 14432i bk11: 22a 14422i bk12: 0a 14547i bk13: 0a 14548i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00426146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14501 n_act=5 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005911
n_activity=390 dram_eff=0.2205
bk0: 4a 14528i bk1: 0a 14548i bk2: 0a 14548i bk3: 0a 14548i bk4: 0a 14548i bk5: 0a 14549i bk6: 0a 14551i bk7: 2a 14535i bk8: 4a 14530i bk9: 0a 14549i bk10: 16a 14460i bk11: 12a 14498i bk12: 0a 14547i bk13: 0a 14548i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00130593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14466 n_act=6 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.01058
n_activity=689 dram_eff=0.2235
bk0: 0a 14549i bk1: 0a 14550i bk2: 0a 14551i bk3: 0a 14552i bk4: 4a 14531i bk5: 2a 14533i bk6: 2a 14532i bk7: 0a 14547i bk8: 4a 14529i bk9: 0a 14548i bk10: 30a 14334i bk11: 20a 14416i bk12: 0a 14546i bk13: 0a 14547i bk14: 0a 14548i bk15: 0a 14549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00501753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14492 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007148
n_activity=495 dram_eff=0.2101
bk0: 0a 14548i bk1: 0a 14549i bk2: 0a 14549i bk3: 0a 14550i bk4: 0a 14550i bk5: 2a 14533i bk6: 4a 14528i bk7: 0a 14550i bk8: 0a 14551i bk9: 2a 14535i bk10: 18a 14433i bk11: 16a 14450i bk12: 0a 14546i bk13: 0a 14547i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00130593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14475 n_act=5 n_pre=0 n_req=40 n_rd=58 n_write=11 bw_util=0.009485
n_activity=612 dram_eff=0.2255
bk0: 0a 14549i bk1: 0a 14550i bk2: 0a 14550i bk3: 0a 14551i bk4: 0a 14551i bk5: 0a 14552i bk6: 2a 14536i bk7: 6a 14524i bk8: 0a 14549i bk9: 2a 14532i bk10: 24a 14409i bk11: 24a 14416i bk12: 0a 14544i bk13: 0a 14546i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00426146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14502 n_act=4 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005911
n_activity=374 dram_eff=0.2299
bk0: 0a 14548i bk1: 0a 14549i bk2: 0a 14549i bk3: 0a 14549i bk4: 0a 14549i bk5: 0a 14551i bk6: 0a 14551i bk7: 2a 14534i bk8: 2a 14533i bk9: 0a 14548i bk10: 14a 14495i bk11: 20a 14451i bk12: 0a 14547i bk13: 0a 14548i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0014434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 14, Miss_rate = 0.219, Pending_hits = 7, Reservation_fails = 223
L2_cache_bank[1]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 50, Miss = 12, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 464
L2_total_cache_misses = 145
L2_total_cache_miss_rate = 0.3125
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1362
icnt_total_pkts_simt_to_mem=696
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.36324
	minimum = 6
	maximum = 21
Network latency average = 7.26618
	minimum = 6
	maximum = 16
Slowest packet = 292
Flit latency average = 6.21736
	minimum = 6
	maximum = 13
Slowest flit = 811
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00556579
	minimum = 0.000441989 (at node 0)
	maximum = 0.0187845 (at node 23)
Accepted packet rate average = 0.00556579
	minimum = 0.000441989 (at node 0)
	maximum = 0.0187845 (at node 23)
Injected flit rate average = 0.0117864
	minimum = 0.000441989 (at node 0)
	maximum = 0.0271823 (at node 2)
Accepted flit rate average= 0.0117864
	minimum = 0.00220994 (at node 0)
	maximum = 0.038453 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.75621 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27.5 (2 samples)
Network latency average = 8.23591 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25 (2 samples)
Flit latency average = 6.98085 (2 samples)
	minimum = 6 (2 samples)
	maximum = 23.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00348966 (2 samples)
	minimum = 0.000528781 (2 samples)
	maximum = 0.0135474 (2 samples)
Accepted packet rate average = 0.00348966 (2 samples)
	minimum = 0.000528781 (2 samples)
	maximum = 0.0135474 (2 samples)
Injected flit rate average = 0.00765441 (2 samples)
	minimum = 0.000605728 (2 samples)
	maximum = 0.0248254 (2 samples)
Accepted flit rate average = 0.00765441 (2 samples)
	minimum = 0.00148971 (2 samples)
	maximum = 0.0299991 (2 samples)
Injected packet size average = 2.19345 (2 samples)
Accepted packet size average = 2.19345 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 58432 (inst/sec)
gpgpu_simulation_rate = 5511 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11023)
GPGPU-Sim uArch: cycles simulated: 11523  inst.: 173120 (ipc=112.5) sim_rate=57706 (inst/sec) elapsed = 0:0:00:03 / Fri Aug  5 00:40:53 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2761,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2995,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 14023  inst.: 183563 (ipc=22.2) sim_rate=45890 (inst/sec) elapsed = 0:0:00:04 / Fri Aug  5 00:40:54 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3067,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3219,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3340,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3393,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3438,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3485,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3572,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3583,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3611,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3848,11023), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4108,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4169,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4182,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4478,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4479
gpu_sim_insn = 68544
gpu_ipc =      15.3034
gpu_tot_sim_cycle = 15502
gpu_tot_sim_insn = 185408
gpu_tot_ipc =      11.9603
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 158
gpu_total_sim_rate=46352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10361
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0316
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 179, Miss_rate = 0.466, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 306, Miss = 143, Miss_rate = 0.467, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 352, Miss = 160, Miss_rate = 0.455, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 310, Miss = 142, Miss_rate = 0.458, Pending_hits = 29, Reservation_fails = 0
	L1D_cache_core[4]: Access = 236, Miss = 108, Miss_rate = 0.458, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[5]: Access = 170, Miss = 79, Miss_rate = 0.465, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[6]: Access = 359, Miss = 171, Miss_rate = 0.476, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 105, Miss_rate = 0.469, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[8]: Access = 274, Miss = 124, Miss_rate = 0.453, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[9]: Access = 308, Miss = 143, Miss_rate = 0.464, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[10]: Access = 196, Miss = 91, Miss_rate = 0.464, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[11]: Access = 448, Miss = 204, Miss_rate = 0.455, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[12]: Access = 226, Miss = 109, Miss_rate = 0.482, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[13]: Access = 162, Miss = 78, Miss_rate = 0.481, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[14]: Access = 110, Miss = 46, Miss_rate = 0.418, Pending_hits = 18, Reservation_fails = 0
	L1D_total_cache_accesses = 4065
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4630
	L1D_total_cache_pending_hits = 310
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1716
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1588
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10034
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
383, 45, 45, 131, 243, 215, 215, 288, 
gpgpu_n_tot_thrd_icount = 584576
gpgpu_n_tot_w_icount = 18268
gpgpu_n_stall_shd_mem = 257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14694
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25637
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:315	W0_Idle:80924	W0_Scoreboard:114357	W1:11275	W2:961	W3:272	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 50 
maxdqlatency = 0 
maxmflatency = 297 
averagemflatency = 164 
max_icnt2mem_latency = 47 
max_icnt2sh_latency = 15501 
mrq_lat_table:411 	8 	13 	35 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1733 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1917 	110 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	510 	112 	7 	0 	0 	0 	0 	2 	11 	45 	1294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529         0       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513         0       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0         0       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 28.000000 30.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 28.000000 26.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 31.000000 27.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 30.000000 25.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 29.000000 28.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 27.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 479/49 = 9.775510
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        16        18         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        16        16         0         0         0         0 
dram[2]:         0         0         0         0         5         7         3         6         6         3        19        16         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        17        15         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        18        17         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        17        17         0         0         0         0 
total reads: 344
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12        10         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 135
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1296    none      none      none         276       264       269       271    none         264       603       790    none      none      none      none  
dram[1]:          0    none      none      none         277    none         276       269       264       272       594       749    none      none      none      none  
dram[2]:     none      none      none      none         293       268       263       270       267       264       650       685    none      none      none      none  
dram[3]:     none      none      none      none      none         265       267       271       270       268       549       642    none      none      none      none  
dram[4]:     none      none      none      none         284       281       261       261       264       269      2630       791    none      none      none      none  
dram[5]:     none      none      none      none         266       274       276       303       265       277       730       670    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       285       268       297       271         0       275       269       269         0         0         0         0
dram[1]:          0         0         0         0       292         0       281       285       277       285       269       275         0         0         0         0
dram[2]:          0         0         0         0       269       286       268       275       290       268       269       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       284       283       272       268       269       269         0         0         0         0
dram[4]:          0         0         0         0       284       281       270       270       273       270       270       280         0         0         0         0
dram[5]:          0         0         0         0       268       280       286       279       282       283       297       273         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20318 n_act=10 n_pre=2 n_req=77 n_rd=106 n_write=24 bw_util=0.01271
n_activity=1135 dram_eff=0.2291
bk0: 6a 20387i bk1: 0a 20457i bk2: 0a 20460i bk3: 0a 20461i bk4: 4a 20440i bk5: 4a 20440i bk6: 12a 20422i bk7: 2a 20446i bk8: 0a 20461i bk9: 10a 20425i bk10: 32a 20227i bk11: 36a 20238i bk12: 0a 20457i bk13: 0a 20459i bk14: 0a 20459i bk15: 0a 20459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00591398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20308 n_act=8 n_pre=0 n_req=83 n_rd=122 n_write=22 bw_util=0.01408
n_activity=1050 dram_eff=0.2743
bk0: 4a 20438i bk1: 0a 20459i bk2: 0a 20461i bk3: 0a 20462i bk4: 12a 20410i bk5: 0a 20461i bk6: 8a 20435i bk7: 12a 20393i bk8: 12a 20424i bk9: 10a 20425i bk10: 32a 20242i bk11: 32a 20245i bk12: 0a 20457i bk13: 0a 20458i bk14: 0a 20458i bk15: 0a 20458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00762463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20299 n_act=8 n_pre=0 n_req=88 n_rd=130 n_write=23 bw_util=0.01496
n_activity=1162 dram_eff=0.2633
bk0: 0a 20460i bk1: 0a 20462i bk2: 0a 20463i bk3: 0a 20464i bk4: 10a 20427i bk5: 14a 20404i bk6: 6a 20433i bk7: 12a 20409i bk8: 12a 20424i bk9: 6a 20434i bk10: 38a 20199i bk11: 32a 20225i bk12: 0a 20456i bk13: 0a 20457i bk14: 0a 20458i bk15: 0a 20460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00713588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20336 n_act=7 n_pre=0 n_req=70 n_rd=94 n_write=23 bw_util=0.01144
n_activity=1026 dram_eff=0.2281
bk0: 0a 20459i bk1: 0a 20460i bk2: 0a 20460i bk3: 0a 20462i bk4: 0a 20462i bk5: 4a 20441i bk6: 10a 20426i bk7: 10a 20426i bk8: 4a 20441i bk9: 2a 20445i bk10: 34a 20234i bk11: 30a 20265i bk12: 0a 20456i bk13: 0a 20457i bk14: 0a 20458i bk15: 0a 20459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0016129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20312 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01369
n_activity=1154 dram_eff=0.2426
bk0: 0a 20460i bk1: 0a 20461i bk2: 0a 20462i bk3: 0a 20463i bk4: 2a 20443i bk5: 2a 20446i bk6: 18a 20414i bk7: 16a 20404i bk8: 6a 20436i bk9: 4a 20438i bk10: 36a 20241i bk11: 34a 20201i bk12: 0a 20454i bk13: 0a 20456i bk14: 0a 20459i bk15: 0a 20459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00571848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20313 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01359
n_activity=1010 dram_eff=0.2752
bk0: 0a 20459i bk1: 0a 20460i bk2: 0a 20460i bk3: 0a 20460i bk4: 4a 20440i bk5: 4a 20440i bk6: 8a 20421i bk7: 8a 20428i bk8: 20a 20405i bk9: 6a 20423i bk10: 34a 20202i bk11: 34a 20204i bk12: 0a 20457i bk13: 0a 20458i bk14: 0a 20458i bk15: 0a 20458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0173021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 27, Miss_rate = 0.173, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 34, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2041
L2_total_cache_misses = 344
L2_total_cache_miss_rate = 0.1685
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4767
icnt_total_pkts_simt_to_mem=3393
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.22828
	minimum = 6
	maximum = 44
Network latency average = 8.05707
	minimum = 6
	maximum = 43
Slowest packet = 2355
Flit latency average = 7.48017
	minimum = 6
	maximum = 42
Slowest flit = 5206
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0260806
	minimum = 0.0107167 (at node 14)
	maximum = 0.0957803 (at node 23)
Accepted packet rate average = 0.0260806
	minimum = 0.0107167 (at node 14)
	maximum = 0.0957803 (at node 23)
Injected flit rate average = 0.0504577
	minimum = 0.0178611 (at node 14)
	maximum = 0.13061 (at node 23)
Accepted flit rate average= 0.0504577
	minimum = 0.0250056 (at node 14)
	maximum = 0.182853 (at node 23)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58024 (3 samples)
	minimum = 6 (3 samples)
	maximum = 33 (3 samples)
Network latency average = 8.1763 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31 (3 samples)
Flit latency average = 7.14729 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.01102 (3 samples)
	minimum = 0.00392475 (3 samples)
	maximum = 0.0409584 (3 samples)
Accepted packet rate average = 0.01102 (3 samples)
	minimum = 0.00392475 (3 samples)
	maximum = 0.0409584 (3 samples)
Injected flit rate average = 0.0219222 (3 samples)
	minimum = 0.00635753 (3 samples)
	maximum = 0.0600868 (3 samples)
Accepted flit rate average = 0.0219222 (3 samples)
	minimum = 0.00932833 (3 samples)
	maximum = 0.0809505 (3 samples)
Injected packet size average = 1.98931 (3 samples)
Accepted packet size average = 1.98931 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 46352 (inst/sec)
gpgpu_simulation_rate = 3875 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,15502)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 16502  inst.: 245491 (ipc=60.1) sim_rate=49098 (inst/sec) elapsed = 0:0:00:05 / Fri Aug  5 00:40:55 2016
GPGPU-Sim uArch: cycles simulated: 18002  inst.: 269318 (ipc=33.6) sim_rate=44886 (inst/sec) elapsed = 0:0:00:06 / Fri Aug  5 00:40:56 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(8,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 19502  inst.: 289811 (ipc=26.1) sim_rate=41401 (inst/sec) elapsed = 0:0:00:07 / Fri Aug  5 00:40:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4391,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4561,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4825,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4870,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4963,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4990,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4996,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5047,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5064,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5247,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5286,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5513,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5665,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5679,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6057,15502), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6650,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6651
gpu_sim_insn = 117593
gpu_ipc =      17.6805
gpu_tot_sim_cycle = 22153
gpu_tot_sim_insn = 303001
gpu_tot_ipc =      13.6777
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 2044
gpu_total_sim_rate=43285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27493
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1097, Miss = 470, Miss_rate = 0.428, Pending_hits = 34, Reservation_fails = 1324
	L1D_cache_core[1]: Access = 1028, Miss = 430, Miss_rate = 0.418, Pending_hits = 36, Reservation_fails = 950
	L1D_cache_core[2]: Access = 1102, Miss = 465, Miss_rate = 0.422, Pending_hits = 33, Reservation_fails = 1060
	L1D_cache_core[3]: Access = 1347, Miss = 577, Miss_rate = 0.428, Pending_hits = 38, Reservation_fails = 2151
	L1D_cache_core[4]: Access = 1838, Miss = 773, Miss_rate = 0.421, Pending_hits = 55, Reservation_fails = 2566
	L1D_cache_core[5]: Access = 1045, Miss = 445, Miss_rate = 0.426, Pending_hits = 32, Reservation_fails = 1559
	L1D_cache_core[6]: Access = 1315, Miss = 585, Miss_rate = 0.445, Pending_hits = 29, Reservation_fails = 1922
	L1D_cache_core[7]: Access = 1101, Miss = 478, Miss_rate = 0.434, Pending_hits = 27, Reservation_fails = 1399
	L1D_cache_core[8]: Access = 1103, Miss = 472, Miss_rate = 0.428, Pending_hits = 29, Reservation_fails = 1401
	L1D_cache_core[9]: Access = 1039, Miss = 454, Miss_rate = 0.437, Pending_hits = 27, Reservation_fails = 1741
	L1D_cache_core[10]: Access = 1148, Miss = 500, Miss_rate = 0.436, Pending_hits = 30, Reservation_fails = 1591
	L1D_cache_core[11]: Access = 1211, Miss = 521, Miss_rate = 0.430, Pending_hits = 31, Reservation_fails = 1772
	L1D_cache_core[12]: Access = 1021, Miss = 443, Miss_rate = 0.434, Pending_hits = 34, Reservation_fails = 1459
	L1D_cache_core[13]: Access = 931, Miss = 411, Miss_rate = 0.441, Pending_hits = 36, Reservation_fails = 1729
	L1D_cache_core[14]: Access = 1066, Miss = 467, Miss_rate = 0.438, Pending_hits = 36, Reservation_fails = 2090
	L1D_total_cache_accesses = 17392
	L1D_total_cache_misses = 7491
	L1D_total_cache_miss_rate = 0.4307
	L1D_total_cache_pending_hits = 507
	L1D_total_cache_reservation_fails = 24714
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 4280
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0299
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2386
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22328
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27166
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
585, 303, 314, 146, 512, 417, 389, 602, 
gpgpu_n_tot_thrd_icount = 1618016
gpgpu_n_tot_w_icount = 50563
gpgpu_n_stall_shd_mem = 29756
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1585
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 29601
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38495
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29756
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36711	W0_Idle:90856	W0_Scoreboard:191258	W1:23840	W2:9199	W3:6062	W4:2486	W5:1039	W6:257	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12680 {8:1585,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215560 {136:1585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 247 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 22152 
mrq_lat_table:695 	48 	48 	61 	52 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3900 	3874 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3007 	469 	481 	729 	2624 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	960 	487 	144 	9 	0 	0 	0 	2 	11 	45 	1538 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 33.000000 35.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 32.000000 33.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 32.000000 31.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 29.000000 30.000000      -nan      -nan      -nan      -nan 
average row locality = 938/52 = 18.038462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        21        23         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        23        21         0         0         0         0 
dram[2]:         0         0         0         0         9        11        19        16        15        13        23        21         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        19        21         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        21        20         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        19        19         0         0         0         0 
total reads: 799
min_bank_accesses = 0!
chip skew: 141/127 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none         379       319       336       338       302       302      3059      3770    none      none      none      none  
dram[1]:          0    none      none      none         320       320       357       318       307       307      3051      4015    none      none      none      none  
dram[2]:     none      none      none      none         346       324       330       333       310       316      2936      3348    none      none      none      none  
dram[3]:     none      none      none      none         310       325       355       325       315       362      3516      3083    none      none      none      none  
dram[4]:     none      none      none      none         314       353       363       361       338       334     15449      3647    none      none      none      none  
dram[5]:     none      none      none      none         308       344       351       336       312       320      4509      3611    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       317       337       346       446       485       383       527       554         0         0         0         0
dram[1]:          0         0         0         0       316       334       482       397       472       474       508       488         0         0         0         0
dram[2]:          0         0         0         0       310       313       474       509       376       310       503       483         0         0         0         0
dram[3]:          0         0         0         0       347       356       624       388       328       482       506       529         0         0         0         0
dram[4]:          0         0         0         0       331       371       492       406       520       518       566       525         0         0         0         0
dram[5]:          0         0         0         0       307       351       436       378       552       344       522       519         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28922 n_act=11 n_pre=2 n_req=164 n_rd=280 n_write=24 bw_util=0.02079
n_activity=1762 dram_eff=0.3451
bk0: 6a 29166i bk1: 0a 29236i bk2: 0a 29239i bk3: 0a 29241i bk4: 18a 29184i bk5: 20a 29128i bk6: 44a 29042i bk7: 42a 28973i bk8: 26a 29156i bk9: 36a 29100i bk10: 42a 28973i bk11: 46a 28939i bk12: 0a 29235i bk13: 0a 29237i bk14: 0a 29237i bk15: 0a 29238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0264373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28924 n_act=9 n_pre=0 n_req=165 n_rd=282 n_write=24 bw_util=0.02093
n_activity=1671 dram_eff=0.3662
bk0: 4a 29217i bk1: 0a 29239i bk2: 0a 29241i bk3: 0a 29242i bk4: 20a 29155i bk5: 16a 29164i bk6: 40a 29069i bk7: 48a 28964i bk8: 32a 29151i bk9: 34a 29111i bk10: 46a 28959i bk11: 42a 28982i bk12: 0a 29236i bk13: 0a 29237i bk14: 0a 29237i bk15: 0a 29237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0333117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28954 n_act=8 n_pre=0 n_req=150 n_rd=254 n_write=23 bw_util=0.01895
n_activity=1635 dram_eff=0.3388
bk0: 0a 29239i bk1: 0a 29241i bk2: 0a 29242i bk3: 0a 29243i bk4: 18a 29187i bk5: 22a 29162i bk6: 38a 29102i bk7: 32a 29093i bk8: 30a 29145i bk9: 26a 29149i bk10: 46a 28941i bk11: 42a 28930i bk12: 0a 29235i bk13: 0a 29236i bk14: 0a 29237i bk15: 0a 29239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00817401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28944 n_act=8 n_pre=0 n_req=156 n_rd=262 n_write=25 bw_util=0.01963
n_activity=1684 dram_eff=0.3409
bk0: 0a 29239i bk1: 0a 29240i bk2: 0a 29240i bk3: 0a 29242i bk4: 18a 29156i bk5: 20a 29133i bk6: 44a 29063i bk7: 40a 29008i bk8: 26a 29139i bk9: 34a 29067i bk10: 38a 28997i bk11: 42a 28987i bk12: 0a 29235i bk13: 0a 29236i bk14: 0a 29237i bk15: 0a 29239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.022128
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28947 n_act=8 n_pre=0 n_req=153 n_rd=262 n_write=22 bw_util=0.01943
n_activity=1649 dram_eff=0.3445
bk0: 0a 29239i bk1: 0a 29240i bk2: 0a 29241i bk3: 0a 29242i bk4: 20a 29156i bk5: 20a 29129i bk6: 46a 29033i bk7: 38a 28975i bk8: 30a 29143i bk9: 26a 29102i bk10: 42a 28998i bk11: 40a 28956i bk12: 0a 29233i bk13: 0a 29235i bk14: 0a 29238i bk15: 0a 29238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0329355
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28952 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01908
n_activity=1453 dram_eff=0.384
bk0: 0a 29238i bk1: 0a 29239i bk2: 0a 29239i bk3: 0a 29239i bk4: 16a 29188i bk5: 20a 29144i bk6: 38a 29035i bk7: 28a 29054i bk8: 48a 29078i bk9: 32a 29045i bk10: 38a 28899i bk11: 38a 28943i bk12: 0a 29236i bk13: 0a 29237i bk14: 0a 29237i bk15: 0a 29237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0403571

========= L2 cache stats =========
L2_cache_bank[0]: Access = 523, Miss = 68, Miss_rate = 0.130, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 612, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 536, Miss = 71, Miss_rate = 0.132, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 482, Miss = 66, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 505, Miss = 61, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 516, Miss = 63, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 477, Miss = 68, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 535, Miss = 62, Miss_rate = 0.116, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 606, Miss = 70, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 501, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7857
L2_total_cache_misses = 799
L2_total_cache_miss_rate = 0.1017
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14467
icnt_total_pkts_simt_to_mem=14066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.7221
	minimum = 6
	maximum = 323
Network latency average = 24.3615
	minimum = 6
	maximum = 181
Slowest packet = 5659
Flit latency average = 25.4934
	minimum = 6
	maximum = 180
Slowest flit = 16889
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0647744
	minimum = 0.0452564 (at node 1)
	maximum = 0.216058 (at node 23)
Accepted packet rate average = 0.0647744
	minimum = 0.0452564 (at node 1)
	maximum = 0.216058 (at node 23)
Injected flit rate average = 0.11345
	minimum = 0.082995 (at node 1)
	maximum = 0.262367 (at node 23)
Accepted flit rate average= 0.11345
	minimum = 0.0751767 (at node 2)
	maximum = 0.420989 (at node 23)
Injected packet length average = 1.75146
Accepted packet length average = 1.75146
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8657 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.5 (4 samples)
Network latency average = 12.2226 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.5 (4 samples)
Flit latency average = 11.7338 (4 samples)
	minimum = 6 (4 samples)
	maximum = 67.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0244586 (4 samples)
	minimum = 0.0142576 (4 samples)
	maximum = 0.0847332 (4 samples)
Accepted packet rate average = 0.0244586 (4 samples)
	minimum = 0.0142576 (4 samples)
	maximum = 0.0847332 (4 samples)
Injected flit rate average = 0.0448041 (4 samples)
	minimum = 0.0255169 (4 samples)
	maximum = 0.110657 (4 samples)
Accepted flit rate average = 0.0448041 (4 samples)
	minimum = 0.0257904 (4 samples)
	maximum = 0.16596 (4 samples)
Injected packet size average = 1.83184 (4 samples)
Accepted packet size average = 1.83184 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 43285 (inst/sec)
gpgpu_simulation_rate = 3164 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,22153)
GPGPU-Sim uArch: cycles simulated: 22653  inst.: 369024 (ipc=132.0) sim_rate=46128 (inst/sec) elapsed = 0:0:00:08 / Fri Aug  5 00:40:58 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 23653  inst.: 396969 (ipc=62.6) sim_rate=44107 (inst/sec) elapsed = 0:0:00:09 / Fri Aug  5 00:40:59 2016
GPGPU-Sim uArch: cycles simulated: 25153  inst.: 445053 (ipc=47.4) sim_rate=44505 (inst/sec) elapsed = 0:0:00:10 / Fri Aug  5 00:41:00 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(5,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 26653  inst.: 489373 (ipc=41.4) sim_rate=44488 (inst/sec) elapsed = 0:0:00:11 / Fri Aug  5 00:41:01 2016
GPGPU-Sim uArch: cycles simulated: 27653  inst.: 514200 (ipc=38.4) sim_rate=42850 (inst/sec) elapsed = 0:0:00:12 / Fri Aug  5 00:41:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6305,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6474,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6693,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6792,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7223,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7224,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29653  inst.: 548507 (ipc=32.7) sim_rate=42192 (inst/sec) elapsed = 0:0:00:13 / Fri Aug  5 00:41:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7568,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7758,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7982,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8160,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8299,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8443,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8865,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9039,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11944,22153), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12172,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 12173
gpu_sim_insn = 260872
gpu_ipc =      21.4304
gpu_tot_sim_cycle = 34326
gpu_tot_sim_insn = 563873
gpu_tot_ipc =      16.4270
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1514
gpu_stall_icnt2sh    = 11400
gpu_total_sim_rate=43374

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 49474
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2928, Miss = 1154, Miss_rate = 0.394, Pending_hits = 52, Reservation_fails = 3998
	L1D_cache_core[1]: Access = 3144, Miss = 1311, Miss_rate = 0.417, Pending_hits = 89, Reservation_fails = 3435
	L1D_cache_core[2]: Access = 2868, Miss = 1148, Miss_rate = 0.400, Pending_hits = 68, Reservation_fails = 2957
	L1D_cache_core[3]: Access = 3258, Miss = 1297, Miss_rate = 0.398, Pending_hits = 48, Reservation_fails = 5493
	L1D_cache_core[4]: Access = 3636, Miss = 1437, Miss_rate = 0.395, Pending_hits = 73, Reservation_fails = 5430
	L1D_cache_core[5]: Access = 5128, Miss = 2429, Miss_rate = 0.474, Pending_hits = 216, Reservation_fails = 6417
	L1D_cache_core[6]: Access = 3554, Miss = 1450, Miss_rate = 0.408, Pending_hits = 59, Reservation_fails = 5537
	L1D_cache_core[7]: Access = 3192, Miss = 1249, Miss_rate = 0.391, Pending_hits = 43, Reservation_fails = 4652
	L1D_cache_core[8]: Access = 3003, Miss = 1238, Miss_rate = 0.412, Pending_hits = 76, Reservation_fails = 3640
	L1D_cache_core[9]: Access = 3297, Miss = 1394, Miss_rate = 0.423, Pending_hits = 84, Reservation_fails = 4634
	L1D_cache_core[10]: Access = 3187, Miss = 1246, Miss_rate = 0.391, Pending_hits = 58, Reservation_fails = 4934
	L1D_cache_core[11]: Access = 3059, Miss = 1191, Miss_rate = 0.389, Pending_hits = 42, Reservation_fails = 4056
	L1D_cache_core[12]: Access = 3002, Miss = 1255, Miss_rate = 0.418, Pending_hits = 75, Reservation_fails = 4610
	L1D_cache_core[13]: Access = 2937, Miss = 1235, Miss_rate = 0.420, Pending_hits = 86, Reservation_fails = 4428
	L1D_cache_core[14]: Access = 2987, Miss = 1165, Miss_rate = 0.390, Pending_hits = 52, Reservation_fails = 4686
	L1D_total_cache_accesses = 49180
	L1D_total_cache_misses = 20199
	L1D_total_cache_miss_rate = 0.4107
	L1D_total_cache_pending_hits = 1121
	L1D_total_cache_reservation_fails = 68907
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7418
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0173
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11682
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7290
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57225
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 49147
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
938, 572, 510, 471, 820, 703, 770, 899, 
gpgpu_n_tot_thrd_icount = 2936576
gpgpu_n_tot_w_icount = 91768
gpgpu_n_stall_shd_mem = 94763
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4014
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69802
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60373
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 94763
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115702	W0_Idle:105327	W0_Scoreboard:294615	W1:30740	W2:13585	W3:10144	W4:6480	W5:4923	W6:3375	W7:2625	W8:1790	W9:1742	W10:1496	W11:1224	W12:1505	W13:1088	W14:772	W15:378	W16:104	W17:156	W18:41	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32112 {8:4014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 545904 {136:4014,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 245 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 34310 
mrq_lat_table:1003 	96 	82 	73 	63 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11844 	9000 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4619 	1519 	2018 	5795 	6375 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1653 	1521 	768 	85 	2 	0 	0 	2 	11 	45 	1538 	15133 	127 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 36.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1352/52 = 26.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        25         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        26        26         0         0         0         0 
total reads: 1213
min_bank_accesses = 0!
chip skew: 203/201 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none         697       672       820       606       534       559      7471      9829    none      none      none      none  
dram[1]:          0    none      none      none         800       702       817       638       543       627      7185     10017    none      none      none      none  
dram[2]:     none      none      none      none         820       825       722       648       424       550      7541      7777    none      none      none      none  
dram[3]:     none      none      none      none         798       902       799       688       532       573      7358      7479    none      none      none      none  
dram[4]:     none      none      none      none         771       832       708       789       603       569     28661      7556    none      none      none      none  
dram[5]:     none      none      none      none         546       803       664       715       572       683     10317      7687    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       317       337       538       446       485       447       527       554         0         0         0         0
dram[1]:          0         0         0         0       361       459       482       397       472       474       508       488         0         0         0         0
dram[2]:          0         0         0         0       389       323       474       509       376       392       503       483         0         0         0         0
dram[3]:          0         0         0         0       419       406       624       416       449       482       506       529         0         0         0         0
dram[4]:          0         0         0         0       382       468       506       478       520       518       594       525         0         0         0         0
dram[5]:          0         0         0         0       372       425       509       589       552       597       524       526         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44864 n_act=11 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01898
n_activity=2321 dram_eff=0.3705
bk0: 6a 45234i bk1: 0a 45304i bk2: 0a 45307i bk3: 0a 45309i bk4: 20a 45248i bk5: 20a 45196i bk6: 64a 45047i bk7: 64a 44983i bk8: 62a 45120i bk9: 62a 45089i bk10: 56a 44979i bk11: 52a 44980i bk12: 0a 45303i bk13: 0a 45305i bk14: 0a 45305i bk15: 0a 45306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.018474
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44868 n_act=9 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.01898
n_activity=2229 dram_eff=0.3858
bk0: 4a 45285i bk1: 0a 45307i bk2: 0a 45309i bk3: 0a 45310i bk4: 20a 45223i bk5: 20a 45224i bk6: 64a 45079i bk7: 64a 44990i bk8: 64a 45137i bk9: 62a 45096i bk10: 56a 44992i bk11: 52a 45026i bk12: 0a 45304i bk13: 0a 45305i bk14: 0a 45305i bk15: 0a 45305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0235284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44870 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01894
n_activity=2263 dram_eff=0.3791
bk0: 0a 45307i bk1: 0a 45309i bk2: 0a 45310i bk3: 0a 45311i bk4: 20a 45249i bk5: 24a 45226i bk6: 64a 45109i bk7: 64a 45074i bk8: 64a 45123i bk9: 64a 45083i bk10: 56a 44977i bk11: 50a 44977i bk12: 0a 45303i bk13: 0a 45304i bk14: 0a 45305i bk15: 0a 45307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00677599
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44872 n_act=8 n_pre=0 n_req=226 n_rd=402 n_write=25 bw_util=0.01885
n_activity=2260 dram_eff=0.3779
bk0: 0a 45307i bk1: 0a 45308i bk2: 0a 45308i bk3: 0a 45310i bk4: 20a 45220i bk5: 24a 45193i bk6: 64a 45083i bk7: 64a 45004i bk8: 60a 45118i bk9: 62a 45034i bk10: 56a 44986i bk11: 52a 44997i bk12: 0a 45303i bk13: 0a 45304i bk14: 0a 45305i bk15: 0a 45307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0151853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44873 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.01881
n_activity=2125 dram_eff=0.4009
bk0: 0a 45307i bk1: 0a 45308i bk2: 0a 45309i bk3: 0a 45310i bk4: 20a 45224i bk5: 24a 45189i bk6: 64a 45044i bk7: 64a 44955i bk8: 64a 45075i bk9: 62a 44961i bk10: 54a 44893i bk11: 52a 44985i bk12: 0a 45301i bk13: 0a 45303i bk14: 0a 45306i bk15: 0a 45306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0295981
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44876 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01867
n_activity=2081 dram_eff=0.4065
bk0: 0a 45306i bk1: 0a 45307i bk2: 0a 45307i bk3: 0a 45307i bk4: 20a 45248i bk5: 24a 45202i bk6: 64a 45039i bk7: 64a 45022i bk8: 64a 45108i bk9: 62a 45015i bk10: 52a 44932i bk11: 52a 44934i bk12: 0a 45304i bk13: 0a 45305i bk14: 0a 45305i bk15: 0a 45305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0306354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1481, Miss = 104, Miss_rate = 0.070, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 1747, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1458, Miss = 104, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 1745, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1455, Miss = 102, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1389, Miss = 101, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1436, Miss = 100, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1406, Miss = 101, Miss_rate = 0.072, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 4359, Miss = 101, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1381, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1736, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1352, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20945
L2_total_cache_misses = 1213
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37271
icnt_total_pkts_simt_to_mem=37954
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.3222
	minimum = 6
	maximum = 251
Network latency average = 21.1493
	minimum = 6
	maximum = 161
Slowest packet = 16939
Flit latency average = 21.2563
	minimum = 6
	maximum = 160
Slowest flit = 45756
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.079642
	minimum = 0.0568471 (at node 4)
	maximum = 0.196336 (at node 23)
Accepted packet rate average = 0.079642
	minimum = 0.0568471 (at node 4)
	maximum = 0.196336 (at node 23)
Injected flit rate average = 0.142063
	minimum = 0.105397 (at node 2)
	maximum = 0.279964 (at node 5)
Accepted flit rate average= 0.142063
	minimum = 0.0834634 (at node 11)
	maximum = 0.389222 (at node 5)
Injected packet length average = 1.78377
Accepted packet length average = 1.78377
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.357 (5 samples)
	minimum = 6 (5 samples)
	maximum = 134.6 (5 samples)
Network latency average = 14.0079 (5 samples)
	minimum = 6 (5 samples)
	maximum = 87 (5 samples)
Flit latency average = 13.6383 (5 samples)
	minimum = 6 (5 samples)
	maximum = 85.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0354953 (5 samples)
	minimum = 0.0227755 (5 samples)
	maximum = 0.107054 (5 samples)
Accepted packet rate average = 0.0354953 (5 samples)
	minimum = 0.0227755 (5 samples)
	maximum = 0.107054 (5 samples)
Injected flit rate average = 0.0642559 (5 samples)
	minimum = 0.041493 (5 samples)
	maximum = 0.144518 (5 samples)
Accepted flit rate average = 0.0642559 (5 samples)
	minimum = 0.037325 (5 samples)
	maximum = 0.210613 (5 samples)
Injected packet size average = 1.81027 (5 samples)
Accepted packet size average = 1.81027 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 43374 (inst/sec)
gpgpu_simulation_rate = 2640 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34326)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 34826  inst.: 635649 (ipc=143.6) sim_rate=45403 (inst/sec) elapsed = 0:0:00:14 / Fri Aug  5 00:41:04 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(15,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 35826  inst.: 673585 (ipc=73.1) sim_rate=44905 (inst/sec) elapsed = 0:0:00:15 / Fri Aug  5 00:41:05 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 37326  inst.: 762018 (ipc=66.0) sim_rate=47626 (inst/sec) elapsed = 0:0:00:16 / Fri Aug  5 00:41:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3113,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3201,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3209,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3229,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3515,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3675,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3818,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3820,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3822,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3926,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3957,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4345,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4378,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4932,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 40326  inst.: 788841 (ipc=37.5) sim_rate=46402 (inst/sec) elapsed = 0:0:00:17 / Fri Aug  5 00:41:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6326,34326), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6452,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 6453
gpu_sim_insn = 225642
gpu_ipc =      34.9670
gpu_tot_sim_cycle = 40779
gpu_tot_sim_insn = 789515
gpu_tot_ipc =      19.3608
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4718
gpu_stall_icnt2sh    = 20870
gpu_total_sim_rate=46442

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64765
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4292, Miss = 1389, Miss_rate = 0.324, Pending_hits = 74, Reservation_fails = 4528
	L1D_cache_core[1]: Access = 4574, Miss = 1550, Miss_rate = 0.339, Pending_hits = 110, Reservation_fails = 4074
	L1D_cache_core[2]: Access = 4148, Miss = 1370, Miss_rate = 0.330, Pending_hits = 109, Reservation_fails = 3133
	L1D_cache_core[3]: Access = 4580, Miss = 1530, Miss_rate = 0.334, Pending_hits = 69, Reservation_fails = 5895
	L1D_cache_core[4]: Access = 5109, Miss = 1671, Miss_rate = 0.327, Pending_hits = 101, Reservation_fails = 6116
	L1D_cache_core[5]: Access = 6482, Miss = 2655, Miss_rate = 0.410, Pending_hits = 242, Reservation_fails = 6844
	L1D_cache_core[6]: Access = 6364, Miss = 2253, Miss_rate = 0.354, Pending_hits = 219, Reservation_fails = 6869
	L1D_cache_core[7]: Access = 4362, Miss = 1449, Miss_rate = 0.332, Pending_hits = 63, Reservation_fails = 4968
	L1D_cache_core[8]: Access = 4282, Miss = 1446, Miss_rate = 0.338, Pending_hits = 92, Reservation_fails = 4095
	L1D_cache_core[9]: Access = 4630, Miss = 1659, Miss_rate = 0.358, Pending_hits = 111, Reservation_fails = 4828
	L1D_cache_core[10]: Access = 4517, Miss = 1496, Miss_rate = 0.331, Pending_hits = 89, Reservation_fails = 5208
	L1D_cache_core[11]: Access = 4314, Miss = 1405, Miss_rate = 0.326, Pending_hits = 63, Reservation_fails = 4395
	L1D_cache_core[12]: Access = 4230, Miss = 1459, Miss_rate = 0.345, Pending_hits = 88, Reservation_fails = 5022
	L1D_cache_core[13]: Access = 4303, Miss = 1497, Miss_rate = 0.348, Pending_hits = 116, Reservation_fails = 4668
	L1D_cache_core[14]: Access = 4295, Miss = 1420, Miss_rate = 0.331, Pending_hits = 90, Reservation_fails = 5064
	L1D_total_cache_accesses = 70482
	L1D_total_cache_misses = 24249
	L1D_total_cache_miss_rate = 0.3440
	L1D_total_cache_pending_hits = 1636
	L1D_total_cache_reservation_fails = 75707
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9130
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16922
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9002
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58785
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64438
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1206, 778, 734, 711, 1004, 988, 965, 1094, 
gpgpu_n_tot_thrd_icount = 3815520
gpgpu_n_tot_w_icount = 119235
gpgpu_n_stall_shd_mem = 116463
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5809
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 102767
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76077
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116463
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124609	W0_Idle:112661	W0_Scoreboard:369721	W1:38512	W2:17218	W3:11527	W4:7352	W5:5556	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46472 {8:5809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 790024 {136:5809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 244 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 40650 
mrq_lat_table:1012 	96 	82 	73 	63 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14373 	10603 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6125 	2176 	2527 	6405 	7168 	697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2026 	2330 	1264 	197 	7 	0 	0 	2 	11 	45 	1538 	15133 	2485 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1361/52 = 26.173077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none        1068       972      1293       945       911       851      8593     11126    none      none      none      none  
dram[1]:          0    none      none      none        1090       955      1251      1037       918      1001      8173     11557    none      none      none      none  
dram[2]:     none      none      none      none        1186      1201      1149       947       718       744      8599      8690    none      none      none      none  
dram[3]:     none      none      none      none        1085      1319      1256      1099       982       983      8449      8238    none      none      none      none  
dram[4]:     none      none      none      none        1054      1212      1010      1169       881       966     33547      8650    none      none      none      none  
dram[5]:     none      none      none      none         843      1178      1013      1187       909      1104     11567      8833    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       376       378       538       446       499       447       527       554         0         0         0         0
dram[1]:          0         0         0         0       361       459       482       421       485       531       508       488         0         0         0         0
dram[2]:          0         0         0         0       389       349       474       509       421       392       503       483         0         0         0         0
dram[3]:          0         0         0         0       419       406       624       445       567       503       553       529         0         0         0         0
dram[4]:          0         0         0         0       382       468       506       478       520       518       594       525         0         0         0         0
dram[5]:          0         0         0         0       372       425       509       589       552       597       524       526         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53377 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01613
n_activity=2351 dram_eff=0.3692
bk0: 6a 53751i bk1: 0a 53821i bk2: 0a 53824i bk3: 0a 53826i bk4: 20a 53765i bk5: 20a 53713i bk6: 64a 53564i bk7: 64a 53500i bk8: 64a 53633i bk9: 64a 53602i bk10: 56a 53496i bk11: 52a 53497i bk12: 0a 53820i bk13: 0a 53822i bk14: 0a 53822i bk15: 0a 53823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0155507
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53383 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01605
n_activity=2244 dram_eff=0.385
bk0: 4a 53802i bk1: 0a 53824i bk2: 0a 53826i bk3: 0a 53827i bk4: 20a 53740i bk5: 20a 53741i bk6: 64a 53596i bk7: 64a 53507i bk8: 64a 53654i bk9: 64a 53609i bk10: 56a 53509i bk11: 52a 53543i bk12: 0a 53821i bk13: 0a 53822i bk14: 0a 53822i bk15: 0a 53822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0198053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53385 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01602
n_activity=2278 dram_eff=0.3784
bk0: 0a 53824i bk1: 0a 53826i bk2: 0a 53827i bk3: 0a 53828i bk4: 20a 53766i bk5: 24a 53743i bk6: 64a 53626i bk7: 64a 53591i bk8: 64a 53640i bk9: 64a 53600i bk10: 56a 53494i bk11: 52a 53490i bk12: 0a 53820i bk13: 0a 53821i bk14: 0a 53822i bk15: 0a 53824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00570378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53383 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01609
n_activity=2305 dram_eff=0.3757
bk0: 0a 53824i bk1: 0a 53825i bk2: 0a 53825i bk3: 0a 53827i bk4: 20a 53737i bk5: 24a 53710i bk6: 64a 53600i bk7: 64a 53521i bk8: 64a 53627i bk9: 64a 53547i bk10: 56a 53503i bk11: 52a 53514i bk12: 0a 53820i bk13: 0a 53821i bk14: 0a 53822i bk15: 0a 53824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0127824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53388 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.0159
n_activity=2140 dram_eff=0.4
bk0: 0a 53824i bk1: 0a 53825i bk2: 0a 53826i bk3: 0a 53827i bk4: 20a 53741i bk5: 24a 53706i bk6: 64a 53561i bk7: 64a 53472i bk8: 64a 53592i bk9: 64a 53474i bk10: 54a 53410i bk11: 52a 53502i bk12: 0a 53818i bk13: 0a 53820i bk14: 0a 53823i bk15: 0a 53823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0249145
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53391 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01579
n_activity=2096 dram_eff=0.4055
bk0: 0a 53823i bk1: 0a 53824i bk2: 0a 53824i bk3: 0a 53824i bk4: 20a 53765i bk5: 24a 53719i bk6: 64a 53556i bk7: 64a 53539i bk8: 64a 53625i bk9: 64a 53528i bk10: 52a 53449i bk11: 52a 53451i bk12: 0a 53821i bk13: 0a 53822i bk14: 0a 53822i bk15: 0a 53822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0257878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1792, Miss = 105, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 2073, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 2094, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1762, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1690, Miss = 102, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1737, Miss = 102, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1631, Miss = 102, Miss_rate = 0.063, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5213, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1678, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2040, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1633, Miss = 102, Miss_rate = 0.062, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25098
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0487
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=48604
icnt_total_pkts_simt_to_mem=44465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.8884
	minimum = 6
	maximum = 236
Network latency average = 21.883
	minimum = 6
	maximum = 189
Slowest packet = 43222
Flit latency average = 20.559
	minimum = 6
	maximum = 188
Slowest flit = 87490
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0476723
	minimum = 0.0319231 (at node 7)
	maximum = 0.132342 (at node 23)
Accepted packet rate average = 0.0476723
	minimum = 0.0319231 (at node 7)
	maximum = 0.132342 (at node 23)
Injected flit rate average = 0.102416
	minimum = 0.050984 (at node 7)
	maximum = 0.214784 (at node 23)
Accepted flit rate average= 0.102416
	minimum = 0.046645 (at node 22)
	maximum = 0.431892 (at node 6)
Injected packet length average = 2.14833
Accepted packet length average = 2.14833
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2789 (6 samples)
	minimum = 6 (6 samples)
	maximum = 151.5 (6 samples)
Network latency average = 15.3204 (6 samples)
	minimum = 6 (6 samples)
	maximum = 104 (6 samples)
Flit latency average = 14.7918 (6 samples)
	minimum = 6 (6 samples)
	maximum = 102.833 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0375248 (6 samples)
	minimum = 0.0243001 (6 samples)
	maximum = 0.111268 (6 samples)
Accepted packet rate average = 0.0375248 (6 samples)
	minimum = 0.0243001 (6 samples)
	maximum = 0.111268 (6 samples)
Injected flit rate average = 0.0706159 (6 samples)
	minimum = 0.0430748 (6 samples)
	maximum = 0.156229 (6 samples)
Accepted flit rate average = 0.0706159 (6 samples)
	minimum = 0.0388783 (6 samples)
	maximum = 0.247492 (6 samples)
Injected packet size average = 1.88185 (6 samples)
Accepted packet size average = 1.88185 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 46442 (inst/sec)
gpgpu_simulation_rate = 2398 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40779)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(8,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1062,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1151,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1230,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1258,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1307,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1336,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1393,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1412,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1424,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1458,40779), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1464,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1480,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1550,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1551,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1674,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1712,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1713
gpu_sim_insn = 70772
gpu_ipc =      41.3147
gpu_tot_sim_cycle = 42492
gpu_tot_sim_insn = 860287
gpu_tot_ipc =      20.2459
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4718
gpu_stall_icnt2sh    = 22558
gpu_total_sim_rate=47793

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70209
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4449, Miss = 1426, Miss_rate = 0.321, Pending_hits = 81, Reservation_fails = 4528
	L1D_cache_core[1]: Access = 4720, Miss = 1589, Miss_rate = 0.337, Pending_hits = 117, Reservation_fails = 4074
	L1D_cache_core[2]: Access = 4294, Miss = 1410, Miss_rate = 0.328, Pending_hits = 116, Reservation_fails = 3133
	L1D_cache_core[3]: Access = 4738, Miss = 1570, Miss_rate = 0.331, Pending_hits = 76, Reservation_fails = 5895
	L1D_cache_core[4]: Access = 5283, Miss = 1714, Miss_rate = 0.324, Pending_hits = 109, Reservation_fails = 6116
	L1D_cache_core[5]: Access = 6617, Miss = 2687, Miss_rate = 0.406, Pending_hits = 248, Reservation_fails = 6844
	L1D_cache_core[6]: Access = 6526, Miss = 2297, Miss_rate = 0.352, Pending_hits = 226, Reservation_fails = 6869
	L1D_cache_core[7]: Access = 4655, Miss = 1529, Miss_rate = 0.328, Pending_hits = 84, Reservation_fails = 5002
	L1D_cache_core[8]: Access = 4419, Miss = 1481, Miss_rate = 0.335, Pending_hits = 98, Reservation_fails = 4095
	L1D_cache_core[9]: Access = 4753, Miss = 1692, Miss_rate = 0.356, Pending_hits = 119, Reservation_fails = 4828
	L1D_cache_core[10]: Access = 4680, Miss = 1537, Miss_rate = 0.328, Pending_hits = 96, Reservation_fails = 5208
	L1D_cache_core[11]: Access = 4416, Miss = 1438, Miss_rate = 0.326, Pending_hits = 70, Reservation_fails = 4395
	L1D_cache_core[12]: Access = 4309, Miss = 1484, Miss_rate = 0.344, Pending_hits = 94, Reservation_fails = 5022
	L1D_cache_core[13]: Access = 4459, Miss = 1538, Miss_rate = 0.345, Pending_hits = 122, Reservation_fails = 4668
	L1D_cache_core[14]: Access = 4473, Miss = 1469, Miss_rate = 0.328, Pending_hits = 98, Reservation_fails = 5064
	L1D_total_cache_accesses = 72791
	L1D_total_cache_misses = 24861
	L1D_total_cache_miss_rate = 0.3415
	L1D_total_cache_pending_hits = 1754
	L1D_total_cache_reservation_fails = 75741
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9722
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0132
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16956
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9594
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58785
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 69882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1284, 856, 812, 789, 1093, 1003, 1065, 1183, 
gpgpu_n_tot_thrd_icount = 4115840
gpgpu_n_tot_w_icount = 128620
gpgpu_n_stall_shd_mem = 117252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6255
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 109082
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 85010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117252
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124867	W0_Idle:116697	W0_Scoreboard:398080	W1:42011	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50040 {8:6255,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 850680 {136:6255,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 242 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 42491 
mrq_lat_table:1012 	96 	82 	73 	63 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15018 	10633 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6532 	2311 	2651 	6414 	7168 	697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2151 	2512 	1394 	206 	7 	0 	0 	2 	11 	45 	1538 	15133 	2714 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1361/52 = 26.173077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none        1194      1063      1372      1045       943       883      8675     11274    none      none      none      none  
dram[1]:          0    none      none      none        1244      1042      1313      1109       943      1067      8255     11702    none      none      none      none  
dram[2]:     none      none      none      none        1296      1340      1195      1037       772       795      8680      8837    none      none      none      none  
dram[3]:     none      none      none      none        1176      1457      1313      1193      1046      1053      8535      8349    none      none      none      none  
dram[4]:     none      none      none      none        1183      1336      1094      1255       953      1030     33690      8783    none      none      none      none  
dram[5]:     none      none      none      none         948      1273      1083      1280       943      1153     11680      8983    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       376       378       538       446       499       447       527       554         0         0         0         0
dram[1]:          0         0         0         0       361       459       482       421       485       531       508       488         0         0         0         0
dram[2]:          0         0         0         0       389       349       474       509       421       392       503       483         0         0         0         0
dram[3]:          0         0         0         0       419       406       624       445       567       503       553       529         0         0         0         0
dram[4]:          0         0         0         0       382       468       506       478       520       518       594       525         0         0         0         0
dram[5]:          0         0         0         0       372       425       509       589       552       597       524       526         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55637 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01548
n_activity=2351 dram_eff=0.3692
bk0: 6a 56011i bk1: 0a 56081i bk2: 0a 56084i bk3: 0a 56086i bk4: 20a 56025i bk5: 20a 55973i bk6: 64a 55824i bk7: 64a 55760i bk8: 64a 55893i bk9: 64a 55862i bk10: 56a 55756i bk11: 52a 55757i bk12: 0a 56080i bk13: 0a 56082i bk14: 0a 56082i bk15: 0a 56083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55643 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01541
n_activity=2244 dram_eff=0.385
bk0: 4a 56062i bk1: 0a 56084i bk2: 0a 56086i bk3: 0a 56087i bk4: 20a 56000i bk5: 20a 56001i bk6: 64a 55856i bk7: 64a 55767i bk8: 64a 55914i bk9: 64a 55869i bk10: 56a 55769i bk11: 52a 55803i bk12: 0a 56081i bk13: 0a 56082i bk14: 0a 56082i bk15: 0a 56082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0190072
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55645 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01537
n_activity=2278 dram_eff=0.3784
bk0: 0a 56084i bk1: 0a 56086i bk2: 0a 56087i bk3: 0a 56088i bk4: 20a 56026i bk5: 24a 56003i bk6: 64a 55886i bk7: 64a 55851i bk8: 64a 55900i bk9: 64a 55860i bk10: 56a 55754i bk11: 52a 55750i bk12: 0a 56080i bk13: 0a 56081i bk14: 0a 56082i bk15: 0a 56084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00547393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55643 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01544
n_activity=2305 dram_eff=0.3757
bk0: 0a 56084i bk1: 0a 56085i bk2: 0a 56085i bk3: 0a 56087i bk4: 20a 55997i bk5: 24a 55970i bk6: 64a 55860i bk7: 64a 55781i bk8: 64a 55887i bk9: 64a 55807i bk10: 56a 55763i bk11: 52a 55774i bk12: 0a 56080i bk13: 0a 56081i bk14: 0a 56082i bk15: 0a 56084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55648 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.01526
n_activity=2140 dram_eff=0.4
bk0: 0a 56084i bk1: 0a 56085i bk2: 0a 56086i bk3: 0a 56087i bk4: 20a 56001i bk5: 24a 55966i bk6: 64a 55821i bk7: 64a 55732i bk8: 64a 55852i bk9: 64a 55734i bk10: 54a 55670i bk11: 52a 55762i bk12: 0a 56078i bk13: 0a 56080i bk14: 0a 56083i bk15: 0a 56083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0239106
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55651 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01516
n_activity=2096 dram_eff=0.4055
bk0: 0a 56083i bk1: 0a 56084i bk2: 0a 56084i bk3: 0a 56084i bk4: 20a 56025i bk5: 24a 55979i bk6: 64a 55816i bk7: 64a 55799i bk8: 64a 55885i bk9: 64a 55788i bk10: 52a 55709i bk11: 52a 55711i bk12: 0a 56081i bk13: 0a 56082i bk14: 0a 56082i bk15: 0a 56082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0247486

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1841, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 2136, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1800, Miss = 104, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 2154, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1808, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1749, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1785, Miss = 102, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1696, Miss = 102, Miss_rate = 0.060, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5281, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1738, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2090, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1695, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25773
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0474
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=51063
icnt_total_pkts_simt_to_mem=45369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.5311
	minimum = 6
	maximum = 122
Network latency average = 15.2096
	minimum = 6
	maximum = 120
Slowest packet = 51077
Flit latency average = 13.8724
	minimum = 6
	maximum = 116
Slowest flit = 94891
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0291886
	minimum = 0.0169294 (at node 12)
	maximum = 0.0513719 (at node 7)
Accepted packet rate average = 0.0291886
	minimum = 0.0169294 (at node 12)
	maximum = 0.0513719 (at node 7)
Injected flit rate average = 0.0727119
	minimum = 0.0239346 (at node 12)
	maximum = 0.147694 (at node 22)
Accepted flit rate average= 0.0727119
	minimum = 0.0344425 (at node 17)
	maximum = 0.191477 (at node 7)
Injected packet length average = 2.49111
Accepted packet length average = 2.49111
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7435 (7 samples)
	minimum = 6 (7 samples)
	maximum = 147.286 (7 samples)
Network latency average = 15.3046 (7 samples)
	minimum = 6 (7 samples)
	maximum = 106.286 (7 samples)
Flit latency average = 14.6604 (7 samples)
	minimum = 6 (7 samples)
	maximum = 104.714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0363339 (7 samples)
	minimum = 0.0232472 (7 samples)
	maximum = 0.102712 (7 samples)
Accepted packet rate average = 0.0363339 (7 samples)
	minimum = 0.0232472 (7 samples)
	maximum = 0.102712 (7 samples)
Injected flit rate average = 0.0709153 (7 samples)
	minimum = 0.0403405 (7 samples)
	maximum = 0.15501 (7 samples)
Accepted flit rate average = 0.0709153 (7 samples)
	minimum = 0.0382446 (7 samples)
	maximum = 0.23949 (7 samples)
Injected packet size average = 1.95177 (7 samples)
Accepted packet size average = 1.95177 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 47793 (inst/sec)
gpgpu_simulation_rate = 2360 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,42492)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (239,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (239,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (239,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (241,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (242,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (243,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (243,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (244,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (244,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (246,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (249,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (249,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (256,42492), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (278,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42992  inst.: 917601 (ipc=114.6) sim_rate=50977 (inst/sec) elapsed = 0:0:00:18 / Fri Aug  5 00:41:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (676,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (750,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 751
gpu_sim_insn = 57409
gpu_ipc =      76.4434
gpu_tot_sim_cycle = 43243
gpu_tot_sim_insn = 917696
gpu_tot_ipc =      21.2218
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4718
gpu_stall_icnt2sh    = 22558
gpu_total_sim_rate=50983

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71398
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4457, Miss = 1428, Miss_rate = 0.320, Pending_hits = 87, Reservation_fails = 4528
	L1D_cache_core[1]: Access = 4728, Miss = 1591, Miss_rate = 0.337, Pending_hits = 123, Reservation_fails = 4074
	L1D_cache_core[2]: Access = 4308, Miss = 1414, Miss_rate = 0.328, Pending_hits = 122, Reservation_fails = 3133
	L1D_cache_core[3]: Access = 4754, Miss = 1574, Miss_rate = 0.331, Pending_hits = 82, Reservation_fails = 5895
	L1D_cache_core[4]: Access = 5291, Miss = 1716, Miss_rate = 0.324, Pending_hits = 115, Reservation_fails = 6116
	L1D_cache_core[5]: Access = 6625, Miss = 2689, Miss_rate = 0.406, Pending_hits = 254, Reservation_fails = 6844
	L1D_cache_core[6]: Access = 6534, Miss = 2299, Miss_rate = 0.352, Pending_hits = 232, Reservation_fails = 6869
	L1D_cache_core[7]: Access = 4663, Miss = 1531, Miss_rate = 0.328, Pending_hits = 90, Reservation_fails = 5002
	L1D_cache_core[8]: Access = 4435, Miss = 1485, Miss_rate = 0.335, Pending_hits = 110, Reservation_fails = 4095
	L1D_cache_core[9]: Access = 4761, Miss = 1694, Miss_rate = 0.356, Pending_hits = 125, Reservation_fails = 4828
	L1D_cache_core[10]: Access = 4688, Miss = 1539, Miss_rate = 0.328, Pending_hits = 102, Reservation_fails = 5208
	L1D_cache_core[11]: Access = 4424, Miss = 1440, Miss_rate = 0.325, Pending_hits = 76, Reservation_fails = 4395
	L1D_cache_core[12]: Access = 4317, Miss = 1486, Miss_rate = 0.344, Pending_hits = 100, Reservation_fails = 5022
	L1D_cache_core[13]: Access = 4467, Miss = 1540, Miss_rate = 0.345, Pending_hits = 128, Reservation_fails = 4668
	L1D_cache_core[14]: Access = 4481, Miss = 1471, Miss_rate = 0.328, Pending_hits = 104, Reservation_fails = 5064
	L1D_total_cache_accesses = 72933
	L1D_total_cache_misses = 24897
	L1D_total_cache_miss_rate = 0.3414
	L1D_total_cache_pending_hits = 1850
	L1D_total_cache_reservation_fails = 75741
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9984
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0128
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16956
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9856
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58785
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71071
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1299, 871, 827, 804, 1108, 1018, 1080, 1198, 
gpgpu_n_tot_thrd_icount = 4179552
gpgpu_n_tot_w_icount = 130611
gpgpu_n_stall_shd_mem = 117252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6291
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 113188
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117252
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124916	W0_Idle:118108	W0_Scoreboard:403903	W1:42082	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50328 {8:6291,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 855576 {136:6291,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 242 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 42890 
mrq_lat_table:1012 	96 	82 	73 	63 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15058 	10633 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6572 	2311 	2651 	6414 	7168 	697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2181 	2518 	1394 	206 	7 	0 	0 	2 	11 	45 	1538 	15133 	2718 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1361/52 = 26.173077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none        1194      1063      1372      1045       948       883      8682     11294    none      none      none      none  
dram[1]:          0    none      none      none        1244      1042      1313      1109       943      1071      8265     11718    none      none      none      none  
dram[2]:     none      none      none      none        1296      1340      1195      1037       772       795      8690      8845    none      none      none      none  
dram[3]:     none      none      none      none        1176      1457      1313      1198      1046      1053      8543      8356    none      none      none      none  
dram[4]:     none      none      none      none        1183      1336      1094      1259       953      1030     33705      8790    none      none      none      none  
dram[5]:     none      none      none      none         948      1273      1083      1280       943      1153     11700      8991    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       376       378       538       446       499       447       527       554         0         0         0         0
dram[1]:          0         0         0         0       361       459       482       421       485       531       508       488         0         0         0         0
dram[2]:          0         0         0         0       389       349       474       509       421       392       503       483         0         0         0         0
dram[3]:          0         0         0         0       419       406       624       445       567       503       553       529         0         0         0         0
dram[4]:          0         0         0         0       382       468       506       478       520       518       594       525         0         0         0         0
dram[5]:          0         0         0         0       372       425       509       589       552       597       524       526         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56627 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01521
n_activity=2351 dram_eff=0.3692
bk0: 6a 57001i bk1: 0a 57071i bk2: 0a 57074i bk3: 0a 57076i bk4: 20a 57015i bk5: 20a 56963i bk6: 64a 56814i bk7: 64a 56750i bk8: 64a 56883i bk9: 64a 56852i bk10: 56a 56746i bk11: 52a 56747i bk12: 0a 57070i bk13: 0a 57072i bk14: 0a 57072i bk15: 0a 57073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0146652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56633 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01514
n_activity=2244 dram_eff=0.385
bk0: 4a 57052i bk1: 0a 57074i bk2: 0a 57076i bk3: 0a 57077i bk4: 20a 56990i bk5: 20a 56991i bk6: 64a 56846i bk7: 64a 56757i bk8: 64a 56904i bk9: 64a 56859i bk10: 56a 56759i bk11: 52a 56793i bk12: 0a 57071i bk13: 0a 57072i bk14: 0a 57072i bk15: 0a 57072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0186775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56635 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.0151
n_activity=2278 dram_eff=0.3784
bk0: 0a 57074i bk1: 0a 57076i bk2: 0a 57077i bk3: 0a 57078i bk4: 20a 57016i bk5: 24a 56993i bk6: 64a 56876i bk7: 64a 56841i bk8: 64a 56890i bk9: 64a 56850i bk10: 56a 56744i bk11: 52a 56740i bk12: 0a 57070i bk13: 0a 57071i bk14: 0a 57072i bk15: 0a 57074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00537898
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56633 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01517
n_activity=2305 dram_eff=0.3757
bk0: 0a 57074i bk1: 0a 57075i bk2: 0a 57075i bk3: 0a 57077i bk4: 20a 56987i bk5: 24a 56960i bk6: 64a 56850i bk7: 64a 56771i bk8: 64a 56877i bk9: 64a 56797i bk10: 56a 56753i bk11: 52a 56764i bk12: 0a 57070i bk13: 0a 57071i bk14: 0a 57072i bk15: 0a 57074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0120545
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56638 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.015
n_activity=2140 dram_eff=0.4
bk0: 0a 57074i bk1: 0a 57075i bk2: 0a 57076i bk3: 0a 57077i bk4: 20a 56991i bk5: 24a 56956i bk6: 64a 56811i bk7: 64a 56722i bk8: 64a 56842i bk9: 64a 56724i bk10: 54a 56660i bk11: 52a 56752i bk12: 0a 57068i bk13: 0a 57070i bk14: 0a 57073i bk15: 0a 57073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0234958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56641 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01489
n_activity=2096 dram_eff=0.4055
bk0: 0a 57073i bk1: 0a 57074i bk2: 0a 57074i bk3: 0a 57074i bk4: 20a 57015i bk5: 24a 56969i bk6: 64a 56806i bk7: 64a 56789i bk8: 64a 56875i bk9: 64a 56778i bk10: 52a 56699i bk11: 52a 56701i bk12: 0a 57071i bk13: 0a 57072i bk14: 0a 57072i bk15: 0a 57072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0243193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1844, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 2141, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1803, Miss = 104, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 2159, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1811, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1751, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1787, Miss = 102, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1699, Miss = 102, Miss_rate = 0.060, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5285, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1741, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2095, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1697, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25813
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0473
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=51247
icnt_total_pkts_simt_to_mem=45413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.475
	minimum = 6
	maximum = 16
Network latency average = 8.1875
	minimum = 6
	maximum = 13
Slowest packet = 51589
Flit latency average = 6.52193
	minimum = 6
	maximum = 9
Slowest flit = 96604
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394536
	minimum = 0.00266312 (at node 0)
	maximum = 0.00798935 (at node 2)
Accepted packet rate average = 0.00394536
	minimum = 0.00266312 (at node 0)
	maximum = 0.00798935 (at node 2)
Injected flit rate average = 0.0112443
	minimum = 0.00266312 (at node 0)
	maximum = 0.0332889 (at node 18)
Accepted flit rate average= 0.0112443
	minimum = 0.00266312 (at node 20)
	maximum = 0.0292943 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0849 (8 samples)
	minimum = 6 (8 samples)
	maximum = 130.875 (8 samples)
Network latency average = 14.415 (8 samples)
	minimum = 6 (8 samples)
	maximum = 94.625 (8 samples)
Flit latency average = 13.6431 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0322853 (8 samples)
	minimum = 0.0206742 (8 samples)
	maximum = 0.0908715 (8 samples)
Accepted packet rate average = 0.0322853 (8 samples)
	minimum = 0.0206742 (8 samples)
	maximum = 0.0908715 (8 samples)
Injected flit rate average = 0.0634564 (8 samples)
	minimum = 0.0356308 (8 samples)
	maximum = 0.139795 (8 samples)
Accepted flit rate average = 0.0634564 (8 samples)
	minimum = 0.033797 (8 samples)
	maximum = 0.213216 (8 samples)
Injected packet size average = 1.96549 (8 samples)
Accepted packet size average = 1.96549 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 50983 (inst/sec)
gpgpu_simulation_rate = 2402 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 18140.232422 (ms)
Result stored in result.txt


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3e9f7606a6b00dd9a5dbcea477cddc21  /home/shahriyar/GPU/workspace/TEMP/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/shahriyar/GPU/workspace/TEMP/BFS
Running md5sum using "md5sum /home/shahriyar/GPU/workspace/TEMP/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/shahriyar/GPU/workspace/TEMP/BFS > _cuobjdump_complete_output_3CbJgh"
Parsing file _cuobjdump_complete_output_3CbJgh
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x4037f0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_itxqBS"
Running: cat _ptx_itxqBS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9W29Vt
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9W29Vt --output-file  /dev/null 2> _ptx_itxqBSinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_itxqBS _ptx2_9W29Vt _ptx_itxqBSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: graph4096.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16384 (ipc=32.8) sim_rate=16384 (inst/sec) elapsed = 0:0:00:01 / Mon Aug  8 23:59:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1164,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1176,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1177,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1182,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1188,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1194,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1200,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1206,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1212,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1218,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1224,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1230,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1236,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1242,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1248,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6498
gpu_sim_insn = 57630
gpu_ipc =       8.8689
gpu_tot_sim_cycle = 6498
gpu_tot_sim_insn = 57630
gpu_tot_ipc =       8.8689
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=57630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1566
	L1I_total_cache_misses = 257
	L1I_total_cache_miss_rate = 0.1641
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 279
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.4588
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1309
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 257
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 71008
gpgpu_n_tot_w_icount = 2219
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8215
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32	W0_Idle:23942	W0_Scoreboard:20671	W1:299	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 238 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6497 
mrq_lat_table:60 	0 	2 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46 	14 	0 	0 	0 	0 	0 	2 	11 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0         0         0         0         0         0         0       869       841         0         0         0         0 
dram[1]:      1113         0         0         0         0         0         0         0         0         0       872       837         0         0         0         0 
dram[2]:         0         0         0         0         0      1447         0         0         0         0       876       844         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       881       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2021         0         0         0       832       860         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan 
average row locality = 74/18 = 4.111111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         5         4         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         4         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         6         4         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 62
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         2         3         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1296    none      none      none      none      none      none      none      none      none         298       266    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         224       299    none      none      none      none  
dram[2]:     none      none      none      none      none         268    none      none      none      none         208       236    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         171       177    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268    none      none      none         443       298    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         262       208    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       269       269         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       269       269         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       269       270         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       269       269         0         0         0         0
dram[4]:          0         0         0         0         0         0       268         0         0         0       270       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       269       270         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8545 n_act=5 n_pre=2 n_req=13 n_rd=24 n_write=1 bw_util=0.00583
n_activity=277 dram_eff=0.1805
bk0: 6a 8504i bk1: 0a 8574i bk2: 0a 8576i bk3: 0a 8576i bk4: 0a 8576i bk5: 0a 8577i bk6: 0a 8579i bk7: 0a 8579i bk8: 0a 8579i bk9: 0a 8579i bk10: 8a 8548i bk11: 10a 8528i bk12: 0a 8575i bk13: 0a 8576i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00349773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8550 n_act=3 n_pre=0 n_req=13 n_rd=22 n_write=2 bw_util=0.005596
n_activity=209 dram_eff=0.2297
bk0: 4a 8556i bk1: 0a 8576i bk2: 0a 8576i bk3: 0a 8576i bk4: 0a 8576i bk5: 0a 8577i bk6: 0a 8578i bk7: 0a 8579i bk8: 0a 8579i bk9: 0a 8579i bk10: 10a 8522i bk11: 8a 8544i bk12: 0a 8575i bk13: 0a 8576i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00221523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8554 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004664
n_activity=202 dram_eff=0.198
bk0: 0a 8577i bk1: 0a 8578i bk2: 0a 8578i bk3: 0a 8578i bk4: 0a 8578i bk5: 2a 8561i bk6: 0a 8576i bk7: 0a 8577i bk8: 0a 8578i bk9: 0a 8578i bk10: 8a 8536i bk11: 8a 8534i bk12: 0a 8574i bk13: 0a 8575i bk14: 0a 8576i bk15: 0a 8577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00233182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80022300, atomic=0 1 entries : 0x7f1a48c0ba90 :  mf: uid=  2069, sid01:w00, part=3, addr=0x80022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6495), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8552 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.005363
n_activity=194 dram_eff=0.2371
bk0: 0a 8576i bk1: 0a 8577i bk2: 0a 8577i bk3: 0a 8577i bk4: 0a 8577i bk5: 0a 8577i bk6: 0a 8577i bk7: 0a 8578i bk8: 0a 8579i bk9: 0a 8579i bk10: 8a 8526i bk11: 10a 8511i bk12: 0a 8575i bk13: 0a 8575i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00221523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8551 n_act=3 n_pre=0 n_req=12 n_rd=22 n_write=1 bw_util=0.005363
n_activity=202 dram_eff=0.2277
bk0: 0a 8577i bk1: 0a 8578i bk2: 0a 8578i bk3: 0a 8578i bk4: 0a 8578i bk5: 0a 8579i bk6: 2a 8562i bk7: 0a 8577i bk8: 0a 8577i bk9: 0a 8577i bk10: 12a 8528i bk11: 8a 8545i bk12: 0a 8574i bk13: 0a 8575i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00233182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8577 n_nop=8554 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004897
n_activity=145 dram_eff=0.2897
bk0: 0a 8576i bk1: 0a 8577i bk2: 0a 8577i bk3: 0a 8577i bk4: 0a 8577i bk5: 0a 8578i bk6: 0a 8578i bk7: 0a 8578i bk8: 0a 8578i bk9: 0a 8578i bk10: 12a 8539i bk11: 8a 8535i bk12: 0a 8575i bk13: 0a 8576i bk14: 0a 8576i bk15: 0a 8576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00244841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 7, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 223
L2_cache_bank[1]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 23, Miss = 7, Miss_rate = 0.304, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=462
icnt_total_pkts_simt_to_mem=156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1492
	minimum = 6
	maximum = 34
Network latency average = 9.20565
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.74434
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00141354
	minimum = 0.000615574 (at node 19)
	maximum = 0.00831025 (at node 1)
Accepted packet rate average = 0.00141354
	minimum = 0.000615574 (at node 19)
	maximum = 0.00831025 (at node 1)
Injected flit rate average = 0.00352245
	minimum = 0.000769468 (at node 0)
	maximum = 0.0224685 (at node 15)
Accepted flit rate average= 0.00352245
	minimum = 0.000769468 (at node 19)
	maximum = 0.0215451 (at node 1)
Injected packet length average = 2.49194
Accepted packet length average = 2.49194
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1492 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.20565 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.74434 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00141354 (1 samples)
	minimum = 0.000615574 (1 samples)
	maximum = 0.00831025 (1 samples)
Accepted packet rate average = 0.00141354 (1 samples)
	minimum = 0.000615574 (1 samples)
	maximum = 0.00831025 (1 samples)
Injected flit rate average = 0.00352245 (1 samples)
	minimum = 0.000769468 (1 samples)
	maximum = 0.0224685 (1 samples)
Accepted flit rate average = 0.00352245 (1 samples)
	minimum = 0.000769468 (1 samples)
	maximum = 0.0215451 (1 samples)
Injected packet size average = 2.49194 (1 samples)
Accepted packet size average = 2.49194 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 57630 (inst/sec)
gpgpu_simulation_rate = 6498 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6498)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6498)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(14,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (239,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (243,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (249,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 6998  inst.: 114734 (ipc=114.2) sim_rate=57367 (inst/sec) elapsed = 0:0:00:02 / Mon Aug  8 23:59:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2446,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3102,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3137,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3173,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3566,6498), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3684,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3985,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4331,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4524,6498), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4525
gpu_sim_insn = 59234
gpu_ipc =      13.0904
gpu_tot_sim_cycle = 11023
gpu_tot_sim_insn = 116864
gpu_tot_ipc =      10.6018
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 152
gpu_total_sim_rate=58432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3777
	L1I_total_cache_misses = 275
	L1I_total_cache_miss_rate = 0.0728
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 146, Miss = 67, Miss_rate = 0.459, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[2]: Access = 156, Miss = 72, Miss_rate = 0.462, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 102, Miss = 46, Miss_rate = 0.451, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62, Miss = 29, Miss_rate = 0.468, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 86, Miss = 41, Miss_rate = 0.477, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 108, Miss = 53, Miss_rate = 0.491, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 880
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4386
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 685
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.1869
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 195808
gpgpu_n_tot_w_icount = 6119
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8584
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16557
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54	W0_Idle:54436	W0_Scoreboard:46423	W1:2279	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3840
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11022 
mrq_lat_table:176 	2 	6 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	318 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	452 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	162 	24 	0 	0 	0 	0 	0 	2 	11 	45 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672         0         0         0         0       869       841         0         0         0         0 
dram[1]:      1113         0         0         0         0         0         0      1124      1099         0       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653         0      1101         0       876       844         0         0         0         0 
dram[3]:         0         0         0         0         0       666       501         0         0      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2021       688         0      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       647      1135         0       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 15.000000 17.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 12.000000  7.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 25.000000 15.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 18.000000 17.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  8.000000 14.000000      -nan      -nan      -nan      -nan 
average row locality = 202/32 = 6.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        10        11         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0         8         6         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         2         0        15        10         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1         9         8         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        12        12         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0         7        10         0         0         0         0 
total reads: 145
min_bank_accesses = 0!
chip skew: 31/19 = 1.63
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        10         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         4         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1296    none      none      none         268       268    none      none      none      none         321       323    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         268       263    none         369       565    none      none      none      none  
dram[2]:     none      none      none      none         263       268       268    none         266    none         226       388    none      none      none      none  
dram[3]:     none      none      none      none      none         268       263    none      none         268       234       335    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268       262    none         268       878       322    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         268       268    none         531       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268         0         0         0         0       269       269         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       268       268         0       269       269         0         0         0         0
dram[2]:          0         0         0         0       268       268       268         0       273         0       269       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       267         0         0       268       269       269         0         0         0         0
dram[4]:          0         0         0         0         0         0       268       268         0       268       270       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       268       268         0       269       270         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14477 n_act=7 n_pre=2 n_req=37 n_rd=52 n_write=11 bw_util=0.00866
n_activity=615 dram_eff=0.2049
bk0: 6a 14476i bk1: 0a 14546i bk2: 0a 14548i bk3: 0a 14549i bk4: 2a 14532i bk5: 2a 14533i bk6: 0a 14550i bk7: 0a 14551i bk8: 0a 14551i bk9: 0a 14551i bk10: 20a 14432i bk11: 22a 14422i bk12: 0a 14547i bk13: 0a 14548i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00426146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14501 n_act=5 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005911
n_activity=390 dram_eff=0.2205
bk0: 4a 14528i bk1: 0a 14548i bk2: 0a 14548i bk3: 0a 14548i bk4: 0a 14548i bk5: 0a 14549i bk6: 0a 14551i bk7: 2a 14535i bk8: 4a 14530i bk9: 0a 14549i bk10: 16a 14460i bk11: 12a 14498i bk12: 0a 14547i bk13: 0a 14548i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00130593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14466 n_act=6 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.01058
n_activity=689 dram_eff=0.2235
bk0: 0a 14549i bk1: 0a 14550i bk2: 0a 14551i bk3: 0a 14552i bk4: 4a 14531i bk5: 2a 14533i bk6: 2a 14532i bk7: 0a 14547i bk8: 4a 14529i bk9: 0a 14548i bk10: 30a 14334i bk11: 20a 14416i bk12: 0a 14546i bk13: 0a 14547i bk14: 0a 14548i bk15: 0a 14549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00501753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14492 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007148
n_activity=495 dram_eff=0.2101
bk0: 0a 14548i bk1: 0a 14549i bk2: 0a 14549i bk3: 0a 14550i bk4: 0a 14550i bk5: 2a 14533i bk6: 4a 14528i bk7: 0a 14550i bk8: 0a 14551i bk9: 2a 14535i bk10: 18a 14433i bk11: 16a 14450i bk12: 0a 14546i bk13: 0a 14547i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00130593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14475 n_act=5 n_pre=0 n_req=40 n_rd=58 n_write=11 bw_util=0.009485
n_activity=612 dram_eff=0.2255
bk0: 0a 14549i bk1: 0a 14550i bk2: 0a 14550i bk3: 0a 14551i bk4: 0a 14551i bk5: 0a 14552i bk6: 2a 14536i bk7: 6a 14524i bk8: 0a 14549i bk9: 2a 14532i bk10: 24a 14409i bk11: 24a 14416i bk12: 0a 14544i bk13: 0a 14546i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00426146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14549 n_nop=14502 n_act=4 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005911
n_activity=374 dram_eff=0.2299
bk0: 0a 14548i bk1: 0a 14549i bk2: 0a 14549i bk3: 0a 14549i bk4: 0a 14549i bk5: 0a 14551i bk6: 0a 14551i bk7: 2a 14534i bk8: 2a 14533i bk9: 0a 14548i bk10: 14a 14495i bk11: 20a 14451i bk12: 0a 14547i bk13: 0a 14548i bk14: 0a 14548i bk15: 0a 14548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0014434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 14, Miss_rate = 0.219, Pending_hits = 7, Reservation_fails = 223
L2_cache_bank[1]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 50, Miss = 12, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 464
L2_total_cache_misses = 145
L2_total_cache_miss_rate = 0.3125
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1362
icnt_total_pkts_simt_to_mem=696
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.36324
	minimum = 6
	maximum = 21
Network latency average = 7.26618
	minimum = 6
	maximum = 16
Slowest packet = 292
Flit latency average = 6.21736
	minimum = 6
	maximum = 13
Slowest flit = 811
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00556579
	minimum = 0.000441989 (at node 0)
	maximum = 0.0187845 (at node 23)
Accepted packet rate average = 0.00556579
	minimum = 0.000441989 (at node 0)
	maximum = 0.0187845 (at node 23)
Injected flit rate average = 0.0117864
	minimum = 0.000441989 (at node 0)
	maximum = 0.0271823 (at node 2)
Accepted flit rate average= 0.0117864
	minimum = 0.00220994 (at node 0)
	maximum = 0.038453 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.75621 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27.5 (2 samples)
Network latency average = 8.23591 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25 (2 samples)
Flit latency average = 6.98085 (2 samples)
	minimum = 6 (2 samples)
	maximum = 23.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00348966 (2 samples)
	minimum = 0.000528781 (2 samples)
	maximum = 0.0135474 (2 samples)
Accepted packet rate average = 0.00348966 (2 samples)
	minimum = 0.000528781 (2 samples)
	maximum = 0.0135474 (2 samples)
Injected flit rate average = 0.00765441 (2 samples)
	minimum = 0.000605728 (2 samples)
	maximum = 0.0248254 (2 samples)
Accepted flit rate average = 0.00765441 (2 samples)
	minimum = 0.00148971 (2 samples)
	maximum = 0.0299991 (2 samples)
Injected packet size average = 2.19345 (2 samples)
Accepted packet size average = 2.19345 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 58432 (inst/sec)
gpgpu_simulation_rate = 5511 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11023)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11023)
GPGPU-Sim uArch: cycles simulated: 11523  inst.: 173120 (ipc=112.5) sim_rate=57706 (inst/sec) elapsed = 0:0:00:03 / Mon Aug  8 23:59:34 2016
GPGPU-Sim uArch: cycles simulated: 13023  inst.: 178022 (ipc=30.6) sim_rate=44505 (inst/sec) elapsed = 0:0:00:04 / Mon Aug  8 23:59:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2761,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2995,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3067,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3219,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3340,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3393,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3438,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3485,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3572,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3583,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3611,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3848,11023), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4108,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4169,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4182,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4478,11023), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4479
gpu_sim_insn = 68544
gpu_ipc =      15.3034
gpu_tot_sim_cycle = 15502
gpu_tot_sim_insn = 185408
gpu_tot_ipc =      11.9603
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 158
gpu_total_sim_rate=46352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10361
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0316
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 179, Miss_rate = 0.466, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 306, Miss = 143, Miss_rate = 0.467, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 352, Miss = 160, Miss_rate = 0.455, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 310, Miss = 142, Miss_rate = 0.458, Pending_hits = 29, Reservation_fails = 0
	L1D_cache_core[4]: Access = 236, Miss = 108, Miss_rate = 0.458, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[5]: Access = 170, Miss = 79, Miss_rate = 0.465, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[6]: Access = 359, Miss = 171, Miss_rate = 0.476, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 105, Miss_rate = 0.469, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[8]: Access = 274, Miss = 124, Miss_rate = 0.453, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[9]: Access = 308, Miss = 143, Miss_rate = 0.464, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[10]: Access = 196, Miss = 91, Miss_rate = 0.464, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[11]: Access = 448, Miss = 204, Miss_rate = 0.455, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[12]: Access = 226, Miss = 109, Miss_rate = 0.482, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[13]: Access = 162, Miss = 78, Miss_rate = 0.481, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[14]: Access = 110, Miss = 46, Miss_rate = 0.418, Pending_hits = 18, Reservation_fails = 0
	L1D_total_cache_accesses = 4065
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4630
	L1D_total_cache_pending_hits = 310
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1716
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1588
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10034
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
383, 45, 45, 131, 243, 215, 215, 288, 
gpgpu_n_tot_thrd_icount = 584576
gpgpu_n_tot_w_icount = 18268
gpgpu_n_stall_shd_mem = 257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14694
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25637
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:315	W0_Idle:80924	W0_Scoreboard:114357	W1:11275	W2:961	W3:272	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 50 
maxdqlatency = 0 
maxmflatency = 297 
averagemflatency = 164 
max_icnt2mem_latency = 47 
max_icnt2sh_latency = 15501 
mrq_lat_table:411 	8 	13 	35 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1733 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1917 	110 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	510 	112 	7 	0 	0 	0 	0 	2 	11 	45 	1294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529         0       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513         0       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0         0       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 28.000000 30.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 28.000000 26.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 31.000000 27.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 30.000000 25.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 29.000000 28.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 27.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 479/49 = 9.775510
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        16        18         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        16        16         0         0         0         0 
dram[2]:         0         0         0         0         5         7         3         6         6         3        19        16         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        17        15         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        18        17         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        17        17         0         0         0         0 
total reads: 344
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12        10         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 135
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1296    none      none      none         276       264       269       271    none         264       603       790    none      none      none      none  
dram[1]:          0    none      none      none         277    none         276       269       264       272       594       749    none      none      none      none  
dram[2]:     none      none      none      none         293       268       263       270       267       264       650       685    none      none      none      none  
dram[3]:     none      none      none      none      none         265       267       271       270       268       549       642    none      none      none      none  
dram[4]:     none      none      none      none         284       281       261       261       264       269      2630       791    none      none      none      none  
dram[5]:     none      none      none      none         266       274       276       303       265       277       730       670    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       285       268       297       271         0       275       269       269         0         0         0         0
dram[1]:          0         0         0         0       292         0       281       285       277       285       269       275         0         0         0         0
dram[2]:          0         0         0         0       269       286       268       275       290       268       269       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       284       283       272       268       269       269         0         0         0         0
dram[4]:          0         0         0         0       284       281       270       270       273       270       270       280         0         0         0         0
dram[5]:          0         0         0         0       268       280       286       279       282       283       297       273         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20318 n_act=10 n_pre=2 n_req=77 n_rd=106 n_write=24 bw_util=0.01271
n_activity=1135 dram_eff=0.2291
bk0: 6a 20387i bk1: 0a 20457i bk2: 0a 20460i bk3: 0a 20461i bk4: 4a 20440i bk5: 4a 20440i bk6: 12a 20422i bk7: 2a 20446i bk8: 0a 20461i bk9: 10a 20425i bk10: 32a 20227i bk11: 36a 20238i bk12: 0a 20457i bk13: 0a 20459i bk14: 0a 20459i bk15: 0a 20459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00591398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20308 n_act=8 n_pre=0 n_req=83 n_rd=122 n_write=22 bw_util=0.01408
n_activity=1050 dram_eff=0.2743
bk0: 4a 20438i bk1: 0a 20459i bk2: 0a 20461i bk3: 0a 20462i bk4: 12a 20410i bk5: 0a 20461i bk6: 8a 20435i bk7: 12a 20393i bk8: 12a 20424i bk9: 10a 20425i bk10: 32a 20242i bk11: 32a 20245i bk12: 0a 20457i bk13: 0a 20458i bk14: 0a 20458i bk15: 0a 20458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00762463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20299 n_act=8 n_pre=0 n_req=88 n_rd=130 n_write=23 bw_util=0.01496
n_activity=1162 dram_eff=0.2633
bk0: 0a 20460i bk1: 0a 20462i bk2: 0a 20463i bk3: 0a 20464i bk4: 10a 20427i bk5: 14a 20404i bk6: 6a 20433i bk7: 12a 20409i bk8: 12a 20424i bk9: 6a 20434i bk10: 38a 20199i bk11: 32a 20225i bk12: 0a 20456i bk13: 0a 20457i bk14: 0a 20458i bk15: 0a 20460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00713588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20336 n_act=7 n_pre=0 n_req=70 n_rd=94 n_write=23 bw_util=0.01144
n_activity=1026 dram_eff=0.2281
bk0: 0a 20459i bk1: 0a 20460i bk2: 0a 20460i bk3: 0a 20462i bk4: 0a 20462i bk5: 4a 20441i bk6: 10a 20426i bk7: 10a 20426i bk8: 4a 20441i bk9: 2a 20445i bk10: 34a 20234i bk11: 30a 20265i bk12: 0a 20456i bk13: 0a 20457i bk14: 0a 20458i bk15: 0a 20459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0016129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20312 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01369
n_activity=1154 dram_eff=0.2426
bk0: 0a 20460i bk1: 0a 20461i bk2: 0a 20462i bk3: 0a 20463i bk4: 2a 20443i bk5: 2a 20446i bk6: 18a 20414i bk7: 16a 20404i bk8: 6a 20436i bk9: 4a 20438i bk10: 36a 20241i bk11: 34a 20201i bk12: 0a 20454i bk13: 0a 20456i bk14: 0a 20459i bk15: 0a 20459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00571848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20460 n_nop=20313 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01359
n_activity=1010 dram_eff=0.2752
bk0: 0a 20459i bk1: 0a 20460i bk2: 0a 20460i bk3: 0a 20460i bk4: 4a 20440i bk5: 4a 20440i bk6: 8a 20421i bk7: 8a 20428i bk8: 20a 20405i bk9: 6a 20423i bk10: 34a 20202i bk11: 34a 20204i bk12: 0a 20457i bk13: 0a 20458i bk14: 0a 20458i bk15: 0a 20458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0173021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 27, Miss_rate = 0.173, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 34, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2041
L2_total_cache_misses = 344
L2_total_cache_miss_rate = 0.1685
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4767
icnt_total_pkts_simt_to_mem=3393
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.22828
	minimum = 6
	maximum = 44
Network latency average = 8.05707
	minimum = 6
	maximum = 43
Slowest packet = 2355
Flit latency average = 7.48017
	minimum = 6
	maximum = 42
Slowest flit = 5206
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0260806
	minimum = 0.0107167 (at node 14)
	maximum = 0.0957803 (at node 23)
Accepted packet rate average = 0.0260806
	minimum = 0.0107167 (at node 14)
	maximum = 0.0957803 (at node 23)
Injected flit rate average = 0.0504577
	minimum = 0.0178611 (at node 14)
	maximum = 0.13061 (at node 23)
Accepted flit rate average= 0.0504577
	minimum = 0.0250056 (at node 14)
	maximum = 0.182853 (at node 23)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58024 (3 samples)
	minimum = 6 (3 samples)
	maximum = 33 (3 samples)
Network latency average = 8.1763 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31 (3 samples)
Flit latency average = 7.14729 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.01102 (3 samples)
	minimum = 0.00392475 (3 samples)
	maximum = 0.0409584 (3 samples)
Accepted packet rate average = 0.01102 (3 samples)
	minimum = 0.00392475 (3 samples)
	maximum = 0.0409584 (3 samples)
Injected flit rate average = 0.0219222 (3 samples)
	minimum = 0.00635753 (3 samples)
	maximum = 0.0600868 (3 samples)
Accepted flit rate average = 0.0219222 (3 samples)
	minimum = 0.00932833 (3 samples)
	maximum = 0.0809505 (3 samples)
Injected packet size average = 1.98931 (3 samples)
Accepted packet size average = 1.98931 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 46352 (inst/sec)
gpgpu_simulation_rate = 3875 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15502)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,15502)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 16002  inst.: 241700 (ipc=112.6) sim_rate=48340 (inst/sec) elapsed = 0:0:00:05 / Mon Aug  8 23:59:36 2016
GPGPU-Sim uArch: cycles simulated: 17502  inst.: 261361 (ipc=38.0) sim_rate=43560 (inst/sec) elapsed = 0:0:00:06 / Mon Aug  8 23:59:37 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(8,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 19002  inst.: 283163 (ipc=27.9) sim_rate=40451 (inst/sec) elapsed = 0:0:00:07 / Mon Aug  8 23:59:38 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4391,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4561,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4825,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4870,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4963,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4990,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4996,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20502  inst.: 299256 (ipc=22.8) sim_rate=37407 (inst/sec) elapsed = 0:0:00:08 / Mon Aug  8 23:59:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5047,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5064,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5247,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5286,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5513,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5665,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5679,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6057,15502), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6650,15502), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6651
gpu_sim_insn = 117593
gpu_ipc =      17.6805
gpu_tot_sim_cycle = 22153
gpu_tot_sim_insn = 303001
gpu_tot_ipc =      13.6777
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 2044
gpu_total_sim_rate=37875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27493
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1097, Miss = 470, Miss_rate = 0.428, Pending_hits = 34, Reservation_fails = 1324
	L1D_cache_core[1]: Access = 1028, Miss = 430, Miss_rate = 0.418, Pending_hits = 36, Reservation_fails = 950
	L1D_cache_core[2]: Access = 1102, Miss = 465, Miss_rate = 0.422, Pending_hits = 33, Reservation_fails = 1060
	L1D_cache_core[3]: Access = 1347, Miss = 577, Miss_rate = 0.428, Pending_hits = 38, Reservation_fails = 2151
	L1D_cache_core[4]: Access = 1838, Miss = 773, Miss_rate = 0.421, Pending_hits = 55, Reservation_fails = 2566
	L1D_cache_core[5]: Access = 1045, Miss = 445, Miss_rate = 0.426, Pending_hits = 32, Reservation_fails = 1559
	L1D_cache_core[6]: Access = 1315, Miss = 585, Miss_rate = 0.445, Pending_hits = 29, Reservation_fails = 1922
	L1D_cache_core[7]: Access = 1101, Miss = 478, Miss_rate = 0.434, Pending_hits = 27, Reservation_fails = 1399
	L1D_cache_core[8]: Access = 1103, Miss = 472, Miss_rate = 0.428, Pending_hits = 29, Reservation_fails = 1401
	L1D_cache_core[9]: Access = 1039, Miss = 454, Miss_rate = 0.437, Pending_hits = 27, Reservation_fails = 1741
	L1D_cache_core[10]: Access = 1148, Miss = 500, Miss_rate = 0.436, Pending_hits = 30, Reservation_fails = 1591
	L1D_cache_core[11]: Access = 1211, Miss = 521, Miss_rate = 0.430, Pending_hits = 31, Reservation_fails = 1772
	L1D_cache_core[12]: Access = 1021, Miss = 443, Miss_rate = 0.434, Pending_hits = 34, Reservation_fails = 1459
	L1D_cache_core[13]: Access = 931, Miss = 411, Miss_rate = 0.441, Pending_hits = 36, Reservation_fails = 1729
	L1D_cache_core[14]: Access = 1066, Miss = 467, Miss_rate = 0.438, Pending_hits = 36, Reservation_fails = 2090
	L1D_total_cache_accesses = 17392
	L1D_total_cache_misses = 7491
	L1D_total_cache_miss_rate = 0.4307
	L1D_total_cache_pending_hits = 507
	L1D_total_cache_reservation_fails = 24714
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 4280
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0299
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2386
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22328
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27166
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
585, 303, 314, 146, 512, 417, 389, 602, 
gpgpu_n_tot_thrd_icount = 1618016
gpgpu_n_tot_w_icount = 50563
gpgpu_n_stall_shd_mem = 29756
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1585
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 29601
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38495
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29756
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36711	W0_Idle:90856	W0_Scoreboard:191258	W1:23840	W2:9199	W3:6062	W4:2486	W5:1039	W6:257	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12680 {8:1585,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215560 {136:1585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 247 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 22152 
mrq_lat_table:695 	48 	48 	61 	52 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3900 	3874 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3007 	469 	481 	729 	2624 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	960 	487 	144 	9 	0 	0 	0 	2 	11 	45 	1538 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 33.000000 35.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 32.000000 33.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 32.000000 31.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 29.000000 30.000000      -nan      -nan      -nan      -nan 
average row locality = 938/52 = 18.038462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        21        23         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        23        21         0         0         0         0 
dram[2]:         0         0         0         0         9        11        19        16        15        13        23        21         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        19        21         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        21        20         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        19        19         0         0         0         0 
total reads: 799
min_bank_accesses = 0!
chip skew: 141/127 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none         379       319       336       338       302       302      3059      3770    none      none      none      none  
dram[1]:          0    none      none      none         320       320       357       318       307       307      3051      4015    none      none      none      none  
dram[2]:     none      none      none      none         346       324       330       333       310       316      2936      3348    none      none      none      none  
dram[3]:     none      none      none      none         310       325       355       325       315       362      3516      3083    none      none      none      none  
dram[4]:     none      none      none      none         314       353       363       361       338       334     15449      3647    none      none      none      none  
dram[5]:     none      none      none      none         308       344       351       336       312       320      4509      3611    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       317       337       346       446       485       383       527       554         0         0         0         0
dram[1]:          0         0         0         0       316       334       482       397       472       474       508       488         0         0         0         0
dram[2]:          0         0         0         0       310       313       474       509       376       310       503       483         0         0         0         0
dram[3]:          0         0         0         0       347       356       624       388       328       482       506       529         0         0         0         0
dram[4]:          0         0         0         0       331       371       492       406       520       518       566       525         0         0         0         0
dram[5]:          0         0         0         0       307       351       436       378       552       344       522       519         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28922 n_act=11 n_pre=2 n_req=164 n_rd=280 n_write=24 bw_util=0.02079
n_activity=1762 dram_eff=0.3451
bk0: 6a 29166i bk1: 0a 29236i bk2: 0a 29239i bk3: 0a 29241i bk4: 18a 29184i bk5: 20a 29128i bk6: 44a 29042i bk7: 42a 28973i bk8: 26a 29156i bk9: 36a 29100i bk10: 42a 28973i bk11: 46a 28939i bk12: 0a 29235i bk13: 0a 29237i bk14: 0a 29237i bk15: 0a 29238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0264373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28924 n_act=9 n_pre=0 n_req=165 n_rd=282 n_write=24 bw_util=0.02093
n_activity=1671 dram_eff=0.3662
bk0: 4a 29217i bk1: 0a 29239i bk2: 0a 29241i bk3: 0a 29242i bk4: 20a 29155i bk5: 16a 29164i bk6: 40a 29069i bk7: 48a 28964i bk8: 32a 29151i bk9: 34a 29111i bk10: 46a 28959i bk11: 42a 28982i bk12: 0a 29236i bk13: 0a 29237i bk14: 0a 29237i bk15: 0a 29237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0333117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28954 n_act=8 n_pre=0 n_req=150 n_rd=254 n_write=23 bw_util=0.01895
n_activity=1635 dram_eff=0.3388
bk0: 0a 29239i bk1: 0a 29241i bk2: 0a 29242i bk3: 0a 29243i bk4: 18a 29187i bk5: 22a 29162i bk6: 38a 29102i bk7: 32a 29093i bk8: 30a 29145i bk9: 26a 29149i bk10: 46a 28941i bk11: 42a 28930i bk12: 0a 29235i bk13: 0a 29236i bk14: 0a 29237i bk15: 0a 29239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00817401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28944 n_act=8 n_pre=0 n_req=156 n_rd=262 n_write=25 bw_util=0.01963
n_activity=1684 dram_eff=0.3409
bk0: 0a 29239i bk1: 0a 29240i bk2: 0a 29240i bk3: 0a 29242i bk4: 18a 29156i bk5: 20a 29133i bk6: 44a 29063i bk7: 40a 29008i bk8: 26a 29139i bk9: 34a 29067i bk10: 38a 28997i bk11: 42a 28987i bk12: 0a 29235i bk13: 0a 29236i bk14: 0a 29237i bk15: 0a 29239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.022128
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28947 n_act=8 n_pre=0 n_req=153 n_rd=262 n_write=22 bw_util=0.01943
n_activity=1649 dram_eff=0.3445
bk0: 0a 29239i bk1: 0a 29240i bk2: 0a 29241i bk3: 0a 29242i bk4: 20a 29156i bk5: 20a 29129i bk6: 46a 29033i bk7: 38a 28975i bk8: 30a 29143i bk9: 26a 29102i bk10: 42a 28998i bk11: 40a 28956i bk12: 0a 29233i bk13: 0a 29235i bk14: 0a 29238i bk15: 0a 29238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0329355
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29239 n_nop=28952 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01908
n_activity=1453 dram_eff=0.384
bk0: 0a 29238i bk1: 0a 29239i bk2: 0a 29239i bk3: 0a 29239i bk4: 16a 29188i bk5: 20a 29144i bk6: 38a 29035i bk7: 28a 29054i bk8: 48a 29078i bk9: 32a 29045i bk10: 38a 28899i bk11: 38a 28943i bk12: 0a 29236i bk13: 0a 29237i bk14: 0a 29237i bk15: 0a 29237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0403571

========= L2 cache stats =========
L2_cache_bank[0]: Access = 523, Miss = 68, Miss_rate = 0.130, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 612, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 536, Miss = 71, Miss_rate = 0.132, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 482, Miss = 66, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 505, Miss = 61, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 516, Miss = 63, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 477, Miss = 68, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 535, Miss = 62, Miss_rate = 0.116, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 606, Miss = 70, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 501, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7857
L2_total_cache_misses = 799
L2_total_cache_miss_rate = 0.1017
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14467
icnt_total_pkts_simt_to_mem=14066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.7221
	minimum = 6
	maximum = 323
Network latency average = 24.3615
	minimum = 6
	maximum = 181
Slowest packet = 5659
Flit latency average = 25.4934
	minimum = 6
	maximum = 180
Slowest flit = 16889
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0647744
	minimum = 0.0452564 (at node 1)
	maximum = 0.216058 (at node 23)
Accepted packet rate average = 0.0647744
	minimum = 0.0452564 (at node 1)
	maximum = 0.216058 (at node 23)
Injected flit rate average = 0.11345
	minimum = 0.082995 (at node 1)
	maximum = 0.262367 (at node 23)
Accepted flit rate average= 0.11345
	minimum = 0.0751767 (at node 2)
	maximum = 0.420989 (at node 23)
Injected packet length average = 1.75146
Accepted packet length average = 1.75146
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8657 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.5 (4 samples)
Network latency average = 12.2226 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.5 (4 samples)
Flit latency average = 11.7338 (4 samples)
	minimum = 6 (4 samples)
	maximum = 67.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0244586 (4 samples)
	minimum = 0.0142576 (4 samples)
	maximum = 0.0847332 (4 samples)
Accepted packet rate average = 0.0244586 (4 samples)
	minimum = 0.0142576 (4 samples)
	maximum = 0.0847332 (4 samples)
Injected flit rate average = 0.0448041 (4 samples)
	minimum = 0.0255169 (4 samples)
	maximum = 0.110657 (4 samples)
Accepted flit rate average = 0.0448041 (4 samples)
	minimum = 0.0257904 (4 samples)
	maximum = 0.16596 (4 samples)
Injected packet size average = 1.83184 (4 samples)
Accepted packet size average = 1.83184 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 37875 (inst/sec)
gpgpu_simulation_rate = 2769 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22153)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,22153)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 23153  inst.: 382493 (ipc=79.5) sim_rate=42499 (inst/sec) elapsed = 0:0:00:09 / Mon Aug  8 23:59:40 2016
GPGPU-Sim uArch: cycles simulated: 24653  inst.: 429091 (ipc=50.4) sim_rate=42909 (inst/sec) elapsed = 0:0:00:10 / Mon Aug  8 23:59:41 2016
GPGPU-Sim uArch: cycles simulated: 25653  inst.: 459845 (ipc=44.8) sim_rate=41804 (inst/sec) elapsed = 0:0:00:11 / Mon Aug  8 23:59:42 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(5,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 27153  inst.: 502990 (ipc=40.0) sim_rate=41915 (inst/sec) elapsed = 0:0:00:12 / Mon Aug  8 23:59:43 2016
GPGPU-Sim uArch: cycles simulated: 28153  inst.: 526446 (ipc=37.2) sim_rate=40495 (inst/sec) elapsed = 0:0:00:13 / Mon Aug  8 23:59:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6305,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6474,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6693,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6792,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7223,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7224,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7568,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7758,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7982,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8160,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8299,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8443,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 30653  inst.: 555039 (ipc=29.7) sim_rate=39645 (inst/sec) elapsed = 0:0:00:14 / Mon Aug  8 23:59:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8865,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9039,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11944,22153), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12172,22153), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 12173
gpu_sim_insn = 260872
gpu_ipc =      21.4304
gpu_tot_sim_cycle = 34326
gpu_tot_sim_insn = 563873
gpu_tot_ipc =      16.4270
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1514
gpu_stall_icnt2sh    = 11400
gpu_total_sim_rate=40276

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 49474
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2928, Miss = 1154, Miss_rate = 0.394, Pending_hits = 52, Reservation_fails = 3998
	L1D_cache_core[1]: Access = 3144, Miss = 1311, Miss_rate = 0.417, Pending_hits = 89, Reservation_fails = 3435
	L1D_cache_core[2]: Access = 2868, Miss = 1148, Miss_rate = 0.400, Pending_hits = 68, Reservation_fails = 2957
	L1D_cache_core[3]: Access = 3258, Miss = 1297, Miss_rate = 0.398, Pending_hits = 48, Reservation_fails = 5493
	L1D_cache_core[4]: Access = 3636, Miss = 1437, Miss_rate = 0.395, Pending_hits = 73, Reservation_fails = 5430
	L1D_cache_core[5]: Access = 5128, Miss = 2429, Miss_rate = 0.474, Pending_hits = 216, Reservation_fails = 6417
	L1D_cache_core[6]: Access = 3554, Miss = 1450, Miss_rate = 0.408, Pending_hits = 59, Reservation_fails = 5537
	L1D_cache_core[7]: Access = 3192, Miss = 1249, Miss_rate = 0.391, Pending_hits = 43, Reservation_fails = 4652
	L1D_cache_core[8]: Access = 3003, Miss = 1238, Miss_rate = 0.412, Pending_hits = 76, Reservation_fails = 3640
	L1D_cache_core[9]: Access = 3297, Miss = 1394, Miss_rate = 0.423, Pending_hits = 84, Reservation_fails = 4634
	L1D_cache_core[10]: Access = 3187, Miss = 1246, Miss_rate = 0.391, Pending_hits = 58, Reservation_fails = 4934
	L1D_cache_core[11]: Access = 3059, Miss = 1191, Miss_rate = 0.389, Pending_hits = 42, Reservation_fails = 4056
	L1D_cache_core[12]: Access = 3002, Miss = 1255, Miss_rate = 0.418, Pending_hits = 75, Reservation_fails = 4610
	L1D_cache_core[13]: Access = 2937, Miss = 1235, Miss_rate = 0.420, Pending_hits = 86, Reservation_fails = 4428
	L1D_cache_core[14]: Access = 2987, Miss = 1165, Miss_rate = 0.390, Pending_hits = 52, Reservation_fails = 4686
	L1D_total_cache_accesses = 49180
	L1D_total_cache_misses = 20199
	L1D_total_cache_miss_rate = 0.4107
	L1D_total_cache_pending_hits = 1121
	L1D_total_cache_reservation_fails = 68907
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7418
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0173
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11682
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7290
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57225
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 49147
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
938, 572, 510, 471, 820, 703, 770, 899, 
gpgpu_n_tot_thrd_icount = 2936576
gpgpu_n_tot_w_icount = 91768
gpgpu_n_stall_shd_mem = 94763
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4014
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69802
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60373
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 94763
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115702	W0_Idle:105327	W0_Scoreboard:294615	W1:30740	W2:13585	W3:10144	W4:6480	W5:4923	W6:3375	W7:2625	W8:1790	W9:1742	W10:1496	W11:1224	W12:1505	W13:1088	W14:772	W15:378	W16:104	W17:156	W18:41	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32112 {8:4014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 545904 {136:4014,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 245 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 34310 
mrq_lat_table:1003 	96 	82 	73 	63 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11844 	9000 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4619 	1519 	2018 	5795 	6375 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1653 	1521 	768 	85 	2 	0 	0 	2 	11 	45 	1538 	15133 	127 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 36.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1352/52 = 26.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        25         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        26        26         0         0         0         0 
total reads: 1213
min_bank_accesses = 0!
chip skew: 203/201 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none         697       672       820       606       534       559      7471      9829    none      none      none      none  
dram[1]:          0    none      none      none         800       702       817       638       543       627      7185     10017    none      none      none      none  
dram[2]:     none      none      none      none         820       825       722       648       424       550      7541      7777    none      none      none      none  
dram[3]:     none      none      none      none         798       902       799       688       532       573      7358      7479    none      none      none      none  
dram[4]:     none      none      none      none         771       832       708       789       603       569     28661      7556    none      none      none      none  
dram[5]:     none      none      none      none         546       803       664       715       572       683     10317      7687    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       317       337       538       446       485       447       527       554         0         0         0         0
dram[1]:          0         0         0         0       361       459       482       397       472       474       508       488         0         0         0         0
dram[2]:          0         0         0         0       389       323       474       509       376       392       503       483         0         0         0         0
dram[3]:          0         0         0         0       419       406       624       416       449       482       506       529         0         0         0         0
dram[4]:          0         0         0         0       382       468       506       478       520       518       594       525         0         0         0         0
dram[5]:          0         0         0         0       372       425       509       589       552       597       524       526         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44864 n_act=11 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01898
n_activity=2321 dram_eff=0.3705
bk0: 6a 45234i bk1: 0a 45304i bk2: 0a 45307i bk3: 0a 45309i bk4: 20a 45248i bk5: 20a 45196i bk6: 64a 45047i bk7: 64a 44983i bk8: 62a 45120i bk9: 62a 45089i bk10: 56a 44979i bk11: 52a 44980i bk12: 0a 45303i bk13: 0a 45305i bk14: 0a 45305i bk15: 0a 45306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.018474
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44868 n_act=9 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.01898
n_activity=2229 dram_eff=0.3858
bk0: 4a 45285i bk1: 0a 45307i bk2: 0a 45309i bk3: 0a 45310i bk4: 20a 45223i bk5: 20a 45224i bk6: 64a 45079i bk7: 64a 44990i bk8: 64a 45137i bk9: 62a 45096i bk10: 56a 44992i bk11: 52a 45026i bk12: 0a 45304i bk13: 0a 45305i bk14: 0a 45305i bk15: 0a 45305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0235284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44870 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01894
n_activity=2263 dram_eff=0.3791
bk0: 0a 45307i bk1: 0a 45309i bk2: 0a 45310i bk3: 0a 45311i bk4: 20a 45249i bk5: 24a 45226i bk6: 64a 45109i bk7: 64a 45074i bk8: 64a 45123i bk9: 64a 45083i bk10: 56a 44977i bk11: 50a 44977i bk12: 0a 45303i bk13: 0a 45304i bk14: 0a 45305i bk15: 0a 45307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00677599
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44872 n_act=8 n_pre=0 n_req=226 n_rd=402 n_write=25 bw_util=0.01885
n_activity=2260 dram_eff=0.3779
bk0: 0a 45307i bk1: 0a 45308i bk2: 0a 45308i bk3: 0a 45310i bk4: 20a 45220i bk5: 24a 45193i bk6: 64a 45083i bk7: 64a 45004i bk8: 60a 45118i bk9: 62a 45034i bk10: 56a 44986i bk11: 52a 44997i bk12: 0a 45303i bk13: 0a 45304i bk14: 0a 45305i bk15: 0a 45307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0151853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44873 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.01881
n_activity=2125 dram_eff=0.4009
bk0: 0a 45307i bk1: 0a 45308i bk2: 0a 45309i bk3: 0a 45310i bk4: 20a 45224i bk5: 24a 45189i bk6: 64a 45044i bk7: 64a 44955i bk8: 64a 45075i bk9: 62a 44961i bk10: 54a 44893i bk11: 52a 44985i bk12: 0a 45301i bk13: 0a 45303i bk14: 0a 45306i bk15: 0a 45306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0295981
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45307 n_nop=44876 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01867
n_activity=2081 dram_eff=0.4065
bk0: 0a 45306i bk1: 0a 45307i bk2: 0a 45307i bk3: 0a 45307i bk4: 20a 45248i bk5: 24a 45202i bk6: 64a 45039i bk7: 64a 45022i bk8: 64a 45108i bk9: 62a 45015i bk10: 52a 44932i bk11: 52a 44934i bk12: 0a 45304i bk13: 0a 45305i bk14: 0a 45305i bk15: 0a 45305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0306354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1481, Miss = 104, Miss_rate = 0.070, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 1747, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1458, Miss = 104, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 1745, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1455, Miss = 102, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1389, Miss = 101, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1436, Miss = 100, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1406, Miss = 101, Miss_rate = 0.072, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 4359, Miss = 101, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1381, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1736, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1352, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20945
L2_total_cache_misses = 1213
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37271
icnt_total_pkts_simt_to_mem=37954
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.3222
	minimum = 6
	maximum = 251
Network latency average = 21.1493
	minimum = 6
	maximum = 161
Slowest packet = 16939
Flit latency average = 21.2563
	minimum = 6
	maximum = 160
Slowest flit = 45756
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.079642
	minimum = 0.0568471 (at node 4)
	maximum = 0.196336 (at node 23)
Accepted packet rate average = 0.079642
	minimum = 0.0568471 (at node 4)
	maximum = 0.196336 (at node 23)
Injected flit rate average = 0.142063
	minimum = 0.105397 (at node 2)
	maximum = 0.279964 (at node 5)
Accepted flit rate average= 0.142063
	minimum = 0.0834634 (at node 11)
	maximum = 0.389222 (at node 5)
Injected packet length average = 1.78377
Accepted packet length average = 1.78377
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.357 (5 samples)
	minimum = 6 (5 samples)
	maximum = 134.6 (5 samples)
Network latency average = 14.0079 (5 samples)
	minimum = 6 (5 samples)
	maximum = 87 (5 samples)
Flit latency average = 13.6383 (5 samples)
	minimum = 6 (5 samples)
	maximum = 85.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0354953 (5 samples)
	minimum = 0.0227755 (5 samples)
	maximum = 0.107054 (5 samples)
Accepted packet rate average = 0.0354953 (5 samples)
	minimum = 0.0227755 (5 samples)
	maximum = 0.107054 (5 samples)
Injected flit rate average = 0.0642559 (5 samples)
	minimum = 0.041493 (5 samples)
	maximum = 0.144518 (5 samples)
Accepted flit rate average = 0.0642559 (5 samples)
	minimum = 0.037325 (5 samples)
	maximum = 0.210613 (5 samples)
Injected packet size average = 1.81027 (5 samples)
Accepted packet size average = 1.81027 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 40276 (inst/sec)
gpgpu_simulation_rate = 2451 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34326)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34326)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 34826  inst.: 635649 (ipc=143.6) sim_rate=42376 (inst/sec) elapsed = 0:0:00:15 / Mon Aug  8 23:59:46 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(15,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 36326  inst.: 709591 (ipc=72.9) sim_rate=44349 (inst/sec) elapsed = 0:0:00:16 / Mon Aug  8 23:59:47 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 37326  inst.: 762018 (ipc=66.0) sim_rate=44824 (inst/sec) elapsed = 0:0:00:17 / Mon Aug  8 23:59:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3113,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3201,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3209,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3229,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3515,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3675,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3818,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3820,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3822,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3926,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3957,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4345,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4378,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4932,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6326,34326), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6452,34326), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 6453
gpu_sim_insn = 225642
gpu_ipc =      34.9670
gpu_tot_sim_cycle = 40779
gpu_tot_sim_insn = 789515
gpu_tot_ipc =      19.3608
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4718
gpu_stall_icnt2sh    = 20870
gpu_total_sim_rate=43861

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64765
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4292, Miss = 1389, Miss_rate = 0.324, Pending_hits = 74, Reservation_fails = 4528
	L1D_cache_core[1]: Access = 4574, Miss = 1550, Miss_rate = 0.339, Pending_hits = 110, Reservation_fails = 4074
	L1D_cache_core[2]: Access = 4148, Miss = 1370, Miss_rate = 0.330, Pending_hits = 109, Reservation_fails = 3133
	L1D_cache_core[3]: Access = 4580, Miss = 1530, Miss_rate = 0.334, Pending_hits = 69, Reservation_fails = 5895
	L1D_cache_core[4]: Access = 5109, Miss = 1671, Miss_rate = 0.327, Pending_hits = 101, Reservation_fails = 6116
	L1D_cache_core[5]: Access = 6482, Miss = 2655, Miss_rate = 0.410, Pending_hits = 242, Reservation_fails = 6844
	L1D_cache_core[6]: Access = 6364, Miss = 2253, Miss_rate = 0.354, Pending_hits = 219, Reservation_fails = 6869
	L1D_cache_core[7]: Access = 4362, Miss = 1449, Miss_rate = 0.332, Pending_hits = 63, Reservation_fails = 4968
	L1D_cache_core[8]: Access = 4282, Miss = 1446, Miss_rate = 0.338, Pending_hits = 92, Reservation_fails = 4095
	L1D_cache_core[9]: Access = 4630, Miss = 1659, Miss_rate = 0.358, Pending_hits = 111, Reservation_fails = 4828
	L1D_cache_core[10]: Access = 4517, Miss = 1496, Miss_rate = 0.331, Pending_hits = 89, Reservation_fails = 5208
	L1D_cache_core[11]: Access = 4314, Miss = 1405, Miss_rate = 0.326, Pending_hits = 63, Reservation_fails = 4395
	L1D_cache_core[12]: Access = 4230, Miss = 1459, Miss_rate = 0.345, Pending_hits = 88, Reservation_fails = 5022
	L1D_cache_core[13]: Access = 4303, Miss = 1497, Miss_rate = 0.348, Pending_hits = 116, Reservation_fails = 4668
	L1D_cache_core[14]: Access = 4295, Miss = 1420, Miss_rate = 0.331, Pending_hits = 90, Reservation_fails = 5064
	L1D_total_cache_accesses = 70482
	L1D_total_cache_misses = 24249
	L1D_total_cache_miss_rate = 0.3440
	L1D_total_cache_pending_hits = 1636
	L1D_total_cache_reservation_fails = 75707
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9130
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16922
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9002
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58785
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64438
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1206, 778, 734, 711, 1004, 988, 965, 1094, 
gpgpu_n_tot_thrd_icount = 3815520
gpgpu_n_tot_w_icount = 119235
gpgpu_n_stall_shd_mem = 116463
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5809
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 102767
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76077
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116463
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124609	W0_Idle:112661	W0_Scoreboard:369721	W1:38512	W2:17218	W3:11527	W4:7352	W5:5556	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46472 {8:5809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 790024 {136:5809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 244 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 40650 
mrq_lat_table:1012 	96 	82 	73 	63 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14373 	10603 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6125 	2176 	2527 	6405 	7168 	697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2026 	2330 	1264 	197 	7 	0 	0 	2 	11 	45 	1538 	15133 	2485 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1361/52 = 26.173077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none        1068       972      1293       945       911       851      8593     11126    none      none      none      none  
dram[1]:          0    none      none      none        1090       955      1251      1037       918      1001      8173     11557    none      none      none      none  
dram[2]:     none      none      none      none        1186      1201      1149       947       718       744      8599      8690    none      none      none      none  
dram[3]:     none      none      none      none        1085      1319      1256      1099       982       983      8449      8238    none      none      none      none  
dram[4]:     none      none      none      none        1054      1212      1010      1169       881       966     33547      8650    none      none      none      none  
dram[5]:     none      none      none      none         843      1178      1013      1187       909      1104     11567      8833    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       376       378       538       446       499       447       527       554         0         0         0         0
dram[1]:          0         0         0         0       361       459       482       421       485       531       508       488         0         0         0         0
dram[2]:          0         0         0         0       389       349       474       509       421       392       503       483         0         0         0         0
dram[3]:          0         0         0         0       419       406       624       445       567       503       553       529         0         0         0         0
dram[4]:          0         0         0         0       382       468       506       478       520       518       594       525         0         0         0         0
dram[5]:          0         0         0         0       372       425       509       589       552       597       524       526         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53377 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01613
n_activity=2351 dram_eff=0.3692
bk0: 6a 53751i bk1: 0a 53821i bk2: 0a 53824i bk3: 0a 53826i bk4: 20a 53765i bk5: 20a 53713i bk6: 64a 53564i bk7: 64a 53500i bk8: 64a 53633i bk9: 64a 53602i bk10: 56a 53496i bk11: 52a 53497i bk12: 0a 53820i bk13: 0a 53822i bk14: 0a 53822i bk15: 0a 53823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0155507
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53383 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01605
n_activity=2244 dram_eff=0.385
bk0: 4a 53802i bk1: 0a 53824i bk2: 0a 53826i bk3: 0a 53827i bk4: 20a 53740i bk5: 20a 53741i bk6: 64a 53596i bk7: 64a 53507i bk8: 64a 53654i bk9: 64a 53609i bk10: 56a 53509i bk11: 52a 53543i bk12: 0a 53821i bk13: 0a 53822i bk14: 0a 53822i bk15: 0a 53822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0198053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53385 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01602
n_activity=2278 dram_eff=0.3784
bk0: 0a 53824i bk1: 0a 53826i bk2: 0a 53827i bk3: 0a 53828i bk4: 20a 53766i bk5: 24a 53743i bk6: 64a 53626i bk7: 64a 53591i bk8: 64a 53640i bk9: 64a 53600i bk10: 56a 53494i bk11: 52a 53490i bk12: 0a 53820i bk13: 0a 53821i bk14: 0a 53822i bk15: 0a 53824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00570378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53383 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01609
n_activity=2305 dram_eff=0.3757
bk0: 0a 53824i bk1: 0a 53825i bk2: 0a 53825i bk3: 0a 53827i bk4: 20a 53737i bk5: 24a 53710i bk6: 64a 53600i bk7: 64a 53521i bk8: 64a 53627i bk9: 64a 53547i bk10: 56a 53503i bk11: 52a 53514i bk12: 0a 53820i bk13: 0a 53821i bk14: 0a 53822i bk15: 0a 53824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0127824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53388 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.0159
n_activity=2140 dram_eff=0.4
bk0: 0a 53824i bk1: 0a 53825i bk2: 0a 53826i bk3: 0a 53827i bk4: 20a 53741i bk5: 24a 53706i bk6: 64a 53561i bk7: 64a 53472i bk8: 64a 53592i bk9: 64a 53474i bk10: 54a 53410i bk11: 52a 53502i bk12: 0a 53818i bk13: 0a 53820i bk14: 0a 53823i bk15: 0a 53823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0249145
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53824 n_nop=53391 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01579
n_activity=2096 dram_eff=0.4055
bk0: 0a 53823i bk1: 0a 53824i bk2: 0a 53824i bk3: 0a 53824i bk4: 20a 53765i bk5: 24a 53719i bk6: 64a 53556i bk7: 64a 53539i bk8: 64a 53625i bk9: 64a 53528i bk10: 52a 53449i bk11: 52a 53451i bk12: 0a 53821i bk13: 0a 53822i bk14: 0a 53822i bk15: 0a 53822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0257878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1792, Miss = 105, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 2073, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 2094, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1762, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1690, Miss = 102, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1737, Miss = 102, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1631, Miss = 102, Miss_rate = 0.063, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5213, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1678, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2040, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1633, Miss = 102, Miss_rate = 0.062, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25098
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0487
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=48604
icnt_total_pkts_simt_to_mem=44465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.8884
	minimum = 6
	maximum = 236
Network latency average = 21.883
	minimum = 6
	maximum = 189
Slowest packet = 43222
Flit latency average = 20.559
	minimum = 6
	maximum = 188
Slowest flit = 87490
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0476723
	minimum = 0.0319231 (at node 7)
	maximum = 0.132342 (at node 23)
Accepted packet rate average = 0.0476723
	minimum = 0.0319231 (at node 7)
	maximum = 0.132342 (at node 23)
Injected flit rate average = 0.102416
	minimum = 0.050984 (at node 7)
	maximum = 0.214784 (at node 23)
Accepted flit rate average= 0.102416
	minimum = 0.046645 (at node 22)
	maximum = 0.431892 (at node 6)
Injected packet length average = 2.14833
Accepted packet length average = 2.14833
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2789 (6 samples)
	minimum = 6 (6 samples)
	maximum = 151.5 (6 samples)
Network latency average = 15.3204 (6 samples)
	minimum = 6 (6 samples)
	maximum = 104 (6 samples)
Flit latency average = 14.7918 (6 samples)
	minimum = 6 (6 samples)
	maximum = 102.833 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0375248 (6 samples)
	minimum = 0.0243001 (6 samples)
	maximum = 0.111268 (6 samples)
Accepted packet rate average = 0.0375248 (6 samples)
	minimum = 0.0243001 (6 samples)
	maximum = 0.111268 (6 samples)
Injected flit rate average = 0.0706159 (6 samples)
	minimum = 0.0430748 (6 samples)
	maximum = 0.156229 (6 samples)
Accepted flit rate average = 0.0706159 (6 samples)
	minimum = 0.0388783 (6 samples)
	maximum = 0.247492 (6 samples)
Injected packet size average = 1.88185 (6 samples)
Accepted packet size average = 1.88185 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 43861 (inst/sec)
gpgpu_simulation_rate = 2265 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40779)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40779)
GPGPU-Sim uArch: cycles simulated: 41279  inst.: 845940 (ipc=112.8) sim_rate=46996 (inst/sec) elapsed = 0:0:00:18 / Mon Aug  8 23:59:49 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(8,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1062,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1151,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1230,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1258,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1307,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1336,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1393,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1412,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1424,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1458,40779), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1464,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1480,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1550,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1551,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1674,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1712,40779), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1713
gpu_sim_insn = 70772
gpu_ipc =      41.3147
gpu_tot_sim_cycle = 42492
gpu_tot_sim_insn = 860287
gpu_tot_ipc =      20.2459
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4718
gpu_stall_icnt2sh    = 22558
gpu_total_sim_rate=45278

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70209
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4449, Miss = 1426, Miss_rate = 0.321, Pending_hits = 81, Reservation_fails = 4528
	L1D_cache_core[1]: Access = 4720, Miss = 1589, Miss_rate = 0.337, Pending_hits = 117, Reservation_fails = 4074
	L1D_cache_core[2]: Access = 4294, Miss = 1410, Miss_rate = 0.328, Pending_hits = 116, Reservation_fails = 3133
	L1D_cache_core[3]: Access = 4738, Miss = 1570, Miss_rate = 0.331, Pending_hits = 76, Reservation_fails = 5895
	L1D_cache_core[4]: Access = 5283, Miss = 1714, Miss_rate = 0.324, Pending_hits = 109, Reservation_fails = 6116
	L1D_cache_core[5]: Access = 6617, Miss = 2687, Miss_rate = 0.406, Pending_hits = 248, Reservation_fails = 6844
	L1D_cache_core[6]: Access = 6526, Miss = 2297, Miss_rate = 0.352, Pending_hits = 226, Reservation_fails = 6869
	L1D_cache_core[7]: Access = 4655, Miss = 1529, Miss_rate = 0.328, Pending_hits = 84, Reservation_fails = 5002
	L1D_cache_core[8]: Access = 4419, Miss = 1481, Miss_rate = 0.335, Pending_hits = 98, Reservation_fails = 4095
	L1D_cache_core[9]: Access = 4753, Miss = 1692, Miss_rate = 0.356, Pending_hits = 119, Reservation_fails = 4828
	L1D_cache_core[10]: Access = 4680, Miss = 1537, Miss_rate = 0.328, Pending_hits = 96, Reservation_fails = 5208
	L1D_cache_core[11]: Access = 4416, Miss = 1438, Miss_rate = 0.326, Pending_hits = 70, Reservation_fails = 4395
	L1D_cache_core[12]: Access = 4309, Miss = 1484, Miss_rate = 0.344, Pending_hits = 94, Reservation_fails = 5022
	L1D_cache_core[13]: Access = 4459, Miss = 1538, Miss_rate = 0.345, Pending_hits = 122, Reservation_fails = 4668
	L1D_cache_core[14]: Access = 4473, Miss = 1469, Miss_rate = 0.328, Pending_hits = 98, Reservation_fails = 5064
	L1D_total_cache_accesses = 72791
	L1D_total_cache_misses = 24861
	L1D_total_cache_miss_rate = 0.3415
	L1D_total_cache_pending_hits = 1754
	L1D_total_cache_reservation_fails = 75741
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9722
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0132
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16956
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9594
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58785
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 69882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1284, 856, 812, 789, 1093, 1003, 1065, 1183, 
gpgpu_n_tot_thrd_icount = 4115840
gpgpu_n_tot_w_icount = 128620
gpgpu_n_stall_shd_mem = 117252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6255
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 109082
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 85010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117252
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124867	W0_Idle:116697	W0_Scoreboard:398080	W1:42011	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50040 {8:6255,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 850680 {136:6255,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 242 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 42491 
mrq_lat_table:1012 	96 	82 	73 	63 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15018 	10633 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6532 	2311 	2651 	6414 	7168 	697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2151 	2512 	1394 	206 	7 	0 	0 	2 	11 	45 	1538 	15133 	2714 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1361/52 = 26.173077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none        1194      1063      1372      1045       943       883      8675     11274    none      none      none      none  
dram[1]:          0    none      none      none        1244      1042      1313      1109       943      1067      8255     11702    none      none      none      none  
dram[2]:     none      none      none      none        1296      1340      1195      1037       772       795      8680      8837    none      none      none      none  
dram[3]:     none      none      none      none        1176      1457      1313      1193      1046      1053      8535      8349    none      none      none      none  
dram[4]:     none      none      none      none        1183      1336      1094      1255       953      1030     33690      8783    none      none      none      none  
dram[5]:     none      none      none      none         948      1273      1083      1280       943      1153     11680      8983    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       376       378       538       446       499       447       527       554         0         0         0         0
dram[1]:          0         0         0         0       361       459       482       421       485       531       508       488         0         0         0         0
dram[2]:          0         0         0         0       389       349       474       509       421       392       503       483         0         0         0         0
dram[3]:          0         0         0         0       419       406       624       445       567       503       553       529         0         0         0         0
dram[4]:          0         0         0         0       382       468       506       478       520       518       594       525         0         0         0         0
dram[5]:          0         0         0         0       372       425       509       589       552       597       524       526         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55637 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01548
n_activity=2351 dram_eff=0.3692
bk0: 6a 56011i bk1: 0a 56081i bk2: 0a 56084i bk3: 0a 56086i bk4: 20a 56025i bk5: 20a 55973i bk6: 64a 55824i bk7: 64a 55760i bk8: 64a 55893i bk9: 64a 55862i bk10: 56a 55756i bk11: 52a 55757i bk12: 0a 56080i bk13: 0a 56082i bk14: 0a 56082i bk15: 0a 56083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55643 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01541
n_activity=2244 dram_eff=0.385
bk0: 4a 56062i bk1: 0a 56084i bk2: 0a 56086i bk3: 0a 56087i bk4: 20a 56000i bk5: 20a 56001i bk6: 64a 55856i bk7: 64a 55767i bk8: 64a 55914i bk9: 64a 55869i bk10: 56a 55769i bk11: 52a 55803i bk12: 0a 56081i bk13: 0a 56082i bk14: 0a 56082i bk15: 0a 56082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0190072
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55645 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01537
n_activity=2278 dram_eff=0.3784
bk0: 0a 56084i bk1: 0a 56086i bk2: 0a 56087i bk3: 0a 56088i bk4: 20a 56026i bk5: 24a 56003i bk6: 64a 55886i bk7: 64a 55851i bk8: 64a 55900i bk9: 64a 55860i bk10: 56a 55754i bk11: 52a 55750i bk12: 0a 56080i bk13: 0a 56081i bk14: 0a 56082i bk15: 0a 56084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00547393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55643 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01544
n_activity=2305 dram_eff=0.3757
bk0: 0a 56084i bk1: 0a 56085i bk2: 0a 56085i bk3: 0a 56087i bk4: 20a 55997i bk5: 24a 55970i bk6: 64a 55860i bk7: 64a 55781i bk8: 64a 55887i bk9: 64a 55807i bk10: 56a 55763i bk11: 52a 55774i bk12: 0a 56080i bk13: 0a 56081i bk14: 0a 56082i bk15: 0a 56084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55648 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.01526
n_activity=2140 dram_eff=0.4
bk0: 0a 56084i bk1: 0a 56085i bk2: 0a 56086i bk3: 0a 56087i bk4: 20a 56001i bk5: 24a 55966i bk6: 64a 55821i bk7: 64a 55732i bk8: 64a 55852i bk9: 64a 55734i bk10: 54a 55670i bk11: 52a 55762i bk12: 0a 56078i bk13: 0a 56080i bk14: 0a 56083i bk15: 0a 56083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0239106
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56084 n_nop=55651 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01516
n_activity=2096 dram_eff=0.4055
bk0: 0a 56083i bk1: 0a 56084i bk2: 0a 56084i bk3: 0a 56084i bk4: 20a 56025i bk5: 24a 55979i bk6: 64a 55816i bk7: 64a 55799i bk8: 64a 55885i bk9: 64a 55788i bk10: 52a 55709i bk11: 52a 55711i bk12: 0a 56081i bk13: 0a 56082i bk14: 0a 56082i bk15: 0a 56082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0247486

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1841, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 2136, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1800, Miss = 104, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 2154, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1808, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1749, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1785, Miss = 102, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1696, Miss = 102, Miss_rate = 0.060, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5281, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1738, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2090, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1695, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25773
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0474
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=51063
icnt_total_pkts_simt_to_mem=45369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.5311
	minimum = 6
	maximum = 122
Network latency average = 15.2096
	minimum = 6
	maximum = 120
Slowest packet = 51077
Flit latency average = 13.8724
	minimum = 6
	maximum = 116
Slowest flit = 94891
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0291886
	minimum = 0.0169294 (at node 12)
	maximum = 0.0513719 (at node 7)
Accepted packet rate average = 0.0291886
	minimum = 0.0169294 (at node 12)
	maximum = 0.0513719 (at node 7)
Injected flit rate average = 0.0727119
	minimum = 0.0239346 (at node 12)
	maximum = 0.147694 (at node 22)
Accepted flit rate average= 0.0727119
	minimum = 0.0344425 (at node 17)
	maximum = 0.191477 (at node 7)
Injected packet length average = 2.49111
Accepted packet length average = 2.49111
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7435 (7 samples)
	minimum = 6 (7 samples)
	maximum = 147.286 (7 samples)
Network latency average = 15.3046 (7 samples)
	minimum = 6 (7 samples)
	maximum = 106.286 (7 samples)
Flit latency average = 14.6604 (7 samples)
	minimum = 6 (7 samples)
	maximum = 104.714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0363339 (7 samples)
	minimum = 0.0232472 (7 samples)
	maximum = 0.102712 (7 samples)
Accepted packet rate average = 0.0363339 (7 samples)
	minimum = 0.0232472 (7 samples)
	maximum = 0.102712 (7 samples)
Injected flit rate average = 0.0709153 (7 samples)
	minimum = 0.0403405 (7 samples)
	maximum = 0.15501 (7 samples)
Accepted flit rate average = 0.0709153 (7 samples)
	minimum = 0.0382446 (7 samples)
	maximum = 0.23949 (7 samples)
Injected packet size average = 1.95177 (7 samples)
Accepted packet size average = 1.95177 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 45278 (inst/sec)
gpgpu_simulation_rate = 2236 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4037f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,42492)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,42492)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (239,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (239,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (239,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (241,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (242,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (243,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (243,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (244,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (244,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (246,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (249,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (249,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (256,42492), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (278,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42992  inst.: 917601 (ipc=114.6) sim_rate=48294 (inst/sec) elapsed = 0:0:00:19 / Mon Aug  8 23:59:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (676,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (750,42492), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 751
gpu_sim_insn = 57409
gpu_ipc =      76.4434
gpu_tot_sim_cycle = 43243
gpu_tot_sim_insn = 917696
gpu_tot_ipc =      21.2218
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4718
gpu_stall_icnt2sh    = 22558
gpu_total_sim_rate=48299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71398
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4457, Miss = 1428, Miss_rate = 0.320, Pending_hits = 87, Reservation_fails = 4528
	L1D_cache_core[1]: Access = 4728, Miss = 1591, Miss_rate = 0.337, Pending_hits = 123, Reservation_fails = 4074
	L1D_cache_core[2]: Access = 4308, Miss = 1414, Miss_rate = 0.328, Pending_hits = 122, Reservation_fails = 3133
	L1D_cache_core[3]: Access = 4754, Miss = 1574, Miss_rate = 0.331, Pending_hits = 82, Reservation_fails = 5895
	L1D_cache_core[4]: Access = 5291, Miss = 1716, Miss_rate = 0.324, Pending_hits = 115, Reservation_fails = 6116
	L1D_cache_core[5]: Access = 6625, Miss = 2689, Miss_rate = 0.406, Pending_hits = 254, Reservation_fails = 6844
	L1D_cache_core[6]: Access = 6534, Miss = 2299, Miss_rate = 0.352, Pending_hits = 232, Reservation_fails = 6869
	L1D_cache_core[7]: Access = 4663, Miss = 1531, Miss_rate = 0.328, Pending_hits = 90, Reservation_fails = 5002
	L1D_cache_core[8]: Access = 4435, Miss = 1485, Miss_rate = 0.335, Pending_hits = 110, Reservation_fails = 4095
	L1D_cache_core[9]: Access = 4761, Miss = 1694, Miss_rate = 0.356, Pending_hits = 125, Reservation_fails = 4828
	L1D_cache_core[10]: Access = 4688, Miss = 1539, Miss_rate = 0.328, Pending_hits = 102, Reservation_fails = 5208
	L1D_cache_core[11]: Access = 4424, Miss = 1440, Miss_rate = 0.325, Pending_hits = 76, Reservation_fails = 4395
	L1D_cache_core[12]: Access = 4317, Miss = 1486, Miss_rate = 0.344, Pending_hits = 100, Reservation_fails = 5022
	L1D_cache_core[13]: Access = 4467, Miss = 1540, Miss_rate = 0.345, Pending_hits = 128, Reservation_fails = 4668
	L1D_cache_core[14]: Access = 4481, Miss = 1471, Miss_rate = 0.328, Pending_hits = 104, Reservation_fails = 5064
	L1D_total_cache_accesses = 72933
	L1D_total_cache_misses = 24897
	L1D_total_cache_miss_rate = 0.3414
	L1D_total_cache_pending_hits = 1850
	L1D_total_cache_reservation_fails = 75741
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9984
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0128
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16956
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9856
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58785
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71071
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1299, 871, 827, 804, 1108, 1018, 1080, 1198, 
gpgpu_n_tot_thrd_icount = 4179552
gpgpu_n_tot_w_icount = 130611
gpgpu_n_stall_shd_mem = 117252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6291
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 113188
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117252
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124916	W0_Idle:118108	W0_Scoreboard:403903	W1:42082	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50328 {8:6291,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 855576 {136:6291,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 624 
averagemflatency = 242 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 42890 
mrq_lat_table:1012 	96 	82 	73 	63 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15058 	10633 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6572 	2311 	2651 	6414 	7168 	697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2181 	2518 	1394 	206 	7 	0 	0 	2 	11 	45 	1538 	15133 	2718 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       596         0         0         0       678       672       501       529       728       850       869       841         0         0         0         0 
dram[1]:      1113         0         0         0       513       549       507      1124      1099       851       872       837         0         0         0         0 
dram[2]:         0         0         0         0       660      1447       653       660      1101       838       876       844         0         0         0         0 
dram[3]:         0         0         0         0       526       666       501       654       854      1110       881       857         0         0         0         0 
dram[4]:         0         0         0         0       504       651      2021       688       859      2719       832       860         0         0         0         0 
dram[5]:         0         0         0         0       507       513       515       647      1135       856       849       865         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1361/52 = 26.173077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 139
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1296    none      none      none        1194      1063      1372      1045       948       883      8682     11294    none      none      none      none  
dram[1]:          0    none      none      none        1244      1042      1313      1109       943      1071      8265     11718    none      none      none      none  
dram[2]:     none      none      none      none        1296      1340      1195      1037       772       795      8690      8845    none      none      none      none  
dram[3]:     none      none      none      none        1176      1457      1313      1198      1046      1053      8543      8356    none      none      none      none  
dram[4]:     none      none      none      none        1183      1336      1094      1259       953      1030     33705      8790    none      none      none      none  
dram[5]:     none      none      none      none         948      1273      1083      1280       943      1153     11700      8991    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       376       378       538       446       499       447       527       554         0         0         0         0
dram[1]:          0         0         0         0       361       459       482       421       485       531       508       488         0         0         0         0
dram[2]:          0         0         0         0       389       349       474       509       421       392       503       483         0         0         0         0
dram[3]:          0         0         0         0       419       406       624       445       567       503       553       529         0         0         0         0
dram[4]:          0         0         0         0       382       468       506       478       520       518       594       525         0         0         0         0
dram[5]:          0         0         0         0       372       425       509       589       552       597       524       526         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56627 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01521
n_activity=2351 dram_eff=0.3692
bk0: 6a 57001i bk1: 0a 57071i bk2: 0a 57074i bk3: 0a 57076i bk4: 20a 57015i bk5: 20a 56963i bk6: 64a 56814i bk7: 64a 56750i bk8: 64a 56883i bk9: 64a 56852i bk10: 56a 56746i bk11: 52a 56747i bk12: 0a 57070i bk13: 0a 57072i bk14: 0a 57072i bk15: 0a 57073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0146652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56633 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01514
n_activity=2244 dram_eff=0.385
bk0: 4a 57052i bk1: 0a 57074i bk2: 0a 57076i bk3: 0a 57077i bk4: 20a 56990i bk5: 20a 56991i bk6: 64a 56846i bk7: 64a 56757i bk8: 64a 56904i bk9: 64a 56859i bk10: 56a 56759i bk11: 52a 56793i bk12: 0a 57071i bk13: 0a 57072i bk14: 0a 57072i bk15: 0a 57072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0186775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56635 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.0151
n_activity=2278 dram_eff=0.3784
bk0: 0a 57074i bk1: 0a 57076i bk2: 0a 57077i bk3: 0a 57078i bk4: 20a 57016i bk5: 24a 56993i bk6: 64a 56876i bk7: 64a 56841i bk8: 64a 56890i bk9: 64a 56850i bk10: 56a 56744i bk11: 52a 56740i bk12: 0a 57070i bk13: 0a 57071i bk14: 0a 57072i bk15: 0a 57074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00537898
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56633 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01517
n_activity=2305 dram_eff=0.3757
bk0: 0a 57074i bk1: 0a 57075i bk2: 0a 57075i bk3: 0a 57077i bk4: 20a 56987i bk5: 24a 56960i bk6: 64a 56850i bk7: 64a 56771i bk8: 64a 56877i bk9: 64a 56797i bk10: 56a 56753i bk11: 52a 56764i bk12: 0a 57070i bk13: 0a 57071i bk14: 0a 57072i bk15: 0a 57074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0120545
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56638 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.015
n_activity=2140 dram_eff=0.4
bk0: 0a 57074i bk1: 0a 57075i bk2: 0a 57076i bk3: 0a 57077i bk4: 20a 56991i bk5: 24a 56956i bk6: 64a 56811i bk7: 64a 56722i bk8: 64a 56842i bk9: 64a 56724i bk10: 54a 56660i bk11: 52a 56752i bk12: 0a 57068i bk13: 0a 57070i bk14: 0a 57073i bk15: 0a 57073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0234958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57074 n_nop=56641 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01489
n_activity=2096 dram_eff=0.4055
bk0: 0a 57073i bk1: 0a 57074i bk2: 0a 57074i bk3: 0a 57074i bk4: 20a 57015i bk5: 24a 56969i bk6: 64a 56806i bk7: 64a 56789i bk8: 64a 56875i bk9: 64a 56778i bk10: 52a 56699i bk11: 52a 56701i bk12: 0a 57071i bk13: 0a 57072i bk14: 0a 57072i bk15: 0a 57072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0243193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1844, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 2141, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1803, Miss = 104, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 2159, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1811, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1751, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1787, Miss = 102, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1699, Miss = 102, Miss_rate = 0.060, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5285, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1741, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2095, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1697, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25813
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0473
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=51247
icnt_total_pkts_simt_to_mem=45413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.475
	minimum = 6
	maximum = 16
Network latency average = 8.1875
	minimum = 6
	maximum = 13
Slowest packet = 51589
Flit latency average = 6.52193
	minimum = 6
	maximum = 9
Slowest flit = 96604
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394536
	minimum = 0.00266312 (at node 0)
	maximum = 0.00798935 (at node 2)
Accepted packet rate average = 0.00394536
	minimum = 0.00266312 (at node 0)
	maximum = 0.00798935 (at node 2)
Injected flit rate average = 0.0112443
	minimum = 0.00266312 (at node 0)
	maximum = 0.0332889 (at node 18)
Accepted flit rate average= 0.0112443
	minimum = 0.00266312 (at node 20)
	maximum = 0.0292943 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0849 (8 samples)
	minimum = 6 (8 samples)
	maximum = 130.875 (8 samples)
Network latency average = 14.415 (8 samples)
	minimum = 6 (8 samples)
	maximum = 94.625 (8 samples)
Flit latency average = 13.6431 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0322853 (8 samples)
	minimum = 0.0206742 (8 samples)
	maximum = 0.0908715 (8 samples)
Accepted packet rate average = 0.0322853 (8 samples)
	minimum = 0.0206742 (8 samples)
	maximum = 0.0908715 (8 samples)
Injected flit rate average = 0.0634564 (8 samples)
	minimum = 0.0356308 (8 samples)
	maximum = 0.139795 (8 samples)
Accepted flit rate average = 0.0634564 (8 samples)
	minimum = 0.033797 (8 samples)
	maximum = 0.213216 (8 samples)
Injected packet size average = 1.96549 (8 samples)
Accepted packet size average = 1.96549 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 48299 (inst/sec)
gpgpu_simulation_rate = 2275 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 18842.013672 (ms)
Result stored in result.txt
