1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/FileLevelParameter/top.sv:2:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/FileLevelParameter/top.sv:2:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/FileLevelParameter/top.sv:2:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FileLevelParameter/top.sv, line:2:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiProcess:
  \_initial: , line:3:3, endln:7:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FileLevelParameter/top.sv, line:2:1, endln:8:10
    |vpiStmt:
    \_begin: (work@top), line:3:11, endln:7:6
      |vpiParent:
      \_initial: , line:3:3, endln:7:6
      |vpiFullName:work@top
      |vpiStmt:
      \_if_stmt: , line:4:5, endln:6:8
        |vpiParent:
        \_begin: (work@top), line:3:11, endln:7:6
        |vpiCondition:
        \_operation: , line:4:9, endln:4:29
          |vpiParent:
          \_begin: (work@top), line:3:11, endln:7:6
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@top.FILE_PARAMETER), line:4:9, endln:4:23
            |vpiParent:
            \_begin: (work@top), line:3:11, endln:7:6
            |vpiName:FILE_PARAMETER
            |vpiFullName:work@top.FILE_PARAMETER
            |vpiActual:
            \_logic_net: (FILE_PARAMETER)
          |vpiOperand:
          \_constant: , line:4:27, endln:4:29
            |vpiParent:
            \_operation: , line:4:9, endln:4:29
            |vpiDecompile:10
            |vpiSize:64
            |UINT:10
            |vpiConstType:9
        |vpiStmt:
        \_begin: (work@top), line:4:31, endln:6:8
          |vpiParent:
          \_if_stmt: , line:4:5, endln:6:8
          |vpiFullName:work@top
          |vpiStmt:
          \_sys_func_call: ($stop), line:5:7, endln:5:43
            |vpiParent:
            \_begin: (work@top), line:4:31, endln:6:8
            |vpiArgument:
            \_constant: , line:5:13, endln:5:42
              |vpiParent:
              \_sys_func_call: ($stop), line:5:7, endln:5:43
              |vpiDecompile:"Wrong FILE_PARAMETER value!"
              |vpiSize:216
              |STRING:Wrong FILE_PARAMETER value!
              |vpiConstType:6
            |vpiName:$stop
|vpiParameter:
\_parameter: (FILE_PARAMETER), line:1:15, endln:1:29
  |vpiParent:
  \_design: (work@top)
  |UINT:10
  |vpiTypespec:
  \_int_typespec: , line:1:11, endln:1:14
    |vpiParent:
    \_parameter: (FILE_PARAMETER), line:1:15, endln:1:29
    |vpiSigned:1
  |vpiSigned:1
  |vpiName:FILE_PARAMETER
|vpiParamAssign:
\_param_assign: , line:1:15, endln:1:34
  |vpiParent:
  \_design: (work@top)
  |vpiRhs:
  \_constant: , line:1:32, endln:1:34
    |vpiDecompile:10
    |vpiSize:32
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:1:11, endln:1:14
    |vpiConstType:9
  |vpiLhs:
  \_parameter: (FILE_PARAMETER), line:1:15, endln:1:29
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FileLevelParameter/top.sv, line:2:1, endln:8:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (FILE_PARAMETER)
    |vpiName:FILE_PARAMETER
    |vpiNetType:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:3:3, endln:7:6
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object '' of type 'initial'
      Object '' of type 'begin'
        Object '' of type 'if_stmt'
          Object '' of type 'operation'
            Object 'FILE_PARAMETER' of type 'ref_obj'
            Object '' of type 'constant'
          Object '' of type 'begin'
            Object '$stop' of type 'sys_func_call'
              Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'FILE_PARAMETER' of type 'logic_net'
  Object 'FILE_PARAMETER' of type 'parameter'
  Object '' of type 'param_assign'
    Object 'FILE_PARAMETER' of type 'parameter'
    Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/FileLevelParameter/top.sv:2.1-8.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0> str='\FILE_PARAMETER' logic range=[0:0]
      AST_INITIAL <UHDM-integration-tests/tests/FileLevelParameter/top.sv:3.3-7.6>
        AST_BLOCK <UHDM-integration-tests/tests/FileLevelParameter/top.sv:3.11-7.6>
          AST_CASE <UHDM-integration-tests/tests/FileLevelParameter/top.sv:4.5-6.8>
            AST_REDUCE_BOOL <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0>
              AST_NE <UHDM-integration-tests/tests/FileLevelParameter/top.sv:4.9-4.29>
                AST_IDENTIFIER <UHDM-integration-tests/tests/FileLevelParameter/top.sv:4.9-4.23> str='\FILE_PARAMETER'
                AST_CONSTANT <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed range=[31:0] int=10
            AST_COND <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0>
              AST_CONSTANT <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0>
                AST_BLOCK <UHDM-integration-tests/tests/FileLevelParameter/top.sv:4.31-6.8>
                  AST_TCALL <UHDM-integration-tests/tests/FileLevelParameter/top.sv:5.7-5.43> str='$stop'
                    AST_CONSTANT <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0> str='Wrong FILE_PARAMETER value!' bits='010101110111001001101111011011100110011100100000010001100100100101001100010001010101111101010000010000010101001001000001010011010100010101010100010001010101001000100000011101100110000101101100011101010110010100100001'(216) range=[215:0] int=1819632929
      AST_LOCALPARAM <UHDM-integration-tests/tests/FileLevelParameter/top.sv:1.15-1.34> str='\FILE_PARAMETER'
        AST_CONSTANT <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed range=[31:0] int=10
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      /** AST_LOCALPARAM **/
      wire FILE_PARAMETER;
      initial
        case (|((FILE_PARAMETER)!=(10)))
          1'b 1:
            /** AST_TCALL **/
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/FileLevelParameter/top.sv:2.1-8.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0> str='\FILE_PARAMETER' logic basic_prep range=[0:0]
      AST_INITIAL <UHDM-integration-tests/tests/FileLevelParameter/top.sv:3.3-7.6> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/FileLevelParameter/top.sv:3.11-7.6> basic_prep
          AST_CASE <UHDM-integration-tests/tests/FileLevelParameter/top.sv:4.5-6.8> basic_prep
            AST_CONSTANT <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0> bits='0'(1) basic_prep range=[0:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/FileLevelParameter/top.sv:1.15-1.34> str='\FILE_PARAMETER' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) signed basic_prep range=[31:0] int=10
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      /** AST_LOCALPARAM **/
      wire FILE_PARAMETER;
      initial
        case (1'b 0)
        endcase
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.31+1 (git sha1 83c9261d6, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/FileLevelParameter/top.sv:2.1-8.10" *)
module top();
  reg \$auto$verilog_backend.cc:2097:dump_module$2  = 0;
  (* src = "UHDM-integration-tests/tests/FileLevelParameter/top.sv:0.0-0.0" *)
  wire FILE_PARAMETER;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$2 ) begin end
    (* src = "UHDM-integration-tests/tests/FileLevelParameter/top.sv:4.5-6.8" *)
    casez (1'h0)
      default:
          /* empty */;
    endcase
  end
  always @* begin
  end
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

Warnings: 1 unique messages, 2 total
Yosys 0.31+1 (git sha1 83c9261d6, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
