Simulator report for ALU_1210708
Mon Feb 06 12:33:34 2023
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 197 nodes    ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                             ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Option                                                                                     ; Setting           ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Simulation mode                                                                            ; Functional        ; Timing        ;
; Start time                                                                                 ; 0 ns              ; 0 ns          ;
; Simulation results format                                                                  ; CVWF              ;               ;
; Vector input source                                                                        ; Test3_strWave.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                ; On            ;
; Check outputs                                                                              ; Off               ; Off           ;
; Report simulation coverage                                                                 ; On                ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                ; On            ;
; Display missing 1-value coverage report                                                    ; On                ; On            ;
; Display missing 0-value coverage report                                                    ; On                ; On            ;
; Detect setup and hold time violations                                                      ; Off               ; Off           ;
; Detect glitches                                                                            ; Off               ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off               ; Off           ;
; Generate Signal Activity File                                                              ; Off               ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off               ; Off           ;
; Group bus channels in simulation results                                                   ; Off               ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE        ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off               ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off               ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto              ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 197          ;
; Total output ports checked                          ; 197          ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 197          ;
; Total output ports with no 1-value coverage         ; 197          ;
; Total output ports with no 0-value coverage         ; 197          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                   ;
+------------------------------------------------------------+------------------------------------------------------------+------------------+
; Node Name                                                  ; Output Port Name                                           ; Output Port Type ;
+------------------------------------------------------------+------------------------------------------------------------+------------------+
; |ALU_Struct_1210708|X[0]                                   ; |ALU_Struct_1210708|X[0]                                   ; out              ;
; |ALU_Struct_1210708|X[1]                                   ; |ALU_Struct_1210708|X[1]                                   ; out              ;
; |ALU_Struct_1210708|X[2]                                   ; |ALU_Struct_1210708|X[2]                                   ; out              ;
; |ALU_Struct_1210708|X[3]                                   ; |ALU_Struct_1210708|X[3]                                   ; out              ;
; |ALU_Struct_1210708|Y[0]                                   ; |ALU_Struct_1210708|Y[0]                                   ; out              ;
; |ALU_Struct_1210708|Y[1]                                   ; |ALU_Struct_1210708|Y[1]                                   ; out              ;
; |ALU_Struct_1210708|Y[2]                                   ; |ALU_Struct_1210708|Y[2]                                   ; out              ;
; |ALU_Struct_1210708|Y[3]                                   ; |ALU_Struct_1210708|Y[3]                                   ; out              ;
; |ALU_Struct_1210708|C[0]                                   ; |ALU_Struct_1210708|C[0]                                   ; out              ;
; |ALU_Struct_1210708|C[1]                                   ; |ALU_Struct_1210708|C[1]                                   ; out              ;
; |ALU_Struct_1210708|C[2]                                   ; |ALU_Struct_1210708|C[2]                                   ; out              ;
; |ALU_Struct_1210708|O[0]                                   ; |ALU_Struct_1210708|O[0]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[1]                                   ; |ALU_Struct_1210708|O[1]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[2]                                   ; |ALU_Struct_1210708|O[2]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[3]                                   ; |ALU_Struct_1210708|O[3]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[4]                                   ; |ALU_Struct_1210708|O[4]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[5]                                   ; |ALU_Struct_1210708|O[5]                                   ; pin_out          ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[0]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[0]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[1]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[1]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[2]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[2]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[3]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[3]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[4]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[4]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[5]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[5]                  ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~0                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~0                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~1                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~1                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~2                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~2                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~3                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~3                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~4                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~4                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~5                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~5                   ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~0                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~0                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~1                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~1                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~2                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~2                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~3                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~3                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~4                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~4                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~5                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~5                ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~7     ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~0    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~0    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~1    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~1    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~2    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~2    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~3    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~3    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~4    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~4    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~5    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~5    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~6    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~6    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~7    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~7    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~8    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~8    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~9    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~9    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~10   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~10   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~11   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~11   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~12   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~12   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~13   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~13   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~14   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~14   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~15   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~15   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~16   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~16   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~17   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~17   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~18   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~18   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~19   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~19   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~20   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~20   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~21   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~21   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~22   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~22   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~23   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~23   ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~0  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~0  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~1  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~1  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~2  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~2  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~3  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~3  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~4  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~4  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~5  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~5  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~6  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~6  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~7  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~7  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~8  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~8  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~9  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~9  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~10 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~10 ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~11 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~11 ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~0    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~0    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~1    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~1    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~2    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~2    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~3    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~3    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~4    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~4    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~5    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~5    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~6    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~6    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~7    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~7    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~8    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~8    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~9    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~9    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~10   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~10   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~11   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~11   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~12   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~12   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~13   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~13   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~14   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~14   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~15   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~15   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~16   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~16   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~17   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~17   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~18   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~18   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~19   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~19   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~20   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~20   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~21   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~21   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~22   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~22   ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~0  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~0  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~1  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~1  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~2  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~2  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~3  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~3  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~4  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~4  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~5  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~5  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~6  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~6  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~7  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~7  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~8  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~8  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~9  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~9  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~10 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~10 ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~11 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~11 ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~0  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~0  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~1  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~1  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~2  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~2  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~3  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~3  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~4  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~4  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~5  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~5  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~6  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~6  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~7  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~7  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~8  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~8  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~9  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~9  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~10 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~10 ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~11 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~11 ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~0    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~0    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~1    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~1    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~2    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~2    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~3    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~3    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~4    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~4    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~5    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~5    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~6    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~6    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~7    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~7    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~8    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~8    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~9    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~9    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~10   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~10   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~11   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~11   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~12   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~12   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~13   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~13   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~14   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~14   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~15   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~15   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~16   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~16   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~17   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~17   ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal0~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal0~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal1~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal1~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal2~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal2~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal3~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal3~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal4~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal4~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal5~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal5~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal6~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal6~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal7~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal7~0        ; out0             ;
+------------------------------------------------------------+------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                   ;
+------------------------------------------------------------+------------------------------------------------------------+------------------+
; Node Name                                                  ; Output Port Name                                           ; Output Port Type ;
+------------------------------------------------------------+------------------------------------------------------------+------------------+
; |ALU_Struct_1210708|X[0]                                   ; |ALU_Struct_1210708|X[0]                                   ; out              ;
; |ALU_Struct_1210708|X[1]                                   ; |ALU_Struct_1210708|X[1]                                   ; out              ;
; |ALU_Struct_1210708|X[2]                                   ; |ALU_Struct_1210708|X[2]                                   ; out              ;
; |ALU_Struct_1210708|X[3]                                   ; |ALU_Struct_1210708|X[3]                                   ; out              ;
; |ALU_Struct_1210708|Y[0]                                   ; |ALU_Struct_1210708|Y[0]                                   ; out              ;
; |ALU_Struct_1210708|Y[1]                                   ; |ALU_Struct_1210708|Y[1]                                   ; out              ;
; |ALU_Struct_1210708|Y[2]                                   ; |ALU_Struct_1210708|Y[2]                                   ; out              ;
; |ALU_Struct_1210708|Y[3]                                   ; |ALU_Struct_1210708|Y[3]                                   ; out              ;
; |ALU_Struct_1210708|C[0]                                   ; |ALU_Struct_1210708|C[0]                                   ; out              ;
; |ALU_Struct_1210708|C[1]                                   ; |ALU_Struct_1210708|C[1]                                   ; out              ;
; |ALU_Struct_1210708|C[2]                                   ; |ALU_Struct_1210708|C[2]                                   ; out              ;
; |ALU_Struct_1210708|O[0]                                   ; |ALU_Struct_1210708|O[0]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[1]                                   ; |ALU_Struct_1210708|O[1]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[2]                                   ; |ALU_Struct_1210708|O[2]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[3]                                   ; |ALU_Struct_1210708|O[3]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[4]                                   ; |ALU_Struct_1210708|O[4]                                   ; pin_out          ;
; |ALU_Struct_1210708|O[5]                                   ; |ALU_Struct_1210708|O[5]                                   ; pin_out          ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[0]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[0]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[1]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[1]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[2]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[2]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[3]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[3]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[4]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[4]                  ; out0             ;
; |ALU_Struct_1210708|Xor_1210708:xor1|z[5]                  ; |ALU_Struct_1210708|Xor_1210708:xor1|z[5]                  ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~0                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~0                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~1                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~1                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~2                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~2                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~3                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~3                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~4                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~4                   ; out0             ;
; |ALU_Struct_1210708|Nor_1210708:nor1|z~5                   ; |ALU_Struct_1210708|Nor_1210708:nor1|z~5                   ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~0                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~0                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~1                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~1                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~2                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~2                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~3                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~3                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~4                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~4                ; out0             ;
; |ALU_Struct_1210708|Nand_1210708:nand11|z~5                ; |ALU_Struct_1210708|Nand_1210708:nand11|z~5                ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector0~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector1~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector2~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector3~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~7     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~8     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector4~8     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~0     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~0     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~1     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~1     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~2     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~2     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~3     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~3     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~4     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~4     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~5     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~5     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~6     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~6     ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~7     ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Selector5~7     ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~0    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~0    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~1    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~1    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~2    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~2    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~3    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~3    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~4    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~4    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~5    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~5    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~6    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~6    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~7    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~7    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~8    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~8    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~9    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~9    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~10   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~10   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~11   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~11   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~12   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~12   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~13   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~13   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~14   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~14   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~15   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~15   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~16   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~16   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~17   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~17   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~18   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~18   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~19   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~19   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~20   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~20   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~21   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~21   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~22   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~22   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~23   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Sub1|Add1~23   ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~0  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~0  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~1  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~1  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~2  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~2  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~3  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~3  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~4  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~4  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~5  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~5  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~6  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~6  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~7  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~7  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~8  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~8  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~9  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~9  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~10 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~10 ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~11 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div3|Add0~11 ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~0    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~0    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~1    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~1    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~2    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~2    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~3    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~3    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~4    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~4    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~5    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~5    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~6    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~6    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~7    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~7    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~8    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~8    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~9    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~9    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~10   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~10   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~11   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~11   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~12   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~12   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~13   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~13   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~14   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~14   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~15   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~15   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~16   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~16   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~17   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~17   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~18   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~18   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~19   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~19   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~20   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~20   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~21   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~21   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~22   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add2|Add0~22   ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~0  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~0  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~1  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~1  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~2  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~2  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~3  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~3  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~4  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~4  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~5  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~5  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~6  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~6  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~7  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~7  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~8  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~8  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~9  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~9  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~10 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~10 ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~11 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div2|Add0~11 ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~0  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~0  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~1  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~1  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~2  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~2  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~3  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~3  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~4  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~4  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~5  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~5  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~6  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~6  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~7  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~7  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~8  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~8  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~9  ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~9  ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~10 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~10 ; out0             ;
; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~11 ; |ALU_Struct_1210708|MultiplierDivider_1210708:div1|Add0~11 ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~0    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~0    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~1    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~1    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~2    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~2    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~3    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~3    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~4    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~4    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~5    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~5    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~6    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~6    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~7    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~7    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~8    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~8    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~9    ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~9    ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~10   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~10   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~11   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~11   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~12   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~12   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~13   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~13   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~14   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~14   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~15   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~15   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~16   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~16   ; out0             ;
; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~17   ; |ALU_Struct_1210708|AdderSubtractor_1210708:Add1|Add0~17   ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal0~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal0~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal1~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal1~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal2~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal2~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal3~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal3~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal4~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal4~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal5~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal5~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal6~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal6~0        ; out0             ;
; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal7~0        ; |ALU_Struct_1210708|Mux8To1_1210708:choose|Equal7~0        ; out0             ;
+------------------------------------------------------------+------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Feb 06 12:33:34 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ALU_1210708 -c ALU_1210708
Info: Using vector source file "D:/University/2nd Year/First Semester (2022-2023)/DIGITAL SYSTEMS -ENCS2340-/Course project/Project_1210708/Test3_strWave.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.00 %
Info: Number of transitions in simulation is 0
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Mon Feb 06 12:33:34 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


