\hypertarget{classLSDelayChipV1}{}\section{L\+S\+Delay\+Chip\+V1 Class Reference}
\label{classLSDelayChipV1}\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}


{\ttfamily \#include $<$L\+S\+Delay\+Chip\+V1.\+h$>$}

Inheritance diagram for L\+S\+Delay\+Chip\+V1\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5.000000cm]{classLSDelayChipV1}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classLSDelayChipV1_a4dbc01a273a6e044b6f163e12e136134}{L\+S\+Delay\+Chip\+V1} ()
\item 
void \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{config\+Reg\+Bulk\+Read} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr)
\item 
void \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{config\+Reg\+Bulk\+Write} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} \hyperlink{structconfRegData}{conf\+Reg\+Data})
\item 
void \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{get\+Config\+Reg} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr)
\item 
void \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{set\+Config\+Reg} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{structconfRegData}{conf\+Reg\+Data} d)
\item 
void \hyperlink{classLSDelayChipV1_ad83fb046d3576cdccdb4b4fe59f7ff71}{set\+Config\+Reg\+Phase\+A\+DC} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} phase\+A\+DC)
\item 
void \hyperlink{classLSDelayChipV1_aa1364ef56bf75884756a8d589cee4328}{set\+Config\+Reg\+Phase\+TH} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} phase\+TH)
\item 
void \hyperlink{classLSDelayChipV1_a317f739744d1093385306530fe5b312a}{set\+Config\+Reg\+Phase\+I\+NT} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} phase\+I\+NT)
\item 
void \hyperlink{classLSDelayChipV1_a46a7aee8c7373c6858af9ecd29e9b116}{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, bool en)
\item 
void \hyperlink{classLSDelayChipV1_a813eca3585445d504d60a93ec55817f4}{set\+Config\+Reg\+Debug\+Mode} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, bool en)
\item 
void \hyperlink{classLSDelayChipV1_afd8a57dda2cd6a62607cbfc9808c3220}{set\+Config\+Reg\+V\+Control\+Out\+En} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, bool en)
\item 
void \hyperlink{classLSDelayChipV1_a2a1eebeacb7ed2b0fc5584f3630d0aa0}{set\+Config\+Reg\+L\+O\+C\+US} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} locus)
\item 
void \hyperlink{classLSDelayChipV1_a5b2c2e527b044b128306695828e9fd19}{reset\+Pumps} ()
\item 
void \hyperlink{classLSDelayChipV1_a9e04b654e8d6d63efe23fc3b31e15ce6}{bypass\+Miso\+Mosi} (\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} write\+Data)
\item 
void \hyperlink{classLSDelayChipV1_ad0ed8d0797c985d7595fbe56f0da1996}{spi\+B\+E\+R\+Test} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} conf\+Reg\+Addr, long n\+Frames)
\item 
void \hyperlink{classLSDelayChipV1_a01c1e85ae0d0e031164fe2d47b4f4824}{show\+Config} ()
\item 
\hyperlink{classLSDelayChipV1_a86c96f60b9be6f35745536df46919817}{$\sim$\+L\+S\+Delay\+Chip\+V1} ()
\item 
void \hyperlink{classLSDelayChipV1_a3d57457a70f7d42687197704321b0c8e}{help} ()
\item 
\hyperlink{classStatusCode}{Status\+Code} \hyperlink{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}{init} ()
\item 
void \hyperlink{classLSDelayChipV1_a6b772084a850e96b2f9bb5600c29259c}{reset} ()
\item 
void \hyperlink{classLSDelayChipV1_a7d4eb6fb7ca527286d36f30123bfd60a}{update} ()
\item 
void \hyperlink{classLSDelayChipV1_a04ec44c79258fd22f7d2d5ea27a67648}{set\+Address} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} address)
\end{DoxyCompactItemize}
\subsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}{check\+Config\+Addr} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} addr)
\item 
bool \hyperlink{classLSDelayChipV1_a5083f29a93d38258d9de00dd5a89af99}{check\+Status\+Addr} (\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} addr)
\item 
std\+::string \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs} (\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} value)
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\+\_\+reg\+Config}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\+\_\+reg\+Status}
\item 
\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} \hyperlink{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{m\+\_\+address}
\item 
\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\+\_\+rx\+Config\+Bits}
\item 
\hyperlink{structconfRegData}{conf\+Reg\+Data} \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\+\_\+rx\+Config}
\item 
\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} \hyperlink{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{m\+\_\+config\+Addr}
\item 
long \hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\+\_\+n\+Bad}
\item 
double \hyperlink{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}{m\+\_\+fer}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}


Definition at line 68 of file L\+S\+Delay\+Chip\+V1.\+h.



\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classLSDelayChipV1_a4dbc01a273a6e044b6f163e12e136134}\label{classLSDelayChipV1_a4dbc01a273a6e044b6f163e12e136134}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{L\+S\+Delay\+Chip\+V1()}{LSDelayChipV1()}}
{\footnotesize\ttfamily L\+S\+Delay\+Chip\+V1\+::\+L\+S\+Delay\+Chip\+V1 (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 71 of file L\+S\+Delay\+Chip\+V1.\+h.



References I\+Odata\+::\+Byte, Attrib\+::\+E\+L\+E\+M\+E\+NT, Attrib\+::\+H\+A\+R\+D\+W\+A\+RE, and conf\+Reg\+Data\+::locus.


\begin{DoxyCode}
71                    \{
72         \hyperlink{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{setType}(\textcolor{stringliteral}{"LSDelayChipV1"});
73         \hyperlink{classObject_a398fe08cba594a0ce6891d59fe4f159f}{setId}(0);
74 
75         \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add}(\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{Attrib::ELEMENT}); \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add} (\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{Attrib::HARDWARE});
76         \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"LSDelayChipV1 built."},\textcolor{stringliteral}{"LSDelayChipV1::LSDelayChipV1"});
77 
78         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}=\textcolor{keyword}{new} \hyperlink{classRegister}{Register}();
79         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}=\textcolor{keyword}{new} \hyperlink{classRegister}{Register}();
80 
81         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{setName}(\textcolor{stringliteral}{"ConfigRegister"});
82         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{setName}(\textcolor{stringliteral}{"StatusRegister"});
83 
84         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_aeca09aa9a8c2ccc4c3a728b2ddcf4b2a}{setSubAddress}(9);    
85         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_aeca09aa9a8c2ccc4c3a728b2ddcf4b2a}{setSubAddress}(19);
86 
87         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a80bb230b61062b447db5832e43bf7b44}{defDataU8}(3);    
88         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a80bb230b61062b447db5832e43bf7b44}{defDataU8}(2);
89 
90         \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a20f30a9f4673713616447b1b5e9817d5}{setWordSize}(\hyperlink{classIOdata_a37c53ebf4bf8d866aac8af572962a84ca00156611f08eeb1b5d361de809dafb8e}{IOdata::Byte});
91         \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a20f30a9f4673713616447b1b5e9817d5}{setWordSize}(\hyperlink{classIOdata_a37c53ebf4bf8d866aac8af572962a84ca00156611f08eeb1b5d361de809dafb8e}{IOdata::Byte});
92 
93         \hyperlink{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{addChild}(\hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig});
94         \hyperlink{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{addChild}(\hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus});
95         \hyperlink{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{m\_configAddr} = 0xEE;
96     \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a86c96f60b9be6f35745536df46919817}\label{classLSDelayChipV1_a86c96f60b9be6f35745536df46919817}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!````~L\+S\+Delay\+Chip\+V1@{$\sim$\+L\+S\+Delay\+Chip\+V1}}
\index{````~L\+S\+Delay\+Chip\+V1@{$\sim$\+L\+S\+Delay\+Chip\+V1}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{$\sim$\+L\+S\+Delay\+Chip\+V1()}{~LSDelayChipV1()}}
{\footnotesize\ttfamily L\+S\+Delay\+Chip\+V1\+::$\sim$\+L\+S\+Delay\+Chip\+V1 (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 125 of file L\+S\+Delay\+Chip\+V1.\+h.


\begin{DoxyCode}
125                   \{
126   \}
\end{DoxyCode}


\subsection{Member Function Documentation}
\mbox{\Hypertarget{classLSDelayChipV1_a9e04b654e8d6d63efe23fc3b31e15ce6}\label{classLSDelayChipV1_a9e04b654e8d6d63efe23fc3b31e15ce6}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!bypass\+Miso\+Mosi@{bypass\+Miso\+Mosi}}
\index{bypass\+Miso\+Mosi@{bypass\+Miso\+Mosi}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{bypass\+Miso\+Mosi()}{bypassMisoMosi()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::bypass\+Miso\+Mosi (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16}}]{write\+Data }\end{DoxyParamCaption})}



Definition at line 144 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References config\+Reg\+Bulk\+Write(), and S\+C\+\_\+\+M\+O\+S\+I\+\_\+\+M\+I\+S\+O\+\_\+\+B\+Y\+P\+A\+SS.



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
145 \{
146     \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(\hyperlink{ICECALv3_8h_a2870f5a3cad23b2b4e7f16faefe8ef2e}{SC\_MOSI\_MISO\_BYPASS},writeData);
147 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}\label{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!check\+Config\+Addr@{check\+Config\+Addr}}
\index{check\+Config\+Addr@{check\+Config\+Addr}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{check\+Config\+Addr()}{checkConfigAddr()}}
{\footnotesize\ttfamily bool L\+S\+Delay\+Chip\+V1\+::check\+Config\+Addr (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{addr }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 177 of file L\+S\+Delay\+Chip\+V1.\+h.



References A\+D\+C\+\_\+0\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, A\+D\+C\+\_\+1\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, A\+D\+C\+\_\+2\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, A\+D\+C\+\_\+3\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, I\+N\+T\+\_\+\+T\+H\+\_\+0\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, I\+N\+T\+\_\+\+T\+H\+\_\+1\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, I\+N\+T\+\_\+\+T\+H\+\_\+2\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, I\+N\+T\+\_\+\+T\+H\+\_\+3\+\_\+\+C\+O\+N\+F\+R\+E\+G\+\_\+\+A\+D\+DR, and itos().



Referenced by get\+Config\+Reg(), and set\+Config\+Reg().


\begin{DoxyCode}
178     \{
179          \textcolor{keywordtype}{bool} ok = \textcolor{keyword}{false};
180          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a27e55e95b788d2cc312a439198c26971}{INT\_TH\_0\_CONFREG\_ADDR}); 
181          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a771c79d3381641a3bc709f4a69efcc28}{INT\_TH\_1\_CONFREG\_ADDR});
182          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a0a4946654da8e2065cc0b461f99d9bc8}{INT\_TH\_2\_CONFREG\_ADDR});
183          ok |= (addr == \hyperlink{LSDelayChipV1_8h_af8cc01f53a4a2d46901b9f32372ab6ea}{INT\_TH\_3\_CONFREG\_ADDR});     
184          ok |= (addr == \hyperlink{LSDelayChipV1_8h_ad1c6f1ce476a54a95469cd130dffa074}{ADC\_0\_CONFREG\_ADDR}); 
185          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a83aa641dd89900461bdc2ed428f2bce9}{ADC\_1\_CONFREG\_ADDR});
186          ok |= (addr == \hyperlink{LSDelayChipV1_8h_abd577ee5c75174c74fc6886c1eaad80a}{ADC\_2\_CONFREG\_ADDR});
187          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a19e4f86f88864d8c249bd537ef628f92}{ADC\_3\_CONFREG\_ADDR});
188          \textcolor{keywordflow}{if}(ok) \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"The address @"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(addr) + \textcolor{stringliteral}{" is valid."});
189          \textcolor{keywordflow}{else}   \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"The address @"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(addr) + \textcolor{stringliteral}{" is not valid."});
190          \textcolor{keywordflow}{return} ok;           
191     \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a5083f29a93d38258d9de00dd5a89af99}\label{classLSDelayChipV1_a5083f29a93d38258d9de00dd5a89af99}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!check\+Status\+Addr@{check\+Status\+Addr}}
\index{check\+Status\+Addr@{check\+Status\+Addr}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{check\+Status\+Addr()}{checkStatusAddr()}}
{\footnotesize\ttfamily bool L\+S\+Delay\+Chip\+V1\+::check\+Status\+Addr (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{addr }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 193 of file L\+S\+Delay\+Chip\+V1.\+h.



References D\+L\+L\+\_\+0\+\_\+\+S\+T\+A\+T\+R\+E\+G\+\_\+\+A\+D\+DR, D\+L\+L\+\_\+1\+\_\+\+S\+T\+A\+T\+R\+E\+G\+\_\+\+A\+D\+DR, D\+L\+L\+\_\+2\+\_\+\+S\+T\+A\+T\+R\+E\+G\+\_\+\+A\+D\+DR, D\+L\+L\+\_\+3\+\_\+\+S\+T\+A\+T\+R\+E\+G\+\_\+\+A\+D\+DR, and itos().


\begin{DoxyCode}
194     \{
195          \textcolor{keywordtype}{bool} ok = \textcolor{keyword}{false};  
196          ok |= (addr == \hyperlink{LSDelayChipV1_8h_adca5cc0cd52b4fe9328f3471b0b9c613}{DLL\_0\_STATREG\_ADDR}); 
197          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a39e2f4a0151fcdf29a28e917154fa039}{DLL\_1\_STATREG\_ADDR});
198          ok |= (addr == \hyperlink{LSDelayChipV1_8h_a11ad4f0e8a466fc2da33308f351b9054}{DLL\_2\_STATREG\_ADDR});
199          ok |= (addr == \hyperlink{LSDelayChipV1_8h_ad23a65fd56cf8a5ba711228025ab5e48}{DLL\_3\_STATREG\_ADDR});  
200          \textcolor{keywordflow}{if}(ok) \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"The address @"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(addr) + \textcolor{stringliteral}{" is valid."});
201          \textcolor{keywordflow}{else}   \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"The address @"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(addr) + \textcolor{stringliteral}{" is not valid."});         
202          \textcolor{keywordflow}{return} ok;           
203     \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}\label{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!config\+Reg\+Bulk\+Read@{config\+Reg\+Bulk\+Read}}
\index{config\+Reg\+Bulk\+Read@{config\+Reg\+Bulk\+Read}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{config\+Reg\+Bulk\+Read()}{configRegBulkRead()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::config\+Reg\+Bulk\+Read (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr }\end{DoxyParamCaption})}



Definition at line 17 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References I\+Odata\+::data\+U8(), Object\+::debug(), I\+Oobject\+::io(), Status\+Code\+::is\+Failure(), itohs(), m\+\_\+reg\+Config, m\+\_\+rx\+Config\+Bits, I\+Oobject\+::read(), and Object\+::warning().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E(), get\+Config\+Reg(), and spi\+B\+E\+R\+Test().


\begin{DoxyCode}
18 \{
19     \textcolor{comment}{//m\_regConfig->io()->setAddress(confRegAddr + 128);     //+128 = read   }
20     \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}* buffer = \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a75e9c318dbac3a39402179070943d4bc}{dataU8}();
21     buffer[2] = confRegAddr + 128;
22     \textcolor{keywordflow}{if} (\hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_aa07610c11963b1db6710e3c76ceea456}{read}().\hyperlink{classStatusCode_a5dd22dc6eb2c52fc4cabc58f6dea2eb7}{isFailure}())  \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"LSDelayChipV1
       configuration register read failure."});
23     \textcolor{keywordflow}{else}
24     \{
25         \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} = ((\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16})buffer[1] * 256) + (\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16})buffer[0];
26         \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"Config. Register phase (@"}+ \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(confRegAddr) + \textcolor{stringliteral}{") = 0x"} + 
      \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits}),\textcolor{stringliteral}{"LSDCv1::configRegBulkRead"});
27     \}
28          
29     \textcolor{comment}{//return m\_rxConfigBits; }
30 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}\label{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!config\+Reg\+Bulk\+Write@{config\+Reg\+Bulk\+Write}}
\index{config\+Reg\+Bulk\+Write@{config\+Reg\+Bulk\+Write}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{config\+Reg\+Bulk\+Write()}{configRegBulkWrite()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::config\+Reg\+Bulk\+Write (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16}}]{conf\+Reg\+Data }\end{DoxyParamCaption})}



Definition at line 57 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References I\+Odata\+::data\+U8(), Object\+::debug(), I\+Oobject\+::io(), Status\+Code\+::is\+Failure(), itohs(), m\+\_\+reg\+Config, Object\+::warning(), and I\+Oobject\+::write().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E(), bypass\+Miso\+Mosi(), reset\+Pumps(), set\+Config\+Reg(), and spi\+B\+E\+R\+Test().


\begin{DoxyCode}
58 \{
59     \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}* buffer = \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_af04fb94137c3d86849f478ac5afab5d1}{io}()->\hyperlink{classIOdata_a75e9c318dbac3a39402179070943d4bc}{dataU8}();
60     buffer[2] = confRegAddr;
61     buffer[1] = (\hyperlink{structconfRegData}{confRegData} >> 8) & 0xFF;
62     buffer[0] =  \hyperlink{structconfRegData}{confRegData}       & 0xFF;
63     \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_a9f6984bc9f0fadcf800f1be2523ac744}{write}().\hyperlink{classStatusCode_a5dd22dc6eb2c52fc4cabc58f6dea2eb7}{isFailure}())   \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"LSDelayChipV1
       configuration register write failure."});
64     \textcolor{keywordflow}{else}                                    \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"Config. Register phase (@"}+ 
      \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(confRegAddr) + \textcolor{stringliteral}{") = 0x"} + \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(\hyperlink{structconfRegData}{confRegData}),\textcolor{stringliteral}{"LSDCv1::configRegBulkWrite"});
65 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}\label{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!get\+Config\+Reg@{get\+Config\+Reg}}
\index{get\+Config\+Reg@{get\+Config\+Reg}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{get\+Config\+Reg()}{getConfigReg()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::get\+Config\+Reg (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr }\end{DoxyParamCaption})}



Definition at line 35 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References check\+Config\+Addr(), config\+Reg\+Bulk\+Read(), itos(), conf\+Reg\+Data\+::locus, conf\+Reg\+Data\+::lvds\+Out\+En, m\+\_\+config\+Addr, m\+\_\+rx\+Config, m\+\_\+rx\+Config\+Bits, conf\+Reg\+Data\+::n\+V\+Control\+En, conf\+Reg\+Data\+::pad\+Debug, conf\+Reg\+Data\+::phase\+Int, conf\+Reg\+Data\+::phase\+Ta\+H\+Adc, and Object\+::warning().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E(), set\+Config\+Reg\+Debug\+Mode(), set\+Config\+Reg\+L\+O\+C\+U\+S(), set\+Config\+Reg\+L\+V\+D\+S\+Out\+En(), set\+Config\+Reg\+Phase\+A\+D\+C(), set\+Config\+Reg\+Phase\+I\+N\+T(), set\+Config\+Reg\+Phase\+T\+H(), and set\+Config\+Reg\+V\+Control\+Out\+En().


\begin{DoxyCode}
36 \{
37     \textcolor{keywordtype}{bool} ok = \hyperlink{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}{checkConfigAddr}(confRegAddr);
38     \textcolor{keywordflow}{if}(ok)
39     \{
40         \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
41         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn}     = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 15) & 0x01;
42         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc}     = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 9)  & 0x1F;
43         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}{phaseInt}       = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 4)  & 0x1F;
44         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}{nVControlEn} = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 3)  & 0x01;
45         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a4e98d082c44e34995224bd242da493d0}{padDebug}       = (\hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits} >> 2)  & 0x01;
46         \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus}        =  \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits}        & 0x03;
47         \hyperlink{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{m\_configAddr}            =  confRegAddr;
48 \hyperlink{structconfRegData}{confRegData} tmp = \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig};      
49 \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
50 \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig} = tmp;     
51      \}
52      \textcolor{keywordflow}{else}
53          \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"@"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(confRegAddr) + \textcolor{stringliteral}{" is not a valid Configuration Register address."},\textcolor{stringliteral}{"
      LSDCv1::getConfigReg"});    
54 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a3d57457a70f7d42687197704321b0c8e}\label{classLSDelayChipV1_a3d57457a70f7d42687197704321b0c8e}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!help@{help}}
\index{help@{help}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{help()}{help()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::help (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}

printout help for the element 

Implements \hyperlink{classElement_a32c0de27acb08e17251cef88c3e9303a}{Element}.



Definition at line 131 of file L\+S\+Delay\+Chip\+V1.\+h.


\begin{DoxyCode}
131 \{ \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"LSDelayChipV1 "}+\hyperlink{classObject_a300f4c05dd468c7bb8b3c968868443c1}{name}()+\textcolor{stringliteral}{". No help."},\textcolor{stringliteral}{"LSDelayChipV1::help"}); \};
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}\label{classLSDelayChipV1_af8bc9c84a1b65cbc2176fdbc349e829c}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!init@{init}}
\index{init@{init}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{init()}{init()}}
{\footnotesize\ttfamily \hyperlink{classStatusCode}{Status\+Code} L\+S\+Delay\+Chip\+V1\+::init (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}

init the component

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Implements \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element}.



Definition at line 138 of file L\+S\+Delay\+Chip\+V1.\+h.



References shell\+::reset(), and Status\+Code\+::\+S\+U\+C\+C\+E\+SS.


\begin{DoxyCode}
138                     \{
139     \textcolor{keywordflow}{return} \hyperlink{classStatusCode_a6f565cbeadc76d14c72f047e5e85eb4badd0da38d3ba0d922efd1f4619bc37ad8}{StatusCode::SUCCESS};
140   \};
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}\label{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!itohs@{itohs}}
\index{itohs@{itohs}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{itohs()}{itohs()}}
{\footnotesize\ttfamily std\+::string L\+S\+Delay\+Chip\+V1\+::itohs (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16}}]{value }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 205 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by config\+Reg\+Bulk\+Read(), config\+Reg\+Bulk\+Write(), show\+Config(), and spi\+B\+E\+R\+Test().


\begin{DoxyCode}
206     \{
207         \textcolor{keywordtype}{char} buff[32];
208         sprintf(buff,\textcolor{stringliteral}{"%04X"},value);
209         \textcolor{keywordflow}{return} std::string(buff);
210     \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a6b772084a850e96b2f9bb5600c29259c}\label{classLSDelayChipV1_a6b772084a850e96b2f9bb5600c29259c}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!reset@{reset}}
\index{reset@{reset}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{reset()}{reset()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::reset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}

Resets the \hyperlink{classElement}{Element} so that is is in a standard and safe situation. Different from \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element\+::init} which configure the \hyperlink{classElement}{Element}. \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element\+::reset()} is more an Emergency pull. It is often/usually called by the recursive\+Init\+Element method at the start of the program. 

Implements \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element}.



Definition at line 220 of file L\+S\+Delay\+Chip\+V1.\+cpp.



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
220                          \{
221 \textcolor{comment}{/*}
222 \textcolor{comment}{  U8* buffer=m\_regConfig->io()->dataU8();}
223 \textcolor{comment}{  buffer[2]=64;}
224 \textcolor{comment}{  buffer[1]=0;}
225 \textcolor{comment}{  buffer[0]=0;}
226 \textcolor{comment}{  if (m\_regConfig->write().isFailure())\{}
227 \textcolor{comment}{    warning("LSDelayChipV1 configuration register write failure. Cannot reset LSDelayChipV1",}
228 \textcolor{comment}{        "LSDCv1::write");}
229 \textcolor{comment}{  \}}
230 \textcolor{comment}{  */}
231 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a5b2c2e527b044b128306695828e9fd19}\label{classLSDelayChipV1_a5b2c2e527b044b128306695828e9fd19}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!reset\+Pumps@{reset\+Pumps}}
\index{reset\+Pumps@{reset\+Pumps}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{reset\+Pumps()}{resetPumps()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::reset\+Pumps (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Definition at line 139 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References C\+H\+A\+R\+G\+E\+P\+U\+M\+P\+\_\+\+S\+O\+F\+T\+\_\+\+R\+ST, and config\+Reg\+Bulk\+Write().


\begin{DoxyCode}
140 \{
141     \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(\hyperlink{LSDelayChipV1_8h_a08aff1d45994f410f4f4a6e7e9a13db9}{CHARGEPUMP\_SOFT\_RST},0);
142 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a04ec44c79258fd22f7d2d5ea27a67648}\label{classLSDelayChipV1_a04ec44c79258fd22f7d2d5ea27a67648}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Address@{set\+Address}}
\index{set\+Address@{set\+Address}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Address()}{setAddress()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Address (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{address }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 158 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
158                              \{
159     \hyperlink{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{m\_address}=address;
160     \hyperlink{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}{m\_regConfig}->\hyperlink{classIOobject_ae0d372aaeafe3da3c239677118deb2ac}{setAddress}(\hyperlink{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{m\_address});
161     \hyperlink{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}{m\_regStatus}->\hyperlink{classIOobject_ae0d372aaeafe3da3c239677118deb2ac}{setAddress}(\hyperlink{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}{m\_address});
162   \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}\label{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg@{set\+Config\+Reg}}
\index{set\+Config\+Reg@{set\+Config\+Reg}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg()}{setConfigReg()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{structconfRegData}{conf\+Reg\+Data}}]{d }\end{DoxyParamCaption})}



Definition at line 70 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References check\+Config\+Addr(), config\+Reg\+Bulk\+Write(), shell\+::data(), itos(), conf\+Reg\+Data\+::locus, conf\+Reg\+Data\+::lvds\+Out\+En, conf\+Reg\+Data\+::n\+V\+Control\+En, conf\+Reg\+Data\+::pad\+Debug, conf\+Reg\+Data\+::phase\+Int, conf\+Reg\+Data\+::phase\+Ta\+H\+Adc, and Object\+::warning().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E(), set\+Config\+Reg\+Debug\+Mode(), set\+Config\+Reg\+L\+O\+C\+U\+S(), set\+Config\+Reg\+L\+V\+D\+S\+Out\+En(), set\+Config\+Reg\+Phase\+A\+D\+C(), set\+Config\+Reg\+Phase\+I\+N\+T(), set\+Config\+Reg\+Phase\+T\+H(), and set\+Config\+Reg\+V\+Control\+Out\+En().


\begin{DoxyCode}
71 \{
72     \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} \hyperlink{namespaceshell_a5ea2525995cedc3efd69ea8a7f034d1e}{data};
73     \textcolor{keywordtype}{bool} ok = \hyperlink{classLSDelayChipV1_aa8118972150a9e1e95e9006e003c0206}{checkConfigAddr}(confRegAddr);
74     \textcolor{keywordflow}{if}(ok)
75     \{
76         data = ((d.\hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn} & 0x01) << 15) | ((d.\hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc} & 0x1F) << 9) | ((d.
      \hyperlink{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}{phaseInt} & 0x1F) << 4) | ((d.\hyperlink{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}{nVControlEn} & 0x01) << 3) | ((d.
      \hyperlink{structconfRegData_a4e98d082c44e34995224bd242da493d0}{padDebug} & 0x01) << 2) | (d.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} & 0x03);
77         \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(confRegAddr,data);
78 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(confRegAddr,data); 
79     \}
80     \textcolor{keywordflow}{else}
81          \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"@"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(confRegAddr) + \textcolor{stringliteral}{" is not a valid Configuration Register address."},\textcolor{stringliteral}{"
      LSDCv1::setConfigReg"});    
82 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a813eca3585445d504d60a93ec55817f4}\label{classLSDelayChipV1_a813eca3585445d504d60a93ec55817f4}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+Debug\+Mode@{set\+Config\+Reg\+Debug\+Mode}}
\index{set\+Config\+Reg\+Debug\+Mode@{set\+Config\+Reg\+Debug\+Mode}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+Debug\+Mode()}{setConfigRegDebugMode()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Debug\+Mode (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{bool}]{en }\end{DoxyParamCaption})}



Definition at line 115 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::pad\+Debug, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
116 \{
117     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
118     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a4e98d082c44e34995224bd242da493d0}{padDebug} = en;
119     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
120 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a2a1eebeacb7ed2b0fc5584f3630d0aa0}\label{classLSDelayChipV1_a2a1eebeacb7ed2b0fc5584f3630d0aa0}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+L\+O\+C\+US@{set\+Config\+Reg\+L\+O\+C\+US}}
\index{set\+Config\+Reg\+L\+O\+C\+US@{set\+Config\+Reg\+L\+O\+C\+US}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+L\+O\+C\+U\+S()}{setConfigRegLOCUS()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+L\+O\+C\+US (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{locus }\end{DoxyParamCaption})}



Definition at line 129 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), conf\+Reg\+Data\+::locus, m\+\_\+rx\+Config, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
130 \{
131     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
132     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} = locus;
133     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
134 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a46a7aee8c7373c6858af9ecd29e9b116}\label{classLSDelayChipV1_a46a7aee8c7373c6858af9ecd29e9b116}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+L\+V\+D\+S\+Out\+En@{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En}}
\index{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En@{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+L\+V\+D\+S\+Out\+En()}{setConfigRegLVDSOutEn()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+L\+V\+D\+S\+Out\+En (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{bool}]{en }\end{DoxyParamCaption})}



Definition at line 108 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), conf\+Reg\+Data\+::lvds\+Out\+En, m\+\_\+rx\+Config, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
109 \{
110     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
111     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn} = en;
112     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
113 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_ad83fb046d3576cdccdb4b4fe59f7ff71}\label{classLSDelayChipV1_ad83fb046d3576cdccdb4b4fe59f7ff71}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+Phase\+A\+DC@{set\+Config\+Reg\+Phase\+A\+DC}}
\index{set\+Config\+Reg\+Phase\+A\+DC@{set\+Config\+Reg\+Phase\+A\+DC}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+Phase\+A\+D\+C()}{setConfigRegPhaseADC()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Phase\+A\+DC (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{phase\+A\+DC }\end{DoxyParamCaption})}



Definition at line 87 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::phase\+Ta\+H\+Adc, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
88 \{
89     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
90     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc} = phaseADC;
91     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
92 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a317f739744d1093385306530fe5b312a}\label{classLSDelayChipV1_a317f739744d1093385306530fe5b312a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+Phase\+I\+NT@{set\+Config\+Reg\+Phase\+I\+NT}}
\index{set\+Config\+Reg\+Phase\+I\+NT@{set\+Config\+Reg\+Phase\+I\+NT}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+Phase\+I\+N\+T()}{setConfigRegPhaseINT()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Phase\+I\+NT (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{phase\+I\+NT }\end{DoxyParamCaption})}



Definition at line 101 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::phase\+Int, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
102 \{
103     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
104     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}{phaseInt} = phaseINT;
105     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
106 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_aa1364ef56bf75884756a8d589cee4328}\label{classLSDelayChipV1_aa1364ef56bf75884756a8d589cee4328}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+Phase\+TH@{set\+Config\+Reg\+Phase\+TH}}
\index{set\+Config\+Reg\+Phase\+TH@{set\+Config\+Reg\+Phase\+TH}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+Phase\+T\+H()}{setConfigRegPhaseTH()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+Phase\+TH (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{phase\+TH }\end{DoxyParamCaption})}



Definition at line 94 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::phase\+Ta\+H\+Adc, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
95 \{
96     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
97     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc} = phaseTH;
98     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
99 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_afd8a57dda2cd6a62607cbfc9808c3220}\label{classLSDelayChipV1_afd8a57dda2cd6a62607cbfc9808c3220}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!set\+Config\+Reg\+V\+Control\+Out\+En@{set\+Config\+Reg\+V\+Control\+Out\+En}}
\index{set\+Config\+Reg\+V\+Control\+Out\+En@{set\+Config\+Reg\+V\+Control\+Out\+En}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{set\+Config\+Reg\+V\+Control\+Out\+En()}{setConfigRegVControlOutEn()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::set\+Config\+Reg\+V\+Control\+Out\+En (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{bool}]{en }\end{DoxyParamCaption})}



Definition at line 122 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References get\+Config\+Reg(), m\+\_\+rx\+Config, conf\+Reg\+Data\+::n\+V\+Control\+En, and set\+Config\+Reg().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
123 \{
124     \hyperlink{classLSDelayChipV1_a4f338071d49df7eae55020a5f5fa8474}{getConfigReg}(confRegAddr);
125     \hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}{nVControlEn} = !en;
126     \hyperlink{classLSDelayChipV1_a11fa2ebfa37c5cf0544ddb68c7d43e94}{setConfigReg}(confRegAddr,\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig});
127 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a01c1e85ae0d0e031164fe2d47b4f4824}\label{classLSDelayChipV1_a01c1e85ae0d0e031164fe2d47b4f4824}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!show\+Config@{show\+Config}}
\index{show\+Config@{show\+Config}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{show\+Config()}{showConfig()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::show\+Config (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Definition at line 150 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References Object\+::info(), itohs(), itos(), conf\+Reg\+Data\+::locus, L\+O\+C\+U\+S\+\_\+0350\+\_\+\+UA, L\+O\+C\+U\+S\+\_\+1400\+\_\+\+UA, L\+O\+C\+U\+S\+\_\+2300\+\_\+\+UA, L\+O\+C\+U\+S\+\_\+3000\+\_\+\+UA, conf\+Reg\+Data\+::lvds\+Out\+En, m\+\_\+config\+Addr, m\+\_\+rx\+Config, conf\+Reg\+Data\+::n\+V\+Control\+En, conf\+Reg\+Data\+::pad\+Debug, conf\+Reg\+Data\+::phase\+Int, and conf\+Reg\+Data\+::phase\+Ta\+H\+Adc.



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
151 \{
152     std::string lvdsCurrent;    
153     \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn})
154     \{
155         \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} == \hyperlink{LSDelayChipV1_8h_a9dbbe19d91a9e4d61f7291c5aeabce63a259de7b287dcc219dd6cda577c9ebc4c}{LOCUS\_3000\_UA}) lvdsCurrent = \textcolor{stringliteral}{"3.00"};
156         \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} == \hyperlink{LSDelayChipV1_8h_a9dbbe19d91a9e4d61f7291c5aeabce63a06d3e527062b8ffd220520be69e0d4e6}{LOCUS\_2300\_UA}) lvdsCurrent = \textcolor{stringliteral}{"2.30"};
157         \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} == \hyperlink{LSDelayChipV1_8h_a9dbbe19d91a9e4d61f7291c5aeabce63aaf5de18b5633f00e781bb74b6c3850d3}{LOCUS\_1400\_UA}) lvdsCurrent = \textcolor{stringliteral}{"1.40"};
158         \textcolor{keywordflow}{if}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.\hyperlink{structconfRegData_a0ed9976dd55237ee70ba3621b0f4f58c}{locus} == \hyperlink{LSDelayChipV1_8h_a9dbbe19d91a9e4d61f7291c5aeabce63abcd44318e3bbcab80cb33b8ac0638fa0}{LOCUS\_0350\_UA}) lvdsCurrent = \textcolor{stringliteral}{"0.35"};     
159     \}
160     \textcolor{keywordflow}{else} lvdsCurrent = \textcolor{stringliteral}{"0.00"};
161     
162     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"Configuration register @SPI = 0x"} + \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(\hyperlink{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}{m\_configAddr})             ,\textcolor{stringliteral}{"
      LSDCv1::showConfig"});
163     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"Integrator clock phase (ns) = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_aee4fd08aceaaf19fcb8edfe8aa50f5ab}{phaseInt})          ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
164     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"T&H // ADC clock phase (ns) = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_a2e471f30b32e57270cb2edb0e420cf1b}{phaseTaHAdc})       ,\textcolor{stringliteral}{"LSDCv1::showConfig"});   
165     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"LVDS Clock Output enable    = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}((\textcolor{keywordtype}{int})\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_a709d8d691ef0c8ea5c4c03aac3d851f1}{lvdsOutEn})    ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
166     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"LVDS Output Current (mA)    = "} + lvdsCurrent                        ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
167     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"VControl Output enable      = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}((\textcolor{keywordtype}{int})!\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_a62f72429bde3ede255f6d8dfe1401c37}{nVControlEn}) ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
168     \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info}(\textcolor{stringliteral}{"CMOS Pads debug             = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}((\textcolor{keywordtype}{int})\hyperlink{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}{m\_rxConfig}.
      \hyperlink{structconfRegData_a4e98d082c44e34995224bd242da493d0}{padDebug})     ,\textcolor{stringliteral}{"LSDCv1::showConfig"});
169 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_ad0ed8d0797c985d7595fbe56f0da1996}\label{classLSDelayChipV1_ad0ed8d0797c985d7595fbe56f0da1996}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!spi\+B\+E\+R\+Test@{spi\+B\+E\+R\+Test}}
\index{spi\+B\+E\+R\+Test@{spi\+B\+E\+R\+Test}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{spi\+B\+E\+R\+Test()}{spiBERTest()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::spi\+B\+E\+R\+Test (\begin{DoxyParamCaption}\item[{\hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8}}]{conf\+Reg\+Addr,  }\item[{long}]{n\+Frames }\end{DoxyParamCaption})}



Definition at line 175 of file L\+S\+Delay\+Chip\+V1.\+cpp.



References config\+Reg\+Bulk\+Read(), config\+Reg\+Bulk\+Write(), Object\+::debug(), itohs(), itos(), m\+\_\+fer, m\+\_\+n\+Bad, m\+\_\+rx\+Config\+Bits, and Object\+::warning().



Referenced by B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E().


\begin{DoxyCode}
176 \{
177     \textcolor{keywordtype}{int} i;
178     \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} writeData = 0x0000;
179     \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} readData, retry1, retry2, retry3;
180 
181     \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"Starting SPI BER test..."});
182     \hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\_nBad} = 0;
183     \textcolor{keywordflow}{for}(i=0;i<nFrames;i++)
184     \{
185         \textcolor{comment}{//I read and write the same register and I check if read data is OK.}
186         writeData = rand() + rand();    
187         \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(confRegAddr,writeData);
188 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);
189         \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);    
190 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);
191         readData = \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits};
192         \textcolor{keywordflow}{if}(writeData != readData)
193         \{
194             \textcolor{comment}{//If data is not OK I check how many bits are wrong.}
195             \hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\_nBad}++;
196             \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"Mismatch: W = 0x"} + \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(writeData) + \textcolor{stringliteral}{", R = 0x"} + 
      \hyperlink{classLSDelayChipV1_af7f4d72fb404b6b3d7b41fd01876ed0a}{itohs}(readData) + \textcolor{stringliteral}{"."},\textcolor{stringliteral}{"LSDCv1::spiBERTest"});
197             \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug}(\textcolor{stringliteral}{"Retry..."},\textcolor{stringliteral}{"LSDCv1::spiBERTest"});
198             \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
199 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);            
200             retry1 = \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits};
201             \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
202 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);            
203             retry2 = \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits};
204             \hyperlink{classLSDelayChipV1_a97a50092ce40f6322db946fc580f7230}{configRegBulkRead}(confRegAddr);
205 \hyperlink{classLSDelayChipV1_afa626b5d52f8723bcaa3205d1cc7a0f8}{configRegBulkWrite}(255,writeData);            
206             retry3 = \hyperlink{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}{m\_rxConfigBits};          
207             \textcolor{keywordflow}{if}(retry1 == retry2 && retry1 == retry3 && retry2 == retry3)
208             \{
209                 \textcolor{keywordflow}{if}(retry1 == readData)  \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"It was a Write error!"},\textcolor{stringliteral}{"LSDCv1::spiBERTest"});      
          
210                 \textcolor{keywordflow}{if}(retry1 == writeData) \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"It was a Read error!"},\textcolor{stringliteral}{"LSDCv1::spiBERTest"});       
         
211             \} 
212         \}
213     \}
214     \hyperlink{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}{m\_fer} = (double) \hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\_nBad} / nFrames;
215     \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"SPI BER test finished!!!"});
216     \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning}(\textcolor{stringliteral}{"Bad frames = "} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(\hyperlink{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}{m\_nBad}) + \textcolor{stringliteral}{"/"} + \hyperlink{Tools_8h_af330027dbdafb9a30768b3613c553e60}{itos}(nFrames) + \textcolor{stringliteral}{"."});
217 \}
\end{DoxyCode}
\mbox{\Hypertarget{classLSDelayChipV1_a7d4eb6fb7ca527286d36f30123bfd60a}\label{classLSDelayChipV1_a7d4eb6fb7ca527286d36f30123bfd60a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!update@{update}}
\index{update@{update}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{update()}{update()}}
{\footnotesize\ttfamily void L\+S\+Delay\+Chip\+V1\+::update (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}

Update the \hyperlink{classElement}{Element} configuration from the actual hardware 

Implements \hyperlink{classElement_a4e6c83efae95616ebddd03c793a26661}{Element}.



Definition at line 154 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by A3\+P\+E\+\_\+\+Bit\+Flip.\+A3\+P\+E\+\_\+\+Bit\+Flip\+::\+\_\+\+\_\+init\+\_\+\+\_\+(), Acquisition.\+Acquisition\+::\+\_\+\+\_\+init\+\_\+\+\_\+(), Emulate\+F\+E.\+Emulate\+F\+E\+::\+\_\+\+\_\+init\+\_\+\+\_\+(), App\+Frame.\+App\+Frame\+::delete\+Hardware(), Conf\+Frame.\+Conf\+Frame\+::on\+Change(), Graph\+Frame.\+Graph\+Frame\+::on\+Change(), Cfg\+Frame.\+Cfg\+Frame\+::on\+Change(), Conf\+Frame.\+Conf\+Frame\+::on\+Edit(), App\+Frame.\+App\+Frame\+::on\+Load(), Conf\+Frame.\+Conf\+Frame\+::on\+Re\+Load(), Graph\+Frame.\+Graph\+Frame\+::on\+Re\+Load(), Cfg\+Frame.\+Cfg\+Frame\+::on\+Re\+Load(), and App\+Frame.\+App\+Frame\+::on\+Re\+Load().


\begin{DoxyCode}
154                  \{
155     
156   \};
\end{DoxyCode}


\subsection{Member Data Documentation}
\mbox{\Hypertarget{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}\label{classLSDelayChipV1_a6fba278fd2ac602c796b5e5cebf2d2de}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+address@{m\+\_\+address}}
\index{m\+\_\+address@{m\+\_\+address}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+address}{m\_address}}
{\footnotesize\ttfamily \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} L\+S\+Delay\+Chip\+V1\+::m\+\_\+address\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 168 of file L\+S\+Delay\+Chip\+V1.\+h.

\mbox{\Hypertarget{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}\label{classLSDelayChipV1_ab49ac38bf9e7a41ccb89c6725cfcac3a}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+config\+Addr@{m\+\_\+config\+Addr}}
\index{m\+\_\+config\+Addr@{m\+\_\+config\+Addr}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+config\+Addr}{m\_configAddr}}
{\footnotesize\ttfamily \hyperlink{ICECALv3_8h_a3cb25ca6f51f003950f9625ff05536fc}{U8} L\+S\+Delay\+Chip\+V1\+::m\+\_\+config\+Addr\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 172 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by get\+Config\+Reg(), and show\+Config().

\mbox{\Hypertarget{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}\label{classLSDelayChipV1_a38d35de6a25fb1394ede2f39a4f25a08}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+fer@{m\+\_\+fer}}
\index{m\+\_\+fer@{m\+\_\+fer}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+fer}{m\_fer}}
{\footnotesize\ttfamily double L\+S\+Delay\+Chip\+V1\+::m\+\_\+fer\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 175 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by spi\+B\+E\+R\+Test().

\mbox{\Hypertarget{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}\label{classLSDelayChipV1_a425c69ef8f3d64d93cb1c86b83bbceec}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+n\+Bad@{m\+\_\+n\+Bad}}
\index{m\+\_\+n\+Bad@{m\+\_\+n\+Bad}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+n\+Bad}{m\_nBad}}
{\footnotesize\ttfamily long L\+S\+Delay\+Chip\+V1\+::m\+\_\+n\+Bad\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 174 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by spi\+B\+E\+R\+Test().

\mbox{\Hypertarget{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}\label{classLSDelayChipV1_afd1cfdcb114549dc1466c77f07d39fe0}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+reg\+Config@{m\+\_\+reg\+Config}}
\index{m\+\_\+reg\+Config@{m\+\_\+reg\+Config}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+reg\+Config}{m\_regConfig}}
{\footnotesize\ttfamily \hyperlink{classRegister}{Register}$\ast$ L\+S\+Delay\+Chip\+V1\+::m\+\_\+reg\+Config\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 166 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by config\+Reg\+Bulk\+Read(), and config\+Reg\+Bulk\+Write().

\mbox{\Hypertarget{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}\label{classLSDelayChipV1_aaf118f103e89a35d2c449e8e3ffe8c20}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+reg\+Status@{m\+\_\+reg\+Status}}
\index{m\+\_\+reg\+Status@{m\+\_\+reg\+Status}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+reg\+Status}{m\_regStatus}}
{\footnotesize\ttfamily \hyperlink{classRegister}{Register}$\ast$ L\+S\+Delay\+Chip\+V1\+::m\+\_\+reg\+Status\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 167 of file L\+S\+Delay\+Chip\+V1.\+h.

\mbox{\Hypertarget{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}\label{classLSDelayChipV1_a4818ac5c0d7ccf2845a01226234bdb67}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+rx\+Config@{m\+\_\+rx\+Config}}
\index{m\+\_\+rx\+Config@{m\+\_\+rx\+Config}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+rx\+Config}{m\_rxConfig}}
{\footnotesize\ttfamily \hyperlink{structconfRegData}{conf\+Reg\+Data} L\+S\+Delay\+Chip\+V1\+::m\+\_\+rx\+Config\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 171 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by get\+Config\+Reg(), set\+Config\+Reg\+Debug\+Mode(), set\+Config\+Reg\+L\+O\+C\+U\+S(), set\+Config\+Reg\+L\+V\+D\+S\+Out\+En(), set\+Config\+Reg\+Phase\+A\+D\+C(), set\+Config\+Reg\+Phase\+I\+N\+T(), set\+Config\+Reg\+Phase\+T\+H(), set\+Config\+Reg\+V\+Control\+Out\+En(), and show\+Config().

\mbox{\Hypertarget{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}\label{classLSDelayChipV1_ae049797212539b231b9722ae69a0491d}} 
\index{L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}!m\+\_\+rx\+Config\+Bits@{m\+\_\+rx\+Config\+Bits}}
\index{m\+\_\+rx\+Config\+Bits@{m\+\_\+rx\+Config\+Bits}!L\+S\+Delay\+Chip\+V1@{L\+S\+Delay\+Chip\+V1}}
\subsubsection{\texorpdfstring{m\+\_\+rx\+Config\+Bits}{m\_rxConfigBits}}
{\footnotesize\ttfamily \hyperlink{ICECALv3_8h_adf928e51a60dba0df29d615401cc55a8}{U16} L\+S\+Delay\+Chip\+V1\+::m\+\_\+rx\+Config\+Bits\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 170 of file L\+S\+Delay\+Chip\+V1.\+h.



Referenced by config\+Reg\+Bulk\+Read(), get\+Config\+Reg(), and spi\+B\+E\+R\+Test().



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/eleclhcb/\+L\+H\+Cb/lbcat-\/cmake/\+Cat\+Bcn/inc/\hyperlink{LSDelayChipV1_8h}{L\+S\+Delay\+Chip\+V1.\+h}\item 
/home/eleclhcb/\+L\+H\+Cb/lbcat-\/cmake/\+Cat\+Bcn/src/\hyperlink{LSDelayChipV1_8cpp}{L\+S\+Delay\+Chip\+V1.\+cpp}\end{DoxyCompactItemize}
