TimeQuest Timing Analyzer report for MIPS_System
Mon Nov 19 18:53:23 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 58. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Slow Corner Signal Integrity Metrics
 82. Fast Corner Signal Integrity Metrics
 83. Setup Transfers
 84. Hold Transfers
 85. Recovery Transfers
 86. Removal Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; MIPS_System                                        ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  16.7%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 31.55 MHz ; 31.55 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 1.834  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 21.997 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 38.473 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.358  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 51.114 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.258 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 96.131 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.457 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.740  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.735 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.746 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.754 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.834 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 23.001     ;
; 1.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.995     ;
; 1.835 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.995     ;
; 2.072 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 22.759     ;
; 2.072 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 22.759     ;
; 2.073 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 22.763     ;
; 2.123 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 22.723     ;
; 2.124 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.717     ;
; 2.124 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.717     ;
; 2.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.637     ;
; 2.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.631     ;
; 2.199 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.631     ;
; 2.243 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.209     ; 22.576     ;
; 2.243 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.209     ; 22.576     ;
; 2.244 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.204     ; 22.580     ;
; 2.245 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.590     ;
; 2.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.584     ;
; 2.246 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.584     ;
; 2.251 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.574     ;
; 2.252 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.208     ; 22.568     ;
; 2.252 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.208     ; 22.568     ;
; 2.257 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.573     ;
; 2.257 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.573     ;
; 2.258 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.577     ;
; 2.267 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.202     ; 22.559     ;
; 2.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.207     ; 22.553     ;
; 2.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.207     ; 22.553     ;
; 2.361 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 22.481     ;
; 2.361 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 22.481     ;
; 2.362 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 22.485     ;
; 2.483 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 22.348     ;
; 2.483 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 22.348     ;
; 2.484 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 22.352     ;
; 2.487 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 22.359     ;
; 2.488 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.353     ;
; 2.488 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.353     ;
; 2.532 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.202     ; 22.294     ;
; 2.532 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.298     ;
; 2.532 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.298     ;
; 2.533 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.207     ; 22.288     ;
; 2.533 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.207     ; 22.288     ;
; 2.533 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.302     ;
; 2.540 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 22.296     ;
; 2.541 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 22.290     ;
; 2.541 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 22.290     ;
; 2.546 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.295     ;
; 2.546 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 22.295     ;
; 2.547 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 22.299     ;
; 2.556 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 22.281     ;
; 2.557 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.196     ; 22.275     ;
; 2.557 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.196     ; 22.275     ;
; 2.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.226     ;
; 2.610 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.220     ;
; 2.610 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.220     ;
; 2.654 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.209     ; 22.165     ;
; 2.654 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.209     ; 22.165     ;
; 2.655 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.204     ; 22.169     ;
; 2.662 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.203     ; 22.163     ;
; 2.663 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.208     ; 22.157     ;
; 2.663 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.208     ; 22.157     ;
; 2.668 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.162     ;
; 2.668 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 22.162     ;
; 2.669 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 22.166     ;
; 2.678 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.202     ; 22.148     ;
; 2.679 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.207     ; 22.142     ;
; 2.679 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.207     ; 22.142     ;
; 2.821 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 22.016     ;
; 2.822 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.196     ; 22.010     ;
; 2.822 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.196     ; 22.010     ;
; 2.943 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.202     ; 21.883     ;
; 2.944 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.207     ; 21.877     ;
; 2.944 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.207     ; 21.877     ;
; 3.043 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 21.802     ;
; 3.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 21.796     ;
; 3.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 21.796     ;
; 3.281 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 21.560     ;
; 3.281 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 21.560     ;
; 3.282 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 21.564     ;
; 3.407 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 21.438     ;
; 3.408 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 21.432     ;
; 3.408 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 21.432     ;
; 3.452 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.199     ; 21.377     ;
; 3.452 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.199     ; 21.377     ;
; 3.453 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.194     ; 21.381     ;
; 3.460 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 21.375     ;
; 3.461 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 21.369     ;
; 3.461 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 21.369     ;
; 3.466 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 21.374     ;
; 3.466 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 21.374     ;
; 3.467 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 21.378     ;
; 3.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 21.360     ;
; 3.477 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 21.354     ;
; 3.477 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 21.354     ;
; 3.626 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.194     ; 21.208     ;
; 3.627 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.199     ; 21.202     ;
; 3.627 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.199     ; 21.202     ;
; 3.741 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 21.095     ;
; 3.742 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 21.089     ;
; 3.742 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.197     ; 21.089     ;
; 3.864 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.198     ; 20.966     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 21.997 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 3.197      ;
; 21.998 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 3.196      ;
; 22.250 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 2.931      ;
; 22.443 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.748      ;
; 22.541 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 2.654      ;
; 22.559 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.631      ;
; 22.699 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.492      ;
; 22.708 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.483      ;
; 22.796 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.156      ; 2.388      ;
; 22.828 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.362      ;
; 22.891 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.300      ;
; 22.923 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 2.269      ;
; 22.935 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.256      ;
; 22.936 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.246      ;
; 22.940 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.251      ;
; 22.966 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.225      ;
; 22.966 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.156      ; 2.218      ;
; 22.979 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.212      ;
; 23.063 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.156      ; 2.121      ;
; 23.087 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.104      ;
; 23.102 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.088      ;
; 23.105 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.077      ;
; 23.134 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.056      ;
; 23.165 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.156      ; 2.019      ;
; 23.187 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.004      ;
; 23.271 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 1.920      ;
; 23.382 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 1.809      ;
; 23.401 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.788      ;
; 23.401 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.779      ;
; 23.404 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.788      ;
; 23.419 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.771      ;
; 23.427 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.762      ;
; 23.437 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.755      ;
; 23.455 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.156      ; 1.729      ;
; 23.461 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.714      ;
; 23.490 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.692      ;
; 23.519 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.674      ;
; 23.523 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 1.671      ;
; 23.532 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.658      ;
; 23.536 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.656      ;
; 23.537 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.655      ;
; 23.544 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.635      ;
; 23.553 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 1.638      ;
; 23.553 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.157      ; 1.632      ;
; 23.605 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.584      ;
; 23.616 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.566      ;
; 23.619 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.561      ;
; 23.620 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.156      ; 1.564      ;
; 23.631 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.550      ;
; 23.670 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.512      ;
; 23.671 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.511      ;
; 23.678 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.504      ;
; 23.701 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.481      ;
; 23.702 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.473      ;
; 23.707 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.485      ;
; 23.717 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.475      ;
; 23.719 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.463      ;
; 23.720 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.455      ;
; 23.730 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.445      ;
; 23.732 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.450      ;
; 23.734 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.441      ;
; 23.745 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 1.429      ;
; 23.747 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.428      ;
; 23.760 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.421      ;
; 23.765 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.417      ;
; 23.770 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.410      ;
; 23.783 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 1.400      ;
; 23.786 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 1.388      ;
; 23.790 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 1.401      ;
; 23.798 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.392      ;
; 23.816 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 1.367      ;
; 23.819 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.362      ;
; 23.819 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.156      ; 1.365      ;
; 23.826 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 1.357      ;
; 23.828 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.157      ; 1.357      ;
; 23.854 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.157      ; 1.331      ;
; 23.879 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.303      ;
; 23.894 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.286      ;
; 23.976 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.206      ;
; 24.049 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.132      ;
; 24.072 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.109      ;
; 24.099 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.081      ;
; 24.126 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.055      ;
; 24.139 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.157      ; 1.046      ;
; 24.149 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.032      ;
; 24.152 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.029      ;
; 24.159 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.157      ; 1.026      ;
; 24.160 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.021      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 38.473 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.418     ; 11.104     ;
; 38.475 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R9[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.418     ; 11.102     ;
; 38.642 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 10.934     ;
; 38.680 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 10.893     ;
; 38.681 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R29[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.422     ; 10.892     ;
; 38.894 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R19[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.420     ; 10.681     ;
; 38.896 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R24[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.417     ; 10.682     ;
; 38.896 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.421     ; 10.678     ;
; 38.896 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.421     ; 10.678     ;
; 38.903 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R23[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.420     ; 10.672     ;
; 38.958 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R5[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.418     ; 10.619     ;
; 38.959 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R4[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.418     ; 10.618     ;
; 38.960 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R17[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 10.619     ;
; 38.961 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R21[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 10.618     ;
; 38.969 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R25[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.417     ; 10.609     ;
; 38.985 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R6[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 10.591     ;
; 38.986 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R8[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 10.590     ;
; 39.144 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R7[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 10.442     ;
; 39.144 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R1[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 10.442     ;
; 39.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 10.421     ;
; 39.167 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 10.420     ;
; 39.171 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R16[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.418     ; 10.406     ;
; 39.174 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R28[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.418     ; 10.403     ;
; 39.756 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R13[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.830      ;
; 39.757 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.829      ;
; 39.787 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R31[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.803      ;
; 39.796 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R27[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.794      ;
; 39.796 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.794      ;
; 39.803 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.787      ;
; 39.885 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R9[7]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.399     ; 9.711      ;
; 39.909 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R9[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 9.678      ;
; 39.966 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R16[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.624      ;
; 39.968 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R28[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.622      ;
; 40.003 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R8[7]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.583      ;
; 40.069 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R27[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 9.518      ;
; 40.102 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R21[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 9.489      ;
; 40.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R25[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 9.486      ;
; 40.115 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R21[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.464      ;
; 40.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R25[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.463      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R1[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 9.454      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R2[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 9.454      ;
; 40.163 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[7]   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.461     ; 34.371     ;
; 40.216 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R26[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.373      ;
; 40.219 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R10[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.370      ;
; 40.231 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R13[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.421     ; 9.343      ;
; 40.279 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R6[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.420     ; 9.296      ;
; 40.281 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|R8[7]   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.471     ; 34.243     ;
; 40.293 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R30[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.297      ;
; 40.296 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R18[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.294      ;
; 40.326 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R10[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.400     ; 9.269      ;
; 40.326 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R11[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.400     ; 9.269      ;
; 40.333 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R8[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.253      ;
; 40.336 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R11[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.250      ;
; 40.346 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.233      ;
; 40.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R30[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.396     ; 9.245      ;
; 40.357 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R18[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.396     ; 9.242      ;
; 40.384 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R30[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 9.207      ;
; 40.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R26[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 9.205      ;
; 40.387 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.202      ;
; 40.395 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R24[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.194      ;
; 40.401 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R26[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.188      ;
; 40.429 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R7[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.157      ;
; 40.433 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R4[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.153      ;
; 40.452 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; mips:mips_cpu|datapath:dp|regfile:rf|R9[7]   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.450     ; 34.093     ;
; 40.457 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R29[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.133      ;
; 40.457 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R17[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.133      ;
; 40.478 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R13[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.108      ;
; 40.480 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.106      ;
; 40.495 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 9.092      ;
; 40.506 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R2[22]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 9.085      ;
; 40.507 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R1[22]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 9.084      ;
; 40.513 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R13[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 9.077      ;
; 40.527 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R24[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.052      ;
; 40.529 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R20[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.050      ;
; 40.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R14[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.396     ; 9.065      ;
; 40.535 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[6]   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.470     ; 33.990     ;
; 40.539 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R12[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.396     ; 9.060      ;
; 40.542 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R14[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.044      ;
; 40.543 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R13[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.409     ; 9.043      ;
; 40.553 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R24[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.036      ;
; 40.554 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R16[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.406     ; 9.035      ;
; 40.556 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R9[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.399     ; 9.040      ;
; 40.556 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R11[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.399     ; 9.040      ;
; 40.559 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R12[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.020      ;
; 40.561 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.416     ; 9.018      ;
; 40.563 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R9[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.410     ; 9.022      ;
; 40.565 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R11[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.410     ; 9.020      ;
; 40.566 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R5[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 9.021      ;
; 40.570 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; mips:mips_cpu|datapath:dp|regfile:rf|R8[7]   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.460     ; 33.965     ;
; 40.574 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; mips:mips_cpu|datapath:dp|regfile:rf|R9[7]   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.461     ; 33.960     ;
; 40.577 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R26[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 8.999      ;
; 40.577 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.419     ; 8.999      ;
; 40.582 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R11[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.415     ; 8.998      ;
; 40.584 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R31[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 8.998      ;
; 40.584 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R8[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.415     ; 8.996      ;
; 40.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R7[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 8.997      ;
; 40.596 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R8[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.399     ; 9.000      ;
; 40.597 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R18[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 8.993      ;
; 40.600 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R22[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 8.990      ;
; 40.603 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|R10[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.399     ; 8.993      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; TimerCounter:Timer|StatusR[0]            ; TimerCounter:Timer|StatusR[0]            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[0]                 ; GPIO:uGPIO|SW_StatusR[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[8]                 ; GPIO:uGPIO|SW_StatusR[8]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|BUTTON_StatusR[1]             ; GPIO:uGPIO|BUTTON_StatusR[1]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|BUTTON_StatusR[2]             ; GPIO:uGPIO|BUTTON_StatusR[2]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[1]                 ; GPIO:uGPIO|SW_StatusR[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[2]                 ; GPIO:uGPIO|SW_StatusR[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[9]                 ; GPIO:uGPIO|SW_StatusR[9]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[3]                 ; GPIO:uGPIO|SW_StatusR[3]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[5]                 ; GPIO:uGPIO|SW_StatusR[5]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[4]                 ; GPIO:uGPIO|SW_StatusR[4]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[6]                 ; GPIO:uGPIO|SW_StatusR[6]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[7]                 ; GPIO:uGPIO|SW_StatusR[7]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.370 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.370 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.370 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:button1|c_state.S0  ; GPIO:uGPIO|pulse_gen:button1|c_state.S1  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:button2|c_state.S0  ; GPIO:uGPIO|pulse_gen:button2|c_state.S1  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:button1|c_state.S10 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11     ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13     ; GPIO:uGPIO|pulse_gen:sw9|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11     ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13 ; GPIO:uGPIO|pulse_gen:button2|c_state.S14 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S11 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S6  ; GPIO:uGPIO|pulse_gen:button2|c_state.S7  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13     ; GPIO:uGPIO|pulse_gen:sw1|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S13 ; GPIO:uGPIO|pulse_gen:button1|c_state.S14 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6  ; GPIO:uGPIO|pulse_gen:button1|c_state.S7  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw0|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw9|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11     ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button2|c_state.S10 ; GPIO:uGPIO|pulse_gen:button2|c_state.S11 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button2|c_state.S9  ; GPIO:uGPIO|pulse_gen:button2|c_state.S10 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2  ; GPIO:uGPIO|pulse_gen:button2|c_state.S3  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button2|c_state.S1  ; GPIO:uGPIO|pulse_gen:button2|c_state.S2  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw1|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S7  ; GPIO:uGPIO|pulse_gen:button1|c_state.S8  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S5  ; GPIO:uGPIO|pulse_gen:button1|c_state.S6  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S2  ; GPIO:uGPIO|pulse_gen:button1|c_state.S3  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13     ; GPIO:uGPIO|pulse_gen:sw5|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11     ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 51.114 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 1.732      ;
; 51.142 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 1.770      ;
; 51.378 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 1.997      ;
; 51.434 ; mips:mips_cpu|datapath:dp|regfile:rf|R8[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 2.062      ;
; 51.565 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 2.174      ;
; 51.603 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.430      ; 2.240      ;
; 51.610 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[14]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.228      ;
; 51.618 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 2.227      ;
; 51.650 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[14]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.268      ;
; 51.690 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.308      ;
; 51.693 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.311      ;
; 51.739 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[12]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.356      ;
; 51.857 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[29]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.430      ; 2.494      ;
; 51.885 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.503      ;
; 51.886 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.435      ; 2.528      ;
; 51.927 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.545      ;
; 51.954 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 2.586      ;
; 51.967 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.579      ;
; 52.007 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.619      ;
; 52.022 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 2.641      ;
; 52.030 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[12]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.647      ;
; 52.040 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.423      ; 2.670      ;
; 52.053 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[2]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.670      ;
; 52.057 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.674      ;
; 52.060 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 2.682      ;
; 52.063 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.401      ; 2.671      ;
; 52.064 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[0]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.681      ;
; 52.064 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.431      ; 2.702      ;
; 52.069 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.686      ;
; 52.092 ; mips:mips_cpu|datapath:dp|regfile:rf|R28[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.710      ;
; 52.099 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.711      ;
; 52.131 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.749      ;
; 52.141 ; mips:mips_cpu|datapath:dp|regfile:rf|R20[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 2.760      ;
; 52.148 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[29]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.430      ; 2.785      ;
; 52.155 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[9]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 2.764      ;
; 52.164 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 2.773      ;
; 52.183 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.423      ; 2.813      ;
; 52.201 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[1]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.813      ;
; 52.208 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[13]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.825      ;
; 52.227 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.839      ;
; 52.233 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.423      ; 2.863      ;
; 52.242 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.436      ; 2.885      ;
; 52.273 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.401      ; 2.881      ;
; 52.290 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.908      ;
; 52.290 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 2.909      ;
; 52.292 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[27] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.431      ; 2.930      ;
; 52.294 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 2.903      ;
; 52.298 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.910      ;
; 52.303 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.920      ;
; 52.308 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 2.917      ;
; 52.319 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 2.928      ;
; 52.336 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.409      ; 2.952      ;
; 52.340 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.419      ; 2.966      ;
; 52.342 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.959      ;
; 52.343 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[2]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.960      ;
; 52.345 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.401      ; 2.953      ;
; 52.353 ; mips:mips_cpu|datapath:dp|regfile:rf|R22[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 2.984      ;
; 52.355 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[0]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.972      ;
; 52.357 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.422      ; 2.986      ;
; 52.359 ; mips:mips_cpu|datapath:dp|regfile:rf|R9[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 2.990      ;
; 52.372 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.428      ; 3.007      ;
; 52.375 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 2.994      ;
; 52.379 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.991      ;
; 52.380 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 2.993      ;
; 52.383 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 3.015      ;
; 52.383 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[0]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 3.002      ;
; 52.383 ; mips:mips_cpu|datapath:dp|regfile:rf|R16[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 3.001      ;
; 52.384 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[15]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 3.005      ;
; 52.386 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[20]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.400      ; 2.993      ;
; 52.387 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.430      ; 3.024      ;
; 52.390 ; mips:mips_cpu|datapath:dp|regfile:rf|R9[5]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 3.002      ;
; 52.394 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 3.003      ;
; 52.395 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.393      ; 2.995      ;
; 52.399 ; mips:mips_cpu|datapath:dp|regfile:rf|R29[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 3.016      ;
; 52.407 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 3.031      ;
; 52.409 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 3.028      ;
; 52.411 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 3.024      ;
; 52.415 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 3.027      ;
; 52.418 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 3.027      ;
; 52.420 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 3.033      ;
; 52.421 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 3.042      ;
; 52.432 ; mips:mips_cpu|datapath:dp|regfile:rf|R29[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 3.060      ;
; 52.443 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 3.070      ;
; 52.444 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 3.062      ;
; 52.446 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[9]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 3.055      ;
; 52.446 ; mips:mips_cpu|datapath:dp|regfile:rf|R28[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 3.064      ;
; 52.447 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 3.071      ;
; 52.451 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 3.064      ;
; 52.453 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[5]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.413      ; 3.073      ;
; 52.458 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[11]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.401      ; 3.066      ;
; 52.466 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.431      ; 3.104      ;
; 52.470 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.423      ; 3.100      ;
; 52.472 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.399      ; 3.078      ;
; 52.478 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 3.100      ;
; 52.486 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.436      ; 3.129      ;
; 52.486 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[1]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 3.107      ;
; 52.500 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[13]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 3.117      ;
; 52.504 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 3.117      ;
; 52.509 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 3.126      ;
; 52.509 ; mips:mips_cpu|datapath:dp|regfile:rf|R8[1]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 3.121      ;
+--------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.258 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.455      ; 0.920      ;
; 75.266 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.455      ; 0.928      ;
; 75.267 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.459      ; 0.933      ;
; 75.268 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.459      ; 0.934      ;
; 75.268 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.454      ; 0.929      ;
; 75.292 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.454      ; 0.953      ;
; 75.320 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 0.980      ;
; 75.332 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.455      ; 0.994      ;
; 75.349 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.455      ; 1.011      ;
; 75.419 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.082      ;
; 75.515 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.175      ;
; 75.527 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.190      ;
; 75.544 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.209      ;
; 75.558 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 1.222      ;
; 75.560 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 1.224      ;
; 75.564 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 1.228      ;
; 75.566 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.231      ;
; 75.575 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.246      ;
; 75.578 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.454      ; 1.239      ;
; 75.591 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 1.255      ;
; 75.593 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.465      ; 1.265      ;
; 75.595 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.447      ; 1.249      ;
; 75.613 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.454      ; 1.274      ;
; 75.624 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.284      ;
; 75.627 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.290      ;
; 75.635 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.448      ; 1.290      ;
; 75.637 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.300      ;
; 75.643 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.448      ; 1.298      ;
; 75.658 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.448      ; 1.313      ;
; 75.660 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.447      ; 1.314      ;
; 75.666 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.340      ;
; 75.668 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.331      ;
; 75.679 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.448      ; 1.334      ;
; 75.683 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.346      ;
; 75.685 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.348      ;
; 75.691 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.365      ;
; 75.695 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.448      ; 1.350      ;
; 75.696 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.359      ;
; 75.697 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.360      ;
; 75.717 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.454      ; 1.378      ;
; 75.721 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.384      ;
; 75.779 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.439      ;
; 75.783 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.453      ;
; 75.788 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.453      ;
; 75.788 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.461      ;
; 75.794 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.468      ;
; 75.830 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.495      ;
; 75.832 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.506      ;
; 75.834 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.509      ;
; 75.836 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.507      ;
; 75.847 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.452      ; 1.506      ;
; 75.850 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.525      ;
; 75.876 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.539      ;
; 75.880 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.545      ;
; 75.888 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.562      ;
; 75.902 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.572      ;
; 75.908 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.448      ; 1.563      ;
; 75.914 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.588      ;
; 75.934 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.604      ;
; 75.952 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.612      ;
; 75.961 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.634      ;
; 75.978 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.649      ;
; 76.083 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.756      ;
; 76.113 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.784      ;
; 76.120 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.785      ;
; 76.140 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.811      ;
; 76.141 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.814      ;
; 76.212 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.885      ;
; 76.214 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.877      ;
; 76.290 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.955      ;
; 76.295 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 1.960      ;
; 76.328 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.465      ; 2.000      ;
; 76.374 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.047      ;
; 76.388 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.061      ;
; 76.414 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 2.077      ;
; 76.424 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 2.098      ;
; 76.426 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.099      ;
; 76.446 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.119      ;
; 76.528 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 2.199      ;
; 76.562 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 2.227      ;
; 76.616 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.289      ;
; 76.624 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.297      ;
; 76.732 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 2.403      ;
; 76.761 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.469      ; 2.437      ;
; 76.880 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.553      ;
; 77.010 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.454      ; 2.671      ;
; 77.247 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.922      ;
; 77.248 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.923      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+--------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 96.131 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.785      ;
; 96.131 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.785      ;
; 96.131 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.785      ;
; 96.131 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.785      ;
; 96.131 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.785      ;
; 96.131 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.785      ;
; 96.131 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.785      ;
; 96.131 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.785      ;
; 96.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 3.587      ;
; 96.328 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.588      ;
; 96.477 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.439      ;
; 96.618 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 3.297      ;
; 96.643 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.274      ;
; 96.643 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.274      ;
; 96.643 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.274      ;
; 96.643 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.274      ;
; 96.643 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.274      ;
; 96.643 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.274      ;
; 96.803 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.117      ;
; 96.803 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.117      ;
; 96.803 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.117      ;
; 96.823 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 3.096      ;
; 96.823 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 3.096      ;
; 96.823 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 3.096      ;
; 96.823 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 3.096      ;
; 96.823 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 3.096      ;
; 96.916 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.009      ;
; 96.916 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.009      ;
; 96.916 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.009      ;
; 96.916 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.009      ;
; 96.916 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.009      ;
; 96.916 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.009      ;
+--------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.457 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.697      ;
; 2.457 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.697      ;
; 2.457 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.697      ;
; 2.457 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.697      ;
; 2.457 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.697      ;
; 2.457 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.697      ;
; 2.598 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.598 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.598 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.598 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.598 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.869      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.869      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.869      ;
; 2.739 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.972      ;
; 2.739 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.972      ;
; 2.739 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.972      ;
; 2.739 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.972      ;
; 2.739 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.972      ;
; 2.739 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.972      ;
; 2.744 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.974      ;
; 2.938 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.170      ;
; 3.004 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.235      ;
; 3.063 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.293      ;
; 3.232 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.464      ;
; 3.232 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.464      ;
; 3.232 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.464      ;
; 3.232 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.464      ;
; 3.232 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.464      ;
; 3.232 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.464      ;
; 3.232 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.464      ;
; 3.232 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.464      ;
+-------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[14] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[16] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[18] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[20] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[28] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[30] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[7]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[27] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[29] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[5]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[7]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R13[31] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R13[4]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[11] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[3]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[7]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[9]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R19[0]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R19[10] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R19[11] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R19[1]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R19[2]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R19[3]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R19[4]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R19[9]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R1[14]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R1[15]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R1[16]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R1[17]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R1[18]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[0]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[11] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[13] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[1]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[21] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[3]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[5]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[7]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R22[9]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R23[0]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R23[10] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R23[11] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R23[1]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R23[2]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R23[3]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R23[4]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R23[9]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R27[0]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R27[11] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R27[1]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R27[3]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R27[5]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[15]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[16]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[17]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[18]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[19]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[10] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[11] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[30] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[3]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[7]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[9]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[15]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[16]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[17]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[18]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[19]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[24]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[27]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[31]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R3[4]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R4[13]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R4[22]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R4[23]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R4[5]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R4[7]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R4[8]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R4[9]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R5[10]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R5[26]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R5[27]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R5[28]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R5[29]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R5[30]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R7[10]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.751 ; 5.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.386 ; 4.944 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.662 ; 5.224 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.751 ; 5.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 5.041 ; 5.680 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.676 ; 5.269 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.611 ; 5.221 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.435 ; 5.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 5.041 ; 5.680 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.676 ; 5.283 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.432 ; 5.018 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.770 ; 5.384 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.699 ; 5.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.789 ; 5.408 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.836 ; 5.470 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -3.638 ; -4.161 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -3.638 ; -4.161 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -3.797 ; -4.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -3.880 ; -4.411 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -3.620 ; -4.162 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -3.852 ; -4.411 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.837 ; -4.399 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.620 ; -4.162 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -4.191 ; -4.800 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.729 ; -4.266 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -3.703 ; -4.256 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.821 ; -4.382 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.877 ; -4.434 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -4.009 ; -4.585 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -4.013 ; -4.613 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.801 ; 3.712 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.522 ; 3.414 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.284 ; 3.197 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.582 ; 3.518 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.542 ; 3.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.775 ; 3.702 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.792 ; 3.703 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.801 ; 3.712 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.592 ; 3.495 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.299 ; 3.231 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.320 ; 3.256 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.312 ; 3.247 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.304 ; 3.232 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.315 ; 3.246 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.532 ; 3.461 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.592 ; 3.495 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.635 ; 3.575 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.523 ; 3.435 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.560 ; 3.498 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.583 ; 3.509 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.539 ; 3.473 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.617 ; 3.575 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.635 ; 3.554 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.619 ; 3.571 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.955 ; 3.850 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.586 ; 3.517 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.955 ; 3.850 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.760 ; 3.693 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.637 ; 3.584 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.804 ; 3.740 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.605 ; 3.556 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.759 ; 3.691 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 5.790 ; 5.522 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.601 ; 3.521 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.627 ; 3.562 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.790 ; 5.522 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.036 ; 3.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.090 ; 4.026 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.914 ; 3.854 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 4.324 ; 4.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.056 ; 3.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.074 ; 3.994 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.234 ; 4.196 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.851 ; 2.763 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.080 ; 2.971 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.851 ; 2.763 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.138 ; 3.071 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.099 ; 3.016 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.323 ; 3.248 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.339 ; 3.249 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.348 ; 3.257 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.866 ; 2.796 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.866 ; 2.796 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.887 ; 2.821 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.878 ; 2.811 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.871 ; 2.798 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.882 ; 2.810 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.090 ; 3.017 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.148 ; 3.050 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.081 ; 2.991 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.081 ; 2.991 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.117 ; 3.053 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.140 ; 3.064 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.096 ; 3.028 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.172 ; 3.127 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.191 ; 3.108 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.174 ; 3.123 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.143 ; 3.072 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.143 ; 3.072 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.496 ; 3.391 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.311 ; 3.241 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.192 ; 3.136 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.351 ; 3.286 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.161 ; 3.109 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.308 ; 3.237 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.166 ; 3.084 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.166 ; 3.084 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.191 ; 3.124 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.342 ; 5.073 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.584 ; 3.488 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.637 ; 3.570 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.468 ; 3.405 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.861 ; 3.817 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.604 ; 3.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.622 ; 3.539 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.775 ; 3.733 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 35.24 MHz ; 35.24 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 4.209  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.275 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39.544 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.312  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 51.039 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.254 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 96.549 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.261 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.713  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.740 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.747 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.748 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.209 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.628     ;
; 4.209 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 20.633     ;
; 4.209 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.628     ;
; 4.457 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.173     ; 20.390     ;
; 4.457 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.168     ; 20.395     ;
; 4.457 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.173     ; 20.390     ;
; 4.458 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 20.381     ;
; 4.458 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.176     ; 20.386     ;
; 4.458 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 20.381     ;
; 4.543 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.294     ;
; 4.543 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 20.299     ;
; 4.543 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.294     ;
; 4.591 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.246     ;
; 4.591 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 20.251     ;
; 4.591 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 20.246     ;
; 4.595 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 20.233     ;
; 4.595 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 20.238     ;
; 4.595 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 20.233     ;
; 4.597 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 20.230     ;
; 4.597 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 20.235     ;
; 4.597 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 20.230     ;
; 4.603 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 20.235     ;
; 4.603 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.177     ; 20.240     ;
; 4.603 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 20.235     ;
; 4.606 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 20.228     ;
; 4.606 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 20.223     ;
; 4.606 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 20.223     ;
; 4.706 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.171     ; 20.143     ;
; 4.706 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.166     ; 20.148     ;
; 4.706 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.171     ; 20.143     ;
; 4.791 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.173     ; 20.056     ;
; 4.791 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.168     ; 20.061     ;
; 4.791 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.173     ; 20.056     ;
; 4.840 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 19.999     ;
; 4.840 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.176     ; 20.004     ;
; 4.840 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 19.999     ;
; 4.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 19.995     ;
; 4.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.177     ; 20.000     ;
; 4.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 19.995     ;
; 4.845 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 19.984     ;
; 4.845 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 19.989     ;
; 4.845 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 19.984     ;
; 4.845 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.992     ;
; 4.845 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 19.997     ;
; 4.845 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.992     ;
; 4.851 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.172     ; 19.997     ;
; 4.851 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.167     ; 20.002     ;
; 4.851 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.172     ; 19.997     ;
; 4.854 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.176     ; 19.990     ;
; 4.854 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 19.985     ;
; 4.854 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 19.985     ;
; 4.925 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.912     ;
; 4.925 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 19.917     ;
; 4.925 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.912     ;
; 4.977 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 19.851     ;
; 4.977 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.187     ; 19.856     ;
; 4.977 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.192     ; 19.851     ;
; 4.979 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 19.848     ;
; 4.979 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.188     ; 19.853     ;
; 4.979 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.193     ; 19.848     ;
; 4.985 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 19.853     ;
; 4.985 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.177     ; 19.858     ;
; 4.985 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 19.853     ;
; 4.988 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 19.846     ;
; 4.988 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 19.841     ;
; 4.988 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 19.841     ;
; 5.093 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 19.746     ;
; 5.093 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.176     ; 19.751     ;
; 5.093 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.181     ; 19.746     ;
; 5.227 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 19.602     ;
; 5.227 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.186     ; 19.607     ;
; 5.227 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.191     ; 19.602     ;
; 5.254 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.174     ; 19.592     ;
; 5.254 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.169     ; 19.597     ;
; 5.254 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.174     ; 19.592     ;
; 5.503 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.172     ; 19.345     ;
; 5.503 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.167     ; 19.350     ;
; 5.503 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.172     ; 19.345     ;
; 5.588 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.174     ; 19.258     ;
; 5.588 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.169     ; 19.263     ;
; 5.588 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.174     ; 19.258     ;
; 5.640 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.197     ;
; 5.640 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.178     ; 19.202     ;
; 5.640 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 19.197     ;
; 5.642 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.184     ; 19.194     ;
; 5.642 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.179     ; 19.199     ;
; 5.642 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.184     ; 19.194     ;
; 5.648 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.173     ; 19.199     ;
; 5.648 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.168     ; 19.204     ;
; 5.648 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.173     ; 19.199     ;
; 5.651 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.177     ; 19.192     ;
; 5.651 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 19.187     ;
; 5.651 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 19.187     ;
; 5.812 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.185     ; 19.023     ;
; 5.812 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.180     ; 19.028     ;
; 5.812 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.185     ; 19.023     ;
; 5.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 18.948     ;
; 5.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.177     ; 18.953     ;
; 5.890 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.182     ; 18.948     ;
; 6.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.183     ; 18.776     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 22.275 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 2.886      ;
; 22.276 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 2.886      ;
; 22.491 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 2.658      ;
; 22.670 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 2.488      ;
; 22.755 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 2.408      ;
; 22.769 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.390      ;
; 22.903 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 2.255      ;
; 22.935 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.224      ;
; 23.021 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 2.129      ;
; 23.053 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.104      ;
; 23.075 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 2.083      ;
; 23.089 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.070      ;
; 23.101 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.059      ;
; 23.109 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.050      ;
; 23.131 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 2.019      ;
; 23.154 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.997      ;
; 23.155 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.004      ;
; 23.156 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.004      ;
; 23.273 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.886      ;
; 23.274 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.877      ;
; 23.276 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.882      ;
; 23.287 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.863      ;
; 23.296 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.861      ;
; 23.327 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.823      ;
; 23.355 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.803      ;
; 23.414 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.746      ;
; 23.512 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.648      ;
; 23.536 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.611      ;
; 23.548 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.136      ; 1.608      ;
; 23.557 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.603      ;
; 23.564 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.594      ;
; 23.575 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.582      ;
; 23.576 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.583      ;
; 23.595 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.557      ;
; 23.606 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 1.536      ;
; 23.622 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 1.527      ;
; 23.646 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.515      ;
; 23.648 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.515      ;
; 23.657 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.503      ;
; 23.660 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.501      ;
; 23.667 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.126      ; 1.479      ;
; 23.668 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.490      ;
; 23.669 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.133      ; 1.484      ;
; 23.671 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.489      ;
; 23.736 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.414      ;
; 23.744 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.404      ;
; 23.747 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.411      ;
; 23.748 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.400      ;
; 23.759 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.393      ;
; 23.789 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 1.360      ;
; 23.789 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 1.360      ;
; 23.801 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.349      ;
; 23.804 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.346      ;
; 23.808 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.352      ;
; 23.810 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.350      ;
; 23.811 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.339      ;
; 23.824 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 1.318      ;
; 23.834 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 1.308      ;
; 23.834 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 1.308      ;
; 23.836 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.121      ; 1.305      ;
; 23.840 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.310      ;
; 23.842 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.120      ; 1.298      ;
; 23.844 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.121      ; 1.297      ;
; 23.865 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 1.284      ;
; 23.866 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.281      ;
; 23.874 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.274      ;
; 23.889 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.120      ; 1.251      ;
; 23.889 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.262      ;
; 23.898 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.261      ;
; 23.911 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.248      ;
; 23.915 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.133      ; 1.238      ;
; 23.918 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.233      ;
; 23.924 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.227      ;
; 23.925 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 1.224      ;
; 23.925 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.225      ;
; 23.937 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.215      ;
; 23.976 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 1.173      ;
; 23.988 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.159      ;
; 24.056 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.094      ;
; 24.119 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.029      ;
; 24.141 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.007      ;
; 24.175 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 0.973      ;
; 24.194 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 0.955      ;
; 24.213 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 0.936      ;
; 24.215 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 0.937      ;
; 24.219 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 0.929      ;
; 24.223 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 0.925      ;
; 24.235 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 0.917      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 39.544 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R11[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 10.082     ;
; 39.549 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R9[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 10.077     ;
; 39.752 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R10[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.370     ; 9.873      ;
; 39.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R29[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 9.838      ;
; 39.785 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R20[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 9.837      ;
; 39.962 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R24[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.366     ; 9.667      ;
; 39.973 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R19[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.371     ; 9.651      ;
; 39.991 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R18[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.371     ; 9.633      ;
; 39.991 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R30[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.371     ; 9.633      ;
; 39.997 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R23[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.371     ; 9.627      ;
; 40.012 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R8[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.370     ; 9.613      ;
; 40.015 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R6[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.370     ; 9.610      ;
; 40.024 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R5[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 9.602      ;
; 40.026 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R4[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 9.600      ;
; 40.035 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R17[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 9.595      ;
; 40.035 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R21[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 9.595      ;
; 40.036 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R25[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.368     ; 9.591      ;
; 40.170 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R2[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.359     ; 9.466      ;
; 40.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R3[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.359     ; 9.464      ;
; 40.175 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R7[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 9.460      ;
; 40.175 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R1[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 9.460      ;
; 40.227 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R16[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 9.399      ;
; 40.229 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R28[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.369     ; 9.397      ;
; 40.743 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R14[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.892      ;
; 40.744 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R13[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.891      ;
; 40.768 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R22[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.869      ;
; 40.793 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R31[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 8.848      ;
; 40.815 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R27[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 8.826      ;
; 40.818 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R12[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 8.823      ;
; 40.885 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[7]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.353     ; 8.757      ;
; 40.963 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.359     ; 8.673      ;
; 41.038 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R16[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.355     ; 8.602      ;
; 41.038 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R8[7]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.361     ; 8.596      ;
; 41.040 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R28[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.355     ; 8.600      ;
; 41.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R21[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 8.546      ;
; 41.083 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R25[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 8.545      ;
; 41.101 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R27[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.534      ;
; 41.165 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R1[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 8.465      ;
; 41.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R2[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 8.464      ;
; 41.171 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R21[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 8.470      ;
; 41.174 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R25[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 8.467      ;
; 41.222 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R13[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.373     ; 8.400      ;
; 41.233 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R26[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.404      ;
; 41.234 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R10[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.403      ;
; 41.272 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R6[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.372     ; 8.351      ;
; 41.290 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 8.341      ;
; 41.303 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R30[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.335      ;
; 41.303 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R10[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 8.338      ;
; 41.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.354     ; 8.336      ;
; 41.306 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R18[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.332      ;
; 41.345 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R18[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.350     ; 8.300      ;
; 41.346 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R30[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.350     ; 8.299      ;
; 41.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R26[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.285      ;
; 41.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R8[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.361     ; 8.281      ;
; 41.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.361     ; 8.280      ;
; 41.362 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R30[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.275      ;
; 41.364 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R26[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.273      ;
; 41.400 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R13[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.235      ;
; 41.401 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R14[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.234      ;
; 41.417 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R7[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.361     ; 8.217      ;
; 41.421 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R4[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.361     ; 8.213      ;
; 41.423 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R22[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.214      ;
; 41.435 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R24[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.202      ;
; 41.460 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R29[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.178      ;
; 41.461 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R2[22]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.353     ; 8.181      ;
; 41.461 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R17[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.177      ;
; 41.462 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R1[22]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.353     ; 8.180      ;
; 41.473 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R13[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.162      ;
; 41.476 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R14[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.159      ;
; 41.482 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R24[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.359     ; 8.154      ;
; 41.484 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R16[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.359     ; 8.152      ;
; 41.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.352     ; 8.153      ;
; 41.490 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.352     ; 8.153      ;
; 41.501 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R20[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 8.127      ;
; 41.503 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R5[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.134      ;
; 41.503 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R24[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 8.125      ;
; 41.505 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R26[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.370     ; 8.120      ;
; 41.505 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R15[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.370     ; 8.120      ;
; 41.505 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R13[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.133      ;
; 41.510 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R8[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.352     ; 8.133      ;
; 41.513 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 8.118      ;
; 41.514 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 8.117      ;
; 41.515 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R7[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.363     ; 8.117      ;
; 41.516 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R20[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 8.119      ;
; 41.517 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R31[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.363     ; 8.115      ;
; 41.518 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R8[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.366     ; 8.111      ;
; 41.518 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.366     ; 8.111      ;
; 41.527 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 8.101      ;
; 41.528 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R12[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 8.100      ;
; 41.536 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R10[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.352     ; 8.107      ;
; 41.546 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R11[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.091      ;
; 41.571 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R16[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.361     ; 8.063      ;
; 41.571 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R14[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.347     ; 8.077      ;
; 41.575 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R12[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.347     ; 8.073      ;
; 41.584 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R18[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.053      ;
; 41.588 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R22[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 8.049      ;
; 41.590 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R17[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.363     ; 8.042      ;
; 41.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R24[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.361     ; 8.042      ;
; 41.592 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R29[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.363     ; 8.040      ;
; 41.606 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R25[2]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 8.032      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; TimerCounter:Timer|StatusR[0]            ; TimerCounter:Timer|StatusR[0]            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[3]                 ; GPIO:uGPIO|SW_StatusR[3]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[0]                 ; GPIO:uGPIO|SW_StatusR[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[5]                 ; GPIO:uGPIO|SW_StatusR[5]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[8]                 ; GPIO:uGPIO|SW_StatusR[8]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[4]                 ; GPIO:uGPIO|SW_StatusR[4]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[6]                 ; GPIO:uGPIO|SW_StatusR[6]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[7]                 ; GPIO:uGPIO|SW_StatusR[7]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|BUTTON_StatusR[1]             ; GPIO:uGPIO|BUTTON_StatusR[1]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|BUTTON_StatusR[2]             ; GPIO:uGPIO|BUTTON_StatusR[2]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[1]                 ; GPIO:uGPIO|SW_StatusR[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[2]                 ; GPIO:uGPIO|SW_StatusR[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[9]                 ; GPIO:uGPIO|SW_StatusR[9]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:button1|c_state.S0  ; GPIO:uGPIO|pulse_gen:button1|c_state.S1  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.529      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; GPIO:uGPIO|pulse_gen:button2|c_state.S0  ; GPIO:uGPIO|pulse_gen:button2|c_state.S1  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.337 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; GPIO:uGPIO|pulse_gen:button1|c_state.S10 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:button1|c_state.S13 ; GPIO:uGPIO|pulse_gen:button1|c_state.S14 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11     ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw0|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13 ; GPIO:uGPIO|pulse_gen:button2|c_state.S14 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S11 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S6  ; GPIO:uGPIO|pulse_gen:button2|c_state.S7  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13     ; GPIO:uGPIO|pulse_gen:sw1|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6  ; GPIO:uGPIO|pulse_gen:button1|c_state.S7  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button1|c_state.S2  ; GPIO:uGPIO|pulse_gen:button1|c_state.S3  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13     ; GPIO:uGPIO|pulse_gen:sw9|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11     ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S10 ; GPIO:uGPIO|pulse_gen:button2|c_state.S11 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S9  ; GPIO:uGPIO|pulse_gen:button2|c_state.S10 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2  ; GPIO:uGPIO|pulse_gen:button2|c_state.S3  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S1  ; GPIO:uGPIO|pulse_gen:button2|c_state.S2  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw1|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S8  ; GPIO:uGPIO|pulse_gen:button1|c_state.S9  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S7  ; GPIO:uGPIO|pulse_gen:button1|c_state.S8  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S5  ; GPIO:uGPIO|pulse_gen:button1|c_state.S6  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13     ; GPIO:uGPIO|pulse_gen:sw5|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw9|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11     ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 51.039 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 1.588      ;
; 51.049 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 1.609      ;
; 51.290 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 1.840      ;
; 51.314 ; mips:mips_cpu|datapath:dp|regfile:rf|R8[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 1.874      ;
; 51.459 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.351      ; 1.999      ;
; 51.479 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[14]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.029      ;
; 51.486 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.380      ; 2.055      ;
; 51.509 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.351      ; 2.049      ;
; 51.515 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[14]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.065      ;
; 51.560 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.109      ;
; 51.581 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.365      ; 2.135      ;
; 51.594 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[12]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.142      ;
; 51.718 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[29]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.381      ; 2.288      ;
; 51.749 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.298      ;
; 51.763 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.384      ; 2.336      ;
; 51.794 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.337      ;
; 51.798 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.349      ;
; 51.814 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.374      ; 2.377      ;
; 51.849 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 2.395      ;
; 51.850 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[0]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.397      ;
; 51.858 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[12]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.406      ;
; 51.876 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.426      ;
; 51.878 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[2]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.425      ;
; 51.887 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.439      ;
; 51.896 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 2.457      ;
; 51.910 ; mips:mips_cpu|datapath:dp|regfile:rf|R28[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.459      ;
; 51.912 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 2.468      ;
; 51.914 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.463      ;
; 51.920 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.350      ; 2.459      ;
; 51.925 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.381      ; 2.495      ;
; 51.951 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 2.497      ;
; 51.956 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[9]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 2.497      ;
; 51.958 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.351      ; 2.498      ;
; 51.966 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.515      ;
; 51.978 ; mips:mips_cpu|datapath:dp|regfile:rf|R20[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.528      ;
; 51.982 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[29]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.381      ; 2.552      ;
; 52.020 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 2.580      ;
; 52.026 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[13]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.574      ;
; 52.032 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.355      ; 2.576      ;
; 52.042 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[1]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 2.588      ;
; 52.057 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.605      ;
; 52.069 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.384      ; 2.642      ;
; 52.073 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 2.634      ;
; 52.110 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.660      ;
; 52.113 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[0]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.660      ;
; 52.115 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 2.661      ;
; 52.116 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[27] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.381      ; 2.686      ;
; 52.121 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.664      ;
; 52.129 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 2.670      ;
; 52.132 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.684      ;
; 52.139 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.682      ;
; 52.143 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[2]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.690      ;
; 52.147 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.369      ; 2.705      ;
; 52.150 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 2.691      ;
; 52.155 ; mips:mips_cpu|datapath:dp|regfile:rf|R22[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 2.717      ;
; 52.168 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.351      ; 2.708      ;
; 52.170 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 2.720      ;
; 52.173 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.724      ;
; 52.176 ; mips:mips_cpu|datapath:dp|regfile:rf|R16[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.725      ;
; 52.177 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 2.739      ;
; 52.178 ; mips:mips_cpu|datapath:dp|regfile:rf|R9[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 2.740      ;
; 52.188 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 2.729      ;
; 52.189 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[15]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.365      ; 2.743      ;
; 52.191 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.734      ;
; 52.194 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 2.759      ;
; 52.201 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.345      ; 2.735      ;
; 52.205 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 2.771      ;
; 52.206 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.381      ; 2.776      ;
; 52.210 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[0]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.761      ;
; 52.214 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.350      ; 2.753      ;
; 52.215 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[20]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.349      ; 2.753      ;
; 52.215 ; mips:mips_cpu|datapath:dp|regfile:rf|R29[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.762      ;
; 52.216 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.355      ; 2.760      ;
; 52.217 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.772      ;
; 52.217 ; mips:mips_cpu|datapath:dp|regfile:rf|R9[5]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 2.763      ;
; 52.221 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 2.774      ;
; 52.222 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.355      ; 2.766      ;
; 52.222 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[9]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 2.763      ;
; 52.223 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.774      ;
; 52.231 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 2.783      ;
; 52.238 ; mips:mips_cpu|datapath:dp|regfile:rf|R29[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.797      ;
; 52.239 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.787      ;
; 52.240 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.356      ; 2.785      ;
; 52.243 ; mips:mips_cpu|datapath:dp|regfile:rf|R28[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 2.794      ;
; 52.246 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 2.792      ;
; 52.257 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.816      ;
; 52.261 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[5]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 2.814      ;
; 52.272 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.827      ;
; 52.272 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.369      ; 2.830      ;
; 52.277 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.824      ;
; 52.280 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[11]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.351      ; 2.820      ;
; 52.287 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.356      ; 2.832      ;
; 52.289 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 2.849      ;
; 52.291 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[13]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.839      ;
; 52.291 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.348      ; 2.828      ;
; 52.298 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.381      ; 2.868      ;
; 52.301 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 2.849      ;
; 52.307 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.384      ; 2.880      ;
; 52.308 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 2.857      ;
; 52.319 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[1]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 2.872      ;
+--------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.254 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 0.847      ;
; 75.262 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 0.859      ;
; 75.263 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 0.860      ;
; 75.264 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 0.857      ;
; 75.265 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 0.858      ;
; 75.288 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 0.881      ;
; 75.310 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 0.902      ;
; 75.326 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 0.919      ;
; 75.341 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 0.934      ;
; 75.405 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 0.999      ;
; 75.492 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.083      ;
; 75.505 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.098      ;
; 75.517 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.113      ;
; 75.528 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.124      ;
; 75.533 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 1.127      ;
; 75.537 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 1.134      ;
; 75.537 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.132      ;
; 75.544 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.147      ;
; 75.546 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.139      ;
; 75.560 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.164      ;
; 75.562 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.157      ;
; 75.567 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.396      ; 1.152      ;
; 75.581 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 1.173      ;
; 75.591 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 1.183      ;
; 75.594 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.187      ;
; 75.598 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 1.184      ;
; 75.604 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 1.198      ;
; 75.611 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.396      ; 1.196      ;
; 75.623 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.396      ; 1.208      ;
; 75.624 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.396      ; 1.209      ;
; 75.631 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.236      ;
; 75.634 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 1.228      ;
; 75.639 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 1.225      ;
; 75.641 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.234      ;
; 75.641 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 1.235      ;
; 75.646 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.251      ;
; 75.653 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 1.247      ;
; 75.664 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.257      ;
; 75.664 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 1.250      ;
; 75.678 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 1.270      ;
; 75.680 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 1.274      ;
; 75.730 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 1.322      ;
; 75.734 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.330      ;
; 75.739 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.341      ;
; 75.744 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.348      ;
; 75.749 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.354      ;
; 75.778 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 1.375      ;
; 75.782 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.389      ;
; 75.782 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.387      ;
; 75.795 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.386      ;
; 75.798 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.401      ;
; 75.799 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.405      ;
; 75.825 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.421      ;
; 75.828 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 1.422      ;
; 75.838 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.442      ;
; 75.850 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.451      ;
; 75.854 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 1.440      ;
; 75.864 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.468      ;
; 75.873 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.474      ;
; 75.889 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 1.481      ;
; 75.902 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.506      ;
; 75.920 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.522      ;
; 76.009 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.613      ;
; 76.048 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.650      ;
; 76.054 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.649      ;
; 76.071 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.674      ;
; 76.073 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.675      ;
; 76.132 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 1.726      ;
; 76.140 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.743      ;
; 76.211 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.806      ;
; 76.212 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.807      ;
; 76.233 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.837      ;
; 76.274 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.878      ;
; 76.301 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.904      ;
; 76.309 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 1.903      ;
; 76.319 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.924      ;
; 76.344 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.947      ;
; 76.354 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.957      ;
; 76.408 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 2.010      ;
; 76.454 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 2.049      ;
; 76.505 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 2.108      ;
; 76.506 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 2.109      ;
; 76.603 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 2.206      ;
; 76.638 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 2.246      ;
; 76.744 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 2.347      ;
; 76.860 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 2.453      ;
; 77.085 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 2.691      ;
; 77.086 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 2.692      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 96.549 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.378      ;
; 96.549 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.378      ;
; 96.549 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.378      ;
; 96.549 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.378      ;
; 96.549 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.378      ;
; 96.549 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.378      ;
; 96.549 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.378      ;
; 96.549 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.378      ;
; 96.687 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 3.239      ;
; 96.734 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.193      ;
; 96.842 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.085      ;
; 96.973 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 2.952      ;
; 96.981 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.947      ;
; 96.981 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.947      ;
; 96.981 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.947      ;
; 96.981 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.947      ;
; 96.981 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.947      ;
; 96.981 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.947      ;
; 97.135 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 2.795      ;
; 97.135 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 2.795      ;
; 97.135 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 2.795      ;
; 97.139 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.790      ;
; 97.139 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.790      ;
; 97.139 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.790      ;
; 97.139 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.790      ;
; 97.139 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.790      ;
; 97.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.675      ;
; 97.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.675      ;
; 97.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.675      ;
; 97.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.675      ;
; 97.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.675      ;
; 97.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 2.675      ;
+--------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.482      ;
; 2.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.482      ;
; 2.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.482      ;
; 2.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.482      ;
; 2.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.482      ;
; 2.261 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.482      ;
; 2.397 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.611      ;
; 2.397 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.611      ;
; 2.397 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.611      ;
; 2.397 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.611      ;
; 2.397 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.611      ;
; 2.433 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.648      ;
; 2.433 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.648      ;
; 2.433 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.648      ;
; 2.522 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.735      ;
; 2.522 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.735      ;
; 2.522 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.735      ;
; 2.522 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.735      ;
; 2.522 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.735      ;
; 2.522 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.735      ;
; 2.526 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.736      ;
; 2.715 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.926      ;
; 2.769 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.980      ;
; 2.818 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.028      ;
; 2.968 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.180      ;
; 2.968 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.180      ;
; 2.968 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.180      ;
; 2.968 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.180      ;
; 2.968 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.180      ;
; 2.968 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.180      ;
; 2.968 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.180      ;
; 2.968 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.180      ;
+-------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.740 ; 49.970       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.740 ; 49.970       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.741 ; 49.971       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.741 ; 49.971       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.741 ; 49.971       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.795 ; 50.025       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.795 ; 50.025       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.795 ; 50.025       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.795 ; 50.025       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.796 ; 50.026       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.796 ; 50.026       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[18] ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[19] ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[22] ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R21[18] ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R21[19] ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R21[24] ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R9[21]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[18]              ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[19]              ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[15] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[21] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[23] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[27] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[29] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[31] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[4]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R10[8]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[13] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[14] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[15] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[19] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[21] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[23] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R11[25] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[12] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[13] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[12] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[18] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[19] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[20] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[22] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[23] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[24] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[25] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[26] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[27] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[13] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[17] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[19] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[21] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[23] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[14] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[20] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[22] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[23] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[24] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[26] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R29[14] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R29[23] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R29[24] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[13] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[17] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[19] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[21] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R30[23] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R8[13]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R8[15]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R8[21]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R8[23]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R8[27]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R8[29]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R9[13]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R9[15]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R9[19]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R9[23]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R9[25]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S0          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S11         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S14         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S0          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S12         ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.993 ; 49.993       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.993 ; 49.993       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 49.993 ; 49.993       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 49.993 ; 49.993       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.095 ; 4.556 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 3.789 ; 4.252 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.007 ; 4.479 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.095 ; 4.556 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.364 ; 4.889 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.034 ; 4.527 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 3.990 ; 4.511 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 3.804 ; 4.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.364 ; 4.889 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.015 ; 4.548 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 3.821 ; 4.339 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.148 ; 4.650 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.050 ; 4.545 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.125 ; 4.654 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.190 ; 4.714 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -3.127 ; -3.565 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -3.127 ; -3.565 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -3.246 ; -3.717 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -3.327 ; -3.777 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -3.086 ; -3.557 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -3.310 ; -3.781 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.303 ; -3.781 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.086 ; -3.557 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -3.615 ; -4.119 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.182 ; -3.654 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -3.176 ; -3.668 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.304 ; -3.770 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.325 ; -3.804 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -3.434 ; -3.928 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -3.463 ; -3.970 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.770 ; 3.655 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.522 ; 3.385 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.300 ; 3.166 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.576 ; 3.474 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.538 ; 3.398 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.746 ; 3.623 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.769 ; 3.654 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.770 ; 3.655 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.583 ; 3.490 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.310 ; 3.212 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.326 ; 3.239 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.322 ; 3.231 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.313 ; 3.216 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.327 ; 3.233 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.527 ; 3.407 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.583 ; 3.490 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.627 ; 3.513 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.520 ; 3.422 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.555 ; 3.439 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.576 ; 3.464 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.533 ; 3.414 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.609 ; 3.513 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.627 ; 3.506 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.612 ; 3.511 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.924 ; 3.794 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.584 ; 3.479 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.924 ; 3.794 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.742 ; 3.618 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.620 ; 3.516 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.776 ; 3.642 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.596 ; 3.484 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.744 ; 3.625 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 5.800 ; 5.476 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.614 ; 3.494 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.640 ; 3.535 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.800 ; 5.476 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.026 ; 3.862 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.072 ; 3.932 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.901 ; 3.788 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 4.295 ; 4.180 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.041 ; 3.892 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.060 ; 3.923 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.196 ; 4.107 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.918 ; 2.784 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.131 ; 2.994 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.918 ; 2.784 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.183 ; 3.081 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.146 ; 3.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.346 ; 3.223 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.368 ; 3.253 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.369 ; 3.254 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.928 ; 2.829 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.928 ; 2.829 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.944 ; 2.855 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.940 ; 2.847 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.931 ; 2.833 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.945 ; 2.850 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.136 ; 3.016 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.191 ; 3.096 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.129 ; 3.022 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.129 ; 3.029 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.163 ; 3.046 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.183 ; 3.070 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.141 ; 3.022 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.215 ; 3.118 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.233 ; 3.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.217 ; 3.115 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.192 ; 3.086 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.192 ; 3.086 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.517 ; 3.386 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.343 ; 3.219 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.226 ; 3.122 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.375 ; 3.241 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.203 ; 3.090 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.344 ; 3.224 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.230 ; 3.109 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.230 ; 3.109 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.255 ; 3.148 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.403 ; 5.080 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.626 ; 3.462 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.670 ; 3.530 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.506 ; 3.392 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.885 ; 3.769 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.642 ; 3.493 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.660 ; 3.522 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.790 ; 3.699 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.148 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 23.127 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 43.325 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.187  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.572 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.118 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 97.624 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.390 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.425  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.748 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.751 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.785 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 12.148 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.739     ;
; 12.148 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.739     ;
; 12.150 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.740     ;
; 12.164 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.114     ; 12.731     ;
; 12.164 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.114     ; 12.731     ;
; 12.166 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.111     ; 12.732     ;
; 12.279 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.609     ;
; 12.279 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.609     ;
; 12.281 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 12.610     ;
; 12.295 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.113     ; 12.601     ;
; 12.295 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.113     ; 12.601     ;
; 12.297 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.110     ; 12.602     ;
; 12.361 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.526     ;
; 12.361 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.526     ;
; 12.363 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.527     ;
; 12.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.494     ;
; 12.386 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.494     ;
; 12.388 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.126     ; 12.495     ;
; 12.392 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.496     ;
; 12.392 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.496     ;
; 12.394 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 12.497     ;
; 12.394 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.128     ; 12.487     ;
; 12.394 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.128     ; 12.487     ;
; 12.394 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.493     ;
; 12.394 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.493     ;
; 12.396 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.125     ; 12.488     ;
; 12.396 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.494     ;
; 12.401 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.128     ; 12.480     ;
; 12.401 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.128     ; 12.480     ;
; 12.402 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.486     ;
; 12.402 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.486     ;
; 12.403 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.125     ; 12.481     ;
; 12.404 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 12.487     ;
; 12.408 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.113     ; 12.488     ;
; 12.408 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.113     ; 12.488     ;
; 12.410 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.110     ; 12.489     ;
; 12.410 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.120     ; 12.479     ;
; 12.410 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.120     ; 12.479     ;
; 12.410 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.114     ; 12.485     ;
; 12.410 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.114     ; 12.485     ;
; 12.412 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.117     ; 12.480     ;
; 12.412 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.111     ; 12.486     ;
; 12.417 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.120     ; 12.472     ;
; 12.417 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.120     ; 12.472     ;
; 12.419 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.117     ; 12.473     ;
; 12.492 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.396     ;
; 12.492 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.396     ;
; 12.494 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 12.397     ;
; 12.583 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.299     ;
; 12.583 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.299     ;
; 12.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.300     ;
; 12.599 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.281     ;
; 12.599 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.129     ; 12.281     ;
; 12.599 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.291     ;
; 12.599 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.291     ;
; 12.601 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.126     ; 12.282     ;
; 12.601 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 12.292     ;
; 12.605 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.283     ;
; 12.605 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 12.283     ;
; 12.607 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 12.284     ;
; 12.607 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.128     ; 12.274     ;
; 12.607 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.128     ; 12.274     ;
; 12.607 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.280     ;
; 12.607 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 12.280     ;
; 12.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.125     ; 12.275     ;
; 12.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 12.281     ;
; 12.614 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.128     ; 12.267     ;
; 12.614 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.128     ; 12.267     ;
; 12.616 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.125     ; 12.268     ;
; 12.796 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.086     ;
; 12.796 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.127     ; 12.086     ;
; 12.798 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.124     ; 12.087     ;
; 12.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 12.030     ;
; 12.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 12.030     ;
; 12.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.113     ; 12.031     ;
; 12.994 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.115     ; 11.900     ;
; 12.994 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.115     ; 11.900     ;
; 12.996 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.112     ; 11.901     ;
; 13.101 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.123     ; 11.785     ;
; 13.101 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.123     ; 11.785     ;
; 13.103 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.120     ; 11.786     ;
; 13.107 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.115     ; 11.787     ;
; 13.107 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.115     ; 11.787     ;
; 13.109 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.112     ; 11.788     ;
; 13.109 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 11.778     ;
; 13.109 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 11.778     ;
; 13.109 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 11.784     ;
; 13.109 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.116     ; 11.784     ;
; 13.111 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 11.779     ;
; 13.111 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.113     ; 11.785     ;
; 13.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 11.771     ;
; 13.116 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 11.771     ;
; 13.118 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 11.772     ;
; 13.141 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 11.746     ;
; 13.141 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.122     ; 11.746     ;
; 13.143 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.119     ; 11.747     ;
; 13.272 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 11.616     ;
; 13.272 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 11.616     ;
; 13.274 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.118     ; 11.617     ;
; 13.298 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.121     ; 11.590     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 23.127 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.969      ;
; 23.128 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.969      ;
; 23.223 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.863      ;
; 23.376 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.716      ;
; 23.422 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.669      ;
; 23.425 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.672      ;
; 23.547 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.546      ;
; 23.548 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.544      ;
; 23.635 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.452      ;
; 23.646 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.446      ;
; 23.681 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.410      ;
; 23.683 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.410      ;
; 23.693 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.400      ;
; 23.697 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.396      ;
; 23.710 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.382      ;
; 23.718 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.374      ;
; 23.721 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.366      ;
; 23.721 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.079      ; 1.367      ;
; 23.769 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.323      ;
; 23.789 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.302      ;
; 23.803 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.290      ;
; 23.808 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.079      ; 1.280      ;
; 23.814 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.273      ;
; 23.858 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.229      ;
; 23.869 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.223      ;
; 23.892 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.200      ;
; 23.965 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.127      ;
; 23.975 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 1.109      ;
; 23.990 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.100      ;
; 23.995 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 1.100      ;
; 24.009 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.083      ;
; 24.009 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.082      ;
; 24.015 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.079      ;
; 24.015 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.072      ;
; 24.043 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.073      ; 1.039      ;
; 24.048 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.039      ;
; 24.054 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.039      ;
; 24.057 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 1.038      ;
; 24.059 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.033      ;
; 24.068 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.028      ;
; 24.071 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.023      ;
; 24.090 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.001      ;
; 24.099 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.992      ;
; 24.099 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 0.984      ;
; 24.118 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 0.967      ;
; 24.124 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.963      ;
; 24.152 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 0.938      ;
; 24.157 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 0.928      ;
; 24.162 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.924      ;
; 24.171 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.922      ;
; 24.174 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.913      ;
; 24.177 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.910      ;
; 24.187 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 0.894      ;
; 24.188 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.898      ;
; 24.189 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.898      ;
; 24.190 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.897      ;
; 24.191 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.073      ; 0.891      ;
; 24.191 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.902      ;
; 24.199 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.888      ;
; 24.200 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.073      ; 0.882      ;
; 24.201 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.071      ; 0.879      ;
; 24.203 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 0.878      ;
; 24.204 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.073      ; 0.878      ;
; 24.222 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.864      ;
; 24.228 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 0.856      ;
; 24.228 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.071      ; 0.852      ;
; 24.235 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 0.850      ;
; 24.235 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 0.854      ;
; 24.251 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.841      ;
; 24.255 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 0.834      ;
; 24.259 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.832      ;
; 24.262 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.079      ; 0.826      ;
; 24.265 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.826      ;
; 24.267 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 0.822      ;
; 24.274 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.812      ;
; 24.279 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 0.811      ;
; 24.300 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.786      ;
; 24.310 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 0.774      ;
; 24.349 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.738      ;
; 24.400 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 0.685      ;
; 24.414 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 0.671      ;
; 24.446 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 0.639      ;
; 24.461 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.625      ;
; 24.473 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.613      ;
; 24.475 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.079      ; 0.613      ;
; 24.476 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 0.609      ;
; 24.479 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 0.606      ;
; 24.481 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.079      ; 0.607      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 43.325 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R11[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 6.418      ;
; 43.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R9[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 6.416      ;
; 43.389 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R10[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 6.353      ;
; 43.428 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R29[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.247     ; 6.312      ;
; 43.428 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R20[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.247     ; 6.312      ;
; 43.545 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R24[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 6.199      ;
; 43.567 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R23[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.246     ; 6.174      ;
; 43.569 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R18[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.248     ; 6.170      ;
; 43.569 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R30[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.248     ; 6.170      ;
; 43.573 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R19[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.246     ; 6.168      ;
; 43.608 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R17[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 6.137      ;
; 43.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R21[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 6.136      ;
; 43.620 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R5[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 6.124      ;
; 43.621 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R4[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 6.123      ;
; 43.631 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R25[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 6.113      ;
; 43.655 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R6[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 6.088      ;
; 43.656 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R8[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 6.087      ;
; 43.726 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R7[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.238     ; 6.023      ;
; 43.726 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R1[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.238     ; 6.023      ;
; 43.744 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R2[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 6.006      ;
; 43.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R3[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 6.004      ;
; 43.750 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R16[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 5.994      ;
; 43.752 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R28[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 5.992      ;
; 44.147 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R13[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.603      ;
; 44.148 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R14[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.602      ;
; 44.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R12[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.580      ;
; 44.174 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R27[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.579      ;
; 44.180 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R31[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.573      ;
; 44.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[7]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.233     ; 5.572      ;
; 44.192 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R22[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.558      ;
; 44.249 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R8[7]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.238     ; 5.500      ;
; 44.255 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.495      ;
; 44.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R27[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.238     ; 5.427      ;
; 44.346 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R16[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.407      ;
; 44.347 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R28[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.406      ;
; 44.358 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R21[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.387      ;
; 44.359 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R25[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.386      ;
; 44.387 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R1[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 5.360      ;
; 44.387 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R2[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 5.360      ;
; 44.430 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R13[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.246     ; 5.311      ;
; 44.430 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R26[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.321      ;
; 44.433 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R10[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.318      ;
; 44.455 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R21[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.300      ;
; 44.456 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R6[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.244     ; 5.287      ;
; 44.458 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R25[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.297      ;
; 44.460 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.293      ;
; 44.461 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R10[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.292      ;
; 44.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R18[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.267      ;
; 44.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R30[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.267      ;
; 44.489 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.241     ; 5.257      ;
; 44.503 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R30[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.230     ; 5.254      ;
; 44.504 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R18[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.230     ; 5.253      ;
; 44.516 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R26[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.236      ;
; 44.519 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R8[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.229      ;
; 44.522 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.226      ;
; 44.532 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R30[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.219      ;
; 44.535 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R26[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.216      ;
; 44.583 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R13[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.167      ;
; 44.585 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R14[18] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.165      ;
; 44.595 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R29[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.157      ;
; 44.595 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R17[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.157      ;
; 44.606 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R31[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.142      ;
; 44.607 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R7[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.141      ;
; 44.611 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R7[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.137      ;
; 44.611 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R13[7]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.142      ;
; 44.616 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R4[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.132      ;
; 44.618 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R24[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.134      ;
; 44.624 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R2[22]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.129      ;
; 44.625 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R22[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 5.127      ;
; 44.625 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R1[22]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.234     ; 5.128      ;
; 44.630 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R15[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.112      ;
; 44.631 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.124      ;
; 44.631 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.124      ;
; 44.632 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R26[17] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.245     ; 5.110      ;
; 44.637 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R13[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.113      ;
; 44.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R14[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.112      ;
; 44.645 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.103      ;
; 44.645 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R24[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.100      ;
; 44.646 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R9[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.239     ; 5.102      ;
; 44.646 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R24[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.105      ;
; 44.647 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R20[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.098      ;
; 44.648 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R16[22] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.103      ;
; 44.655 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R10[5]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.100      ;
; 44.658 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R14[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.229     ; 5.100      ;
; 44.659 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R5[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.092      ;
; 44.659 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R20[10] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.091      ;
; 44.663 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R8[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.092      ;
; 44.663 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R12[6]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.229     ; 5.095      ;
; 44.666 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R11[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.241     ; 5.080      ;
; 44.667 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R12[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.078      ;
; 44.668 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 5.077      ;
; 44.670 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R8[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.241     ; 5.076      ;
; 44.679 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R25[21] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 5.065      ;
; 44.682 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R8[20]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.232     ; 5.073      ;
; 44.687 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R9[20]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.233     ; 5.067      ;
; 44.689 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; mips:mips_cpu|datapath:dp|regfile:rf|R10[20] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.233     ; 5.065      ;
; 44.692 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R5[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.238     ; 5.057      ;
; 44.693 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R24[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.058      ;
; 44.703 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R16[27] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 5.048      ;
; 44.705 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; mips:mips_cpu|datapath:dp|regfile:rf|R18[24] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 5.045      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; TimerCounter:Timer|StatusR[0]            ; TimerCounter:Timer|StatusR[0]            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[3]                 ; GPIO:uGPIO|SW_StatusR[3]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[0]                 ; GPIO:uGPIO|SW_StatusR[0]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[5]                 ; GPIO:uGPIO|SW_StatusR[5]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[8]                 ; GPIO:uGPIO|SW_StatusR[8]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[4]                 ; GPIO:uGPIO|SW_StatusR[4]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[6]                 ; GPIO:uGPIO|SW_StatusR[6]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[7]                 ; GPIO:uGPIO|SW_StatusR[7]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|BUTTON_StatusR[1]             ; GPIO:uGPIO|BUTTON_StatusR[1]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|BUTTON_StatusR[2]             ; GPIO:uGPIO|BUTTON_StatusR[2]             ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[1]                 ; GPIO:uGPIO|SW_StatusR[1]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[2]                 ; GPIO:uGPIO|SW_StatusR[2]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[9]                 ; GPIO:uGPIO|SW_StatusR[9]                 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.312      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:button1|c_state.S13 ; GPIO:uGPIO|pulse_gen:button1|c_state.S14 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:button1|c_state.S10 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6  ; GPIO:uGPIO|pulse_gen:button1|c_state.S7  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11     ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw0|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2  ; GPIO:uGPIO|pulse_gen:button2|c_state.S3  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S1  ; GPIO:uGPIO|pulse_gen:button2|c_state.S2  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button1|c_state.S8  ; GPIO:uGPIO|pulse_gen:button1|c_state.S9  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button1|c_state.S7  ; GPIO:uGPIO|pulse_gen:button1|c_state.S8  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button1|c_state.S2  ; GPIO:uGPIO|pulse_gen:button1|c_state.S3  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13     ; GPIO:uGPIO|pulse_gen:sw9|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13 ; GPIO:uGPIO|pulse_gen:button2|c_state.S14 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S11 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S9  ; GPIO:uGPIO|pulse_gen:button2|c_state.S10 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S6  ; GPIO:uGPIO|pulse_gen:button2|c_state.S7  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13     ; GPIO:uGPIO|pulse_gen:sw1|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S8      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1      ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S12 ; GPIO:uGPIO|pulse_gen:button1|c_state.S13 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13     ; GPIO:uGPIO|pulse_gen:sw5|c_state.S14     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8      ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw9|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S10     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4      ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11     ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:button2|c_state.S8  ; GPIO:uGPIO|pulse_gen:button2|c_state.S9  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S10     ; GPIO:uGPIO|pulse_gen:sw1|c_state.S11     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11 ; GPIO:uGPIO|pulse_gen:button1|c_state.S12 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:button1|c_state.S5  ; GPIO:uGPIO|pulse_gen:button1|c_state.S6  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3      ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12     ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2      ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S7      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S0      ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.572 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 0.934      ;
; 50.585 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 0.953      ;
; 50.707 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.069      ;
; 50.736 ; mips:mips_cpu|datapath:dp|regfile:rf|R8[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 1.104      ;
; 50.839 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[14]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.201      ;
; 50.845 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.250      ; 1.219      ;
; 50.860 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[14]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.222      ;
; 50.861 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.217      ;
; 50.875 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.236      ;
; 50.877 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.241      ;
; 50.881 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.237      ;
; 50.906 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[12]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.267      ;
; 50.982 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.343      ;
; 51.001 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.362      ;
; 51.003 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[29]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 1.376      ;
; 51.025 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.255      ; 1.404      ;
; 51.035 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.233      ; 1.392      ;
; 51.057 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[12]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.418      ;
; 51.063 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.421      ;
; 51.065 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.437      ;
; 51.067 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.429      ;
; 51.069 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[0]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.428      ;
; 51.074 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[2]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.433      ;
; 51.076 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.439      ;
; 51.089 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.450      ;
; 51.091 ; mips:mips_cpu|datapath:dp|regfile:rf|R28[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 1.451      ;
; 51.097 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.467      ;
; 51.110 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 1.476      ;
; 51.112 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.468      ;
; 51.121 ; mips:mips_cpu|datapath:dp|regfile:rf|R20[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.483      ;
; 51.122 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.484      ;
; 51.127 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.250      ; 1.501      ;
; 51.139 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[9]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.495      ;
; 51.146 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.516      ;
; 51.152 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.511      ;
; 51.153 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 1.508      ;
; 51.155 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[29]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 1.528      ;
; 51.156 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.515      ;
; 51.176 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[13]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.537      ;
; 51.188 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.549      ;
; 51.188 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.256      ; 1.568      ;
; 51.205 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.575      ;
; 51.212 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[27] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.253      ; 1.589      ;
; 51.214 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.572      ;
; 51.214 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.577      ;
; 51.219 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 1.585      ;
; 51.221 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[0]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.580      ;
; 51.223 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.585      ;
; 51.225 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[2]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.584      ;
; 51.230 ; mips:mips_cpu|datapath:dp|regfile:rf|R22[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 1.601      ;
; 51.240 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.596      ;
; 51.240 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.602      ;
; 51.242 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.598      ;
; 51.242 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.598      ;
; 51.242 ; mips:mips_cpu|datapath:dp|regfile:rf|R16[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 1.602      ;
; 51.247 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 1.602      ;
; 51.248 ; mips:mips_cpu|datapath:dp|regfile:rf|R9[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.618      ;
; 51.249 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 1.617      ;
; 51.253 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[1]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.612      ;
; 51.261 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[15]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.625      ;
; 51.270 ; mips:mips_cpu|datapath:dp|regfile:rf|R29[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.629      ;
; 51.274 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.233      ; 1.631      ;
; 51.275 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.634      ;
; 51.275 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.639      ;
; 51.276 ; mips:mips_cpu|datapath:dp|regfile:rf|R29[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 1.642      ;
; 51.276 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 1.631      ;
; 51.280 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 1.635      ;
; 51.280 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.641      ;
; 51.282 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.640      ;
; 51.282 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.654      ;
; 51.283 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.233      ; 1.640      ;
; 51.284 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.226      ; 1.634      ;
; 51.285 ; mips:mips_cpu|datapath:dp|regfile:rf|R28[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.647      ;
; 51.285 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[0]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.647      ;
; 51.285 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.648      ;
; 51.286 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[20]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 1.641      ;
; 51.287 ; mips:mips_cpu|datapath:dp|regfile:rf|R12[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.649      ;
; 51.288 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.251      ; 1.663      ;
; 51.291 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[9]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.647      ;
; 51.294 ; mips:mips_cpu|datapath:dp|regfile:rf|R13[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.650      ;
; 51.299 ; mips:mips_cpu|datapath:dp|regfile:rf|R31[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 1.672      ;
; 51.303 ; mips:mips_cpu|datapath:dp|regfile:rf|R9[5]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.662      ;
; 51.307 ; mips:mips_cpu|datapath:dp|regfile:rf|R30[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.668      ;
; 51.310 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.669      ;
; 51.314 ; mips:mips_cpu|datapath:dp|regfile:rf|R2[5]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.677      ;
; 51.316 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.675      ;
; 51.317 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 1.676      ;
; 51.317 ; mips:mips_cpu|datapath:dp|regfile:rf|R3[3]   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 1.682      ;
; 51.319 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 1.685      ;
; 51.320 ; mips:mips_cpu|datapath:dp|regfile:rf|R15[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.256      ; 1.700      ;
; 51.320 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.229      ; 1.673      ;
; 51.327 ; mips:mips_cpu|datapath:dp|regfile:rf|R27[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.688      ;
; 51.327 ; mips:mips_cpu|datapath:dp|regfile:rf|R10[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 1.698      ;
; 51.329 ; mips:mips_cpu|datapath:dp|regfile:rf|R1[13]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.690      ;
; 51.332 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.702      ;
; 51.333 ; mips:mips_cpu|datapath:dp|regfile:rf|R11[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 1.706      ;
; 51.345 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.229      ; 1.698      ;
; 51.345 ; mips:mips_cpu|datapath:dp|regfile:rf|R26[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.715      ;
; 51.345 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 1.705      ;
; 51.345 ; mips:mips_cpu|datapath:dp|regfile:rf|R14[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 1.711      ;
+--------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.118 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.510      ;
; 75.119 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 0.508      ;
; 75.120 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 0.509      ;
; 75.123 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.515      ;
; 75.124 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 0.513      ;
; 75.140 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 0.529      ;
; 75.153 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 0.542      ;
; 75.162 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 0.551      ;
; 75.171 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 0.560      ;
; 75.216 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.607      ;
; 75.269 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.659      ;
; 75.270 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 0.658      ;
; 75.286 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.679      ;
; 75.290 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.682      ;
; 75.297 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.691      ;
; 75.301 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 0.690      ;
; 75.303 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.694      ;
; 75.307 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.702      ;
; 75.313 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.708      ;
; 75.314 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.706      ;
; 75.325 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 0.713      ;
; 75.325 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 0.709      ;
; 75.328 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.718      ;
; 75.328 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.720      ;
; 75.334 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 0.721      ;
; 75.342 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.733      ;
; 75.343 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.262      ; 0.729      ;
; 75.343 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.733      ;
; 75.348 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.733      ;
; 75.348 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.262      ; 0.734      ;
; 75.351 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.736      ;
; 75.352 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 0.736      ;
; 75.353 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.744      ;
; 75.355 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.746      ;
; 75.356 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.262      ; 0.742      ;
; 75.361 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.758      ;
; 75.361 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.758      ;
; 75.361 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.752      ;
; 75.366 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.756      ;
; 75.401 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.793      ;
; 75.401 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 0.790      ;
; 75.402 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 0.790      ;
; 75.403 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.798      ;
; 75.405 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.796      ;
; 75.438 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.833      ;
; 75.444 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 0.831      ;
; 75.447 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.841      ;
; 75.458 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.855      ;
; 75.458 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.855      ;
; 75.472 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.872      ;
; 75.475 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.865      ;
; 75.478 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 0.876      ;
; 75.481 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 0.879      ;
; 75.486 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.262      ; 0.872      ;
; 75.495 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.890      ;
; 75.503 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.895      ;
; 75.509 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 0.907      ;
; 75.520 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.915      ;
; 75.522 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 0.920      ;
; 75.533 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.930      ;
; 75.536 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 0.923      ;
; 75.538 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.933      ;
; 75.600 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.997      ;
; 75.617 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.014      ;
; 75.627 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 1.019      ;
; 75.671 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 1.062      ;
; 75.679 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.076      ;
; 75.680 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.075      ;
; 75.694 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.089      ;
; 75.698 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 1.090      ;
; 75.734 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 1.126      ;
; 75.749 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.144      ;
; 75.754 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 1.145      ;
; 75.759 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.156      ;
; 75.768 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.165      ;
; 75.776 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.173      ;
; 75.787 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.184      ;
; 75.798 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.195      ;
; 75.817 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.212      ;
; 75.844 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 1.236      ;
; 75.904 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.301      ;
; 75.904 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.301      ;
; 75.982 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.377      ;
; 76.007 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.407      ;
; 76.053 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.450      ;
; 76.164 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.265      ; 1.553      ;
; 76.262 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.662      ;
; 76.262 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.662      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 97.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.318      ;
; 97.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.318      ;
; 97.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.318      ;
; 97.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.318      ;
; 97.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.318      ;
; 97.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.318      ;
; 97.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.318      ;
; 97.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.318      ;
; 97.720 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.222      ;
; 97.757 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.187      ;
; 97.835 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.109      ;
; 97.920 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.020      ;
; 97.929 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.014      ;
; 97.929 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.014      ;
; 97.929 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.014      ;
; 97.929 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.014      ;
; 97.929 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.014      ;
; 97.929 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.014      ;
; 98.035 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.910      ;
; 98.035 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.910      ;
; 98.035 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.910      ;
; 98.035 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.910      ;
; 98.035 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.910      ;
; 98.057 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.888      ;
; 98.057 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.888      ;
; 98.057 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 1.888      ;
; 98.130 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.818      ;
; 98.130 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.818      ;
; 98.130 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.818      ;
; 98.130 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.818      ;
; 98.130 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.818      ;
; 98.130 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 1.818      ;
+--------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.390 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.526      ;
; 1.390 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.526      ;
; 1.390 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.526      ;
; 1.390 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.526      ;
; 1.390 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.526      ;
; 1.390 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.526      ;
; 1.457 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.590      ;
; 1.457 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.590      ;
; 1.457 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.590      ;
; 1.462 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.594      ;
; 1.462 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.594      ;
; 1.462 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.594      ;
; 1.462 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.594      ;
; 1.462 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.594      ;
; 1.562 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.693      ;
; 1.562 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.693      ;
; 1.562 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.693      ;
; 1.562 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.693      ;
; 1.562 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.693      ;
; 1.562 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.693      ;
; 1.569 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.696      ;
; 1.639 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.770      ;
; 1.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.754 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.884      ;
; 1.819 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.948      ;
; 1.819 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.948      ;
; 1.819 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.948      ;
; 1.819 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.948      ;
; 1.819 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.948      ;
; 1.819 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.948      ;
; 1.819 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.948      ;
; 1.819 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.948      ;
+-------+-----------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a6~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------+
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|BUTTON_StatusR[1]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|BUTTON_StatusR[2]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[0]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[1]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[2]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[3]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[4]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[5]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[6]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[7]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[8]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[9]                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[1]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[2]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[9]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S0  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S14 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S5  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S6  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S0  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S12 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S13 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S14 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S8  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S9  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S0  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S11 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S12 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S14 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9  ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[0]       ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[10]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[11]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[12]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[13]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[14]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[15]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[16]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[17]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[1]       ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[22]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[23]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[24]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[25]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[26]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[29]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[2]       ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[30]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[31]      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[3]       ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[4]       ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[5]       ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[6]       ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[7]       ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[8]       ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[9]       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 2.739 ; 3.556 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 2.525 ; 3.329 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 2.697 ; 3.495 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 2.739 ; 3.556 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 2.914 ; 3.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 2.664 ; 3.503 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 2.629 ; 3.471 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 2.542 ; 3.361 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 2.914 ; 3.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 2.670 ; 3.514 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 2.547 ; 3.370 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 2.765 ; 3.618 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 2.689 ; 3.529 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 2.762 ; 3.607 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 2.787 ; 3.662 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -2.091 ; -2.870 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.091 ; -2.870 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -2.195 ; -2.976 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -2.230 ; -3.023 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -2.068 ; -2.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.189 ; -2.998 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.175 ; -2.984 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.068 ; -2.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.412 ; -3.266 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.121 ; -2.920 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.123 ; -2.920 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.213 ; -3.025 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.211 ; -3.022 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.303 ; -3.115 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.315 ; -3.157 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.274 ; 2.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.113 ; 2.124 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.972 ; 1.951 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.175 ; 2.185 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 2.125 ; 2.126 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.274 ; 2.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.267 ; 2.287 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.270 ; 2.289 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.175 ; 2.182 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.016 ; 2.005 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.031 ; 2.027 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.021 ; 2.015 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.021 ; 2.018 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.029 ; 2.023 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.123 ; 2.121 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.175 ; 2.182 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.207 ; 2.216 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.141 ; 2.140 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.162 ; 2.159 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.161 ; 2.163 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 2.145 ; 2.143 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.203 ; 2.210 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.207 ; 2.216 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 2.205 ; 2.207 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.368 ; 2.391 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.194 ; 2.190 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.368 ; 2.391 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.281 ; 2.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.207 ; 2.211 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 2.289 ; 2.309 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 2.193 ; 2.195 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.274 ; 2.277 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.814 ; 3.636 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.159 ; 2.161 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.195 ; 2.209 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.814 ; 3.636 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.419 ; 2.443 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.455 ; 2.496 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.351 ; 2.378 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.616 ; 2.673 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.420 ; 2.451 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.448 ; 2.467 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.563 ; 2.614 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.715 ; 1.691 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.850 ; 1.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.715 ; 1.691 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.910 ; 1.916 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.862 ; 1.859 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.004 ; 2.021 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.998 ; 2.014 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.000 ; 2.015 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.758 ; 1.743 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.758 ; 1.743 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.772 ; 1.765 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.762 ; 1.753 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.762 ; 1.756 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.770 ; 1.761 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.860 ; 1.854 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.910 ; 1.913 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.878 ; 1.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.878 ; 1.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.899 ; 1.893 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.898 ; 1.897 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.882 ; 1.877 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.939 ; 1.942 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.943 ; 1.948 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.940 ; 1.938 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.928 ; 1.923 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.931 ; 1.923 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.096 ; 2.115 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.014 ; 2.013 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.943 ; 1.943 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 2.021 ; 2.036 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.928 ; 1.928 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.006 ; 2.005 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 1.901 ; 1.900 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 1.901 ; 1.900 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 1.935 ; 1.946 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.548 ; 3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.150 ; 2.170 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.186 ; 2.222 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.086 ; 2.109 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.341 ; 2.393 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.153 ; 2.179 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.180 ; 2.195 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.290 ; 2.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; 1.834  ; 0.187  ; 96.131   ; 1.390   ; 9.425               ;
;  CLOCK_50                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 9.425               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 38.473 ; 0.187  ; 96.131   ; 1.390   ; 49.747              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 21.997 ; 75.118 ; N/A      ; N/A     ; 49.735              ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 1.834  ; 50.572 ; N/A      ; N/A     ; 49.746              ;
; Design-wide TNS                                   ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.751 ; 5.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.386 ; 4.944 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.662 ; 5.224 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.751 ; 5.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 5.041 ; 5.680 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.676 ; 5.269 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.611 ; 5.221 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.435 ; 5.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 5.041 ; 5.680 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.676 ; 5.283 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.432 ; 5.018 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.770 ; 5.384 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.699 ; 5.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.789 ; 5.408 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.836 ; 5.470 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -2.091 ; -2.870 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.091 ; -2.870 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -2.195 ; -2.976 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -2.230 ; -3.023 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -2.068 ; -2.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.189 ; -2.998 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.175 ; -2.984 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.068 ; -2.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.412 ; -3.266 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.121 ; -2.920 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.123 ; -2.920 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.213 ; -3.025 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.211 ; -3.022 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.303 ; -3.115 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.315 ; -3.157 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.801 ; 3.712 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.522 ; 3.414 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.300 ; 3.197 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.582 ; 3.518 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.542 ; 3.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.775 ; 3.702 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.792 ; 3.703 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.801 ; 3.712 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.592 ; 3.495 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.310 ; 3.231 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.326 ; 3.256 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.322 ; 3.247 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.313 ; 3.232 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.327 ; 3.246 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.532 ; 3.461 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.592 ; 3.495 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.635 ; 3.575 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.523 ; 3.435 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.560 ; 3.498 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.583 ; 3.509 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.539 ; 3.473 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.617 ; 3.575 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.635 ; 3.554 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.619 ; 3.571 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.955 ; 3.850 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.586 ; 3.517 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.955 ; 3.850 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.760 ; 3.693 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.637 ; 3.584 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.804 ; 3.740 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.605 ; 3.556 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.759 ; 3.691 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 5.800 ; 5.522 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.614 ; 3.521 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.640 ; 3.562 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.800 ; 5.522 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.036 ; 3.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.090 ; 4.026 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.914 ; 3.854 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 4.324 ; 4.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.056 ; 3.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.074 ; 3.994 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.234 ; 4.196 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.715 ; 1.691 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.850 ; 1.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.715 ; 1.691 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.910 ; 1.916 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.862 ; 1.859 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.004 ; 2.021 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.998 ; 2.014 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.000 ; 2.015 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.758 ; 1.743 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.758 ; 1.743 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.772 ; 1.765 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.762 ; 1.753 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.762 ; 1.756 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.770 ; 1.761 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.860 ; 1.854 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.910 ; 1.913 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.878 ; 1.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.878 ; 1.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.899 ; 1.893 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.898 ; 1.897 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.882 ; 1.877 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.939 ; 1.942 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.943 ; 1.948 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.940 ; 1.938 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.928 ; 1.923 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.931 ; 1.923 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.096 ; 2.115 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.014 ; 2.013 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.943 ; 1.943 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 2.021 ; 2.036 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.928 ; 1.928 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.006 ; 2.005 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 1.901 ; 1.900 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 1.901 ; 1.900 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 1.935 ; 1.946 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.548 ; 3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.150 ; 2.170 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.186 ; 2.222 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.086 ; 2.109 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.341 ; 2.393 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.153 ; 2.179 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.180 ; 2.195 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.290 ; 2.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUTTON[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 182391015 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 355667651 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 992       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 706304    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 1374568   ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                   ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 182391015 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 355667651 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 992       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 706304    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 1374568   ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 181   ; 181  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Nov 19 18:53:16 2018
Info: Command: quartus_sta MIPS_System -c MIPS_System
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[2]} {pll0|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.834
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.834               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    21.997               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.473               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    51.114               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.258               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 96.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.131               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.457               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    49.735               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.746               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.754               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.209               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    22.275               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.544               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    51.039               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.254               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 96.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.549               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.261               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    49.740               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.747               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.148               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    23.127               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    43.325               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.572               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.118               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 97.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.624               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.390               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    49.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.751               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.785               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4721 megabytes
    Info: Processing ended: Mon Nov 19 18:53:23 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


