<stg><name>calcLayerDetAndTrace</name>


<trans_list>

<trans id="338" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="5" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="9" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="17" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="19" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="176" op_0_bw="32">
<![CDATA[
entry:0  %p_Val2_s = alloca i176

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29  %keyPoints_V_offset_r = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %keyPoints_V_offset)

]]></Node>
<StgValue><ssdm name="keyPoints_V_offset_r"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30  %pointNumber_offset_r = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %pointNumber_offset)

]]></Node>
<StgValue><ssdm name="pointNumber_offset_r"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:39  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:40  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:41  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:42  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:43  call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:44  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %keyPoints_V_offset_out, i32 %keyPoints_V_offset_r)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:45  call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:46  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %pointNumber_offset_out, i32 %pointNumber_offset_r)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:47  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:48  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:49  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:50  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:51  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:52  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:53  call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:54  call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:55  call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:56  call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:57  call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:58  call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:59  call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:60  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:61  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62  %this_assign_1_reload_1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %this_assign_1_reload)

]]></Node>
<StgValue><ssdm name="this_assign_1_reload_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:63  call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:64  call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:65  call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:66  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %this_assign_1_reload_out, i32 %this_assign_1_reload_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:67  call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:68  call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
entry:69  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %rIndex_i_i_i_i_i_i_i = phi i32 [ -1, %entry ], [ %rIndex_1, %12 ]

]]></Node>
<StgValue><ssdm name="rIndex_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %val_assign_i_i_i = phi i10 [ 0, %entry ], [ %r, %12 ]

]]></Node>
<StgValue><ssdm name="val_assign_i_i_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="10">
<![CDATA[
:2  %tmp = trunc i10 %val_assign_i_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond1_i_i_i_i_i_s = icmp eq i10 %val_assign_i_i_i, -423

]]></Node>
<StgValue><ssdm name="exitcond1_i_i_i_i_i_s"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 601, i64 601, i64 601)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %r = add i10 1, %val_assign_i_i_i

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond1_i_i_i_i_i_s, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_23_i_i_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_23_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_i_i_i_i_i_i_i = icmp slt i32 %rIndex_i_i_i_i_i_i_i, 21

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %rIndex = add nsw i32 %rIndex_i_i_i_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="rIndex"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %rIndex_1 = select i1 %tmp_i_i_i_i_i_i_i, i32 %rIndex, i32 0

]]></Node>
<StgValue><ssdm name="rIndex_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %tmp_i_i_i_i_i_i_i_38 = icmp ult i10 %val_assign_i_i_i, 22

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_i_i_i_38"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="176" op_0_bw="176">
<![CDATA[
:6  %p_Val2_load = load i176* %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_i_i_i_i_i_i_i_38, label %2, label %_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="176">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:0  %tmp_54 = trunc i176 %p_Val2_load to i8

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="176" op_0_bw="176">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:1  %p_Val2_1 = load i176* @MSB_V, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:2  %p_Result_3 = call i176 @llvm.part.set.i176.i8(i176 %p_Val2_1, i8 %tmp_54, i32 168, i32 175)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:3  store i176 %p_Result_3, i176* @MSB_V, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="168" op_0_bw="168" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:4  %r_V_8_i_i_i = call i168 @_ssdm_op_PartSelect.i168.i176.i32.i32(i176 %p_Val2_load, i32 8, i32 175)

]]></Node>
<StgValue><ssdm name="r_V_8_i_i_i"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="168" op_0_bw="176">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:5  %tmp_55 = trunc i176 %p_Val2_1 to i168

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="168" op_0_bw="168" op_1_bw="168">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:6  %tmp_55_i_i_i = or i168 %tmp_55, %r_V_8_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_55_i_i_i"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="176" op_0_bw="176" op_1_bw="8" op_2_bw="168">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:7  %ret_V = call i176 @_ssdm_op_BitConcatenate.i176.i8.i168(i8 %tmp_54, i168 %tmp_55_i_i_i)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:8  store i176 %ret_V, i176* %p_Val2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i:9  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %Lo_assign_i_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_i_i_i"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %Hi_assign_i_i_i = or i8 %Lo_assign_i_i_i, 7

]]></Node>
<StgValue><ssdm name="Hi_assign_i_i_i"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="176" op_0_bw="10">
<![CDATA[
:2  %tmp_V_4 = zext i10 %val_assign_i_i_i to i176

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_36 = icmp ugt i8 %Lo_assign_i_i_i, %Hi_assign_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_37 = sub i8 -81, %Lo_assign_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5  %tmp_38 = select i1 %tmp_36, i8 %Lo_assign_i_i_i, i8 %Hi_assign_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:6  %tmp_39 = select i1 %tmp_36, i8 %Hi_assign_i_i_i, i8 %Lo_assign_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:7  %tmp_40 = select i1 %tmp_36, i8 %tmp_37, i8 %Lo_assign_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_41 = sub i8 -81, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="176" op_0_bw="8">
<![CDATA[
:9  %tmp_42 = zext i8 %tmp_40 to i176

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="176" op_0_bw="8">
<![CDATA[
:10  %tmp_43 = zext i8 %tmp_39 to i176

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="176" op_0_bw="8">
<![CDATA[
:11  %tmp_44 = zext i8 %tmp_41 to i176

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
:12  %tmp_45 = shl i176 %tmp_V_4, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_46 = call i176 @llvm.part.select.i176(i176 %tmp_45, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
:14  %tmp_47 = select i1 %tmp_36, i176 %tmp_46, i176 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
:15  %tmp_48 = shl i176 -1, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
:16  %tmp_49 = lshr i176 -1, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
:17  %p_demorgan = and i176 %tmp_48, %tmp_49

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
:18  %tmp_50 = xor i176 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
:19  %tmp_51 = and i176 %p_Val2_load, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
:20  %tmp_52 = and i176 %tmp_47, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
:21  %p_Result_2 = or i176 %tmp_51, %tmp_52

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="176" op_1_bw="176">
<![CDATA[
:22  store i176 %p_Result_2, i176* %p_Val2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
<literal name="tmp_i_i_i_i_i_i_i_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="32">
<![CDATA[
:0  %tmp_56 = trunc i32 %rIndex_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_57_i_i_i = mul i16 801, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57_i_i_i"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:2  %val_assign_i_i_i_i_s = select i1 %tmp_i_i_i_i_i_i_i_38, i5 %tmp, i5 -11

]]></Node>
<StgValue><ssdm name="val_assign_i_i_i_i_s"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="5">
<![CDATA[
:3  %val_assign_cast_i_i = zext i5 %val_assign_i_i_i_i_s to i6

]]></Node>
<StgValue><ssdm name="val_assign_cast_i_i"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %c_i_i_i_i_i_i_i = phi i10 [ 0, %3 ], [ %c, %11 ]

]]></Node>
<StgValue><ssdm name="c_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="10">
<![CDATA[
:1  %c_cast_i_i_i_i_i_i_i = zext i10 %c_i_i_i_i_i_i_i to i11

]]></Node>
<StgValue><ssdm name="c_cast_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond2_i_i_i_i_i_s = icmp eq i10 %c_i_i_i_i_i_i_i, -223

]]></Node>
<StgValue><ssdm name="exitcond2_i_i_i_i_i_s"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 801, i64 801, i64 801)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %c = add i10 %c_i_i_i_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2_i_i_i_i_i_s, label %12, label %codeRepl13.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl13.i.i.i.i.i.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl13.i.i.i.i.i.i.i:1  %tmp_24_i_i_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_24_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="10">
<![CDATA[
codeRepl13.i.i.i.i.i.i.i:2  %tmp_19_i_i_i_i_cast_s = zext i10 %c_i_i_i_i_i_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_19_i_i_i_i_cast_s"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl13.i.i.i.i.i.i.i:3  %tmp_58_i_i_i = add i16 %tmp_57_i_i_i, %tmp_19_i_i_i_i_cast_s

]]></Node>
<StgValue><ssdm name="tmp_58_i_i_i"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="16">
<![CDATA[
codeRepl13.i.i.i.i.i.i.i:4  %tmp_58_cast_i_i_i = sext i16 %tmp_58_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_58_cast_i_i_i"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl13.i.i.i.i.i.i.i:5  %sumBuf_addr = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_58_cast_i_i_i

]]></Node>
<StgValue><ssdm name="sumBuf_addr"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl13.i.i.i.i.i.i.i:6  %tmp_57 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @sum_V)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
codeRepl13.i.i.i.i.i.i.i:7  store i32 %tmp_57, i32* %sumBuf_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
codeRepl13.i.i.i.i.i.i.i:8  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str7, i32 %tmp_23_i_i_i_i_i_i_i)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %k_i_i_i_i_i_i_i = phi i2 [ 0, %codeRepl13.i.i.i.i.i.i.i ], [ %k, %._crit_edge9.i.i.i.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="k_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond_i_i_i_i_i_i = icmp eq i2 %k_i_i_i_i_i_i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %k = add i2 %k_i_i_i_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i_i_i_i_i, label %11, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="2">
<![CDATA[
:1  %tmp_21_i_i_i_i_i_i_i = zext i2 %k_i_i_i_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_21_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sizes_addr = getelementptr [3 x i5]* @sizes, i64 0, i64 %tmp_21_i_i_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="sizes_addr"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="2">
<![CDATA[
:3  %sizes_load = load i5* %sizes_addr, align 1

]]></Node>
<StgValue><ssdm name="sizes_load"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str8, i32 %tmp_24_i_i_i_i_i_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="2">
<![CDATA[
:3  %sizes_load = load i5* %sizes_addr, align 1

]]></Node>
<StgValue><ssdm name="sizes_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="5">
<![CDATA[
:4  %sizes_load_cast3_i_i = zext i5 %sizes_load to i6

]]></Node>
<StgValue><ssdm name="sizes_load_cast3_i_i"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="5">
<![CDATA[
:5  %sizes_load_cast2_i_i = zext i5 %sizes_load to i11

]]></Node>
<StgValue><ssdm name="sizes_load_cast2_i_i"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="5">
<![CDATA[
:6  %sizes_load_cast2_i_i_1 = zext i5 %sizes_load to i10

]]></Node>
<StgValue><ssdm name="sizes_load_cast2_i_i_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %cOffset = sub i11 %c_cast_i_i_i_i_i_i_i, %sizes_load_cast2_i_i

]]></Node>
<StgValue><ssdm name="cOffset"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_22_i_i_i_i_i_i_i = icmp ugt i10 %val_assign_i_i_i, %sizes_load_cast2_i_i_1

]]></Node>
<StgValue><ssdm name="tmp_22_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %tmp_25_i_i_i_i_i_i_i = icmp sgt i11 %cOffset, 0

]]></Node>
<StgValue><ssdm name="tmp_25_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_cond_i_i_i_i_i_i_s = and i1 %tmp_22_i_i_i_i_i_i_i, %tmp_25_i_i_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="or_cond_i_i_i_i_i_i_s"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %or_cond_i_i_i_i_i_i_s, label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i, label %._crit_edge9.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="176" op_0_bw="176">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:0  %p_Val2_load_1 = load i176* %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:1  %rOffset = sub i6 %val_assign_cast_i_i, %sizes_load_cast3_i_i

]]></Node>
<StgValue><ssdm name="rOffset"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="176" op_9_bw="6" op_10_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:2  %tmp_26_i_i_i_i2_i_i_s = call fastcc i32 @calcHaarPattern_x_y([17622 x i32]* @sumBuf, [9 x i32]* @Dx_V_0, [9 x i32]* @Dx_V_1, [9 x i32]* @Dx_V_2, [9 x i32]* @Dx_V_3, [9 x i32]* @Dx_V_4, i2 %k_i_i_i_i_i_i_i, i176 %p_Val2_load_1, i6 %rOffset, i11 %cOffset)

]]></Node>
<StgValue><ssdm name="tmp_26_i_i_i_i2_i_i_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="185" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="176" op_9_bw="6" op_10_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:2  %tmp_26_i_i_i_i2_i_i_s = call fastcc i32 @calcHaarPattern_x_y([17622 x i32]* @sumBuf, [9 x i32]* @Dx_V_0, [9 x i32]* @Dx_V_1, [9 x i32]* @Dx_V_2, [9 x i32]* @Dx_V_3, [9 x i32]* @Dx_V_4, i2 %k_i_i_i_i_i_i_i, i176 %p_Val2_load_1, i6 %rOffset, i11 %cOffset)

]]></Node>
<StgValue><ssdm name="tmp_26_i_i_i_i2_i_i_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="186" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="176" op_9_bw="6" op_10_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:3  %tmp_27_i_i_i_i1_i_i_s = call fastcc i32 @calcHaarPattern_x_y([17622 x i32]* @sumBuf, [9 x i32]* @Dy_V_0, [9 x i32]* @Dy_V_1, [9 x i32]* @Dy_V_2, [9 x i32]* @Dy_V_3, [9 x i32]* @Dy_V_4, i2 %k_i_i_i_i_i_i_i, i176 %p_Val2_load_1, i6 %rOffset, i11 %cOffset)

]]></Node>
<StgValue><ssdm name="tmp_27_i_i_i_i1_i_i_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="187" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="176" op_9_bw="6" op_10_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:3  %tmp_27_i_i_i_i1_i_i_s = call fastcc i32 @calcHaarPattern_x_y([17622 x i32]* @sumBuf, [9 x i32]* @Dy_V_0, [9 x i32]* @Dy_V_1, [9 x i32]* @Dy_V_2, [9 x i32]* @Dy_V_3, [9 x i32]* @Dy_V_4, i2 %k_i_i_i_i_i_i_i, i176 %p_Val2_load_1, i6 %rOffset, i11 %cOffset)

]]></Node>
<StgValue><ssdm name="tmp_27_i_i_i_i1_i_i_s"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:4  %tmp_59_i_i_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_i_i_i_i_i_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_59_i_i_i"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:5  %tmp_60_cast_i_i_i = zext i4 %tmp_59_i_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_60_cast_i_i_i"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="23" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:6  %tmp_i_cast1_i_i_i = sext i6 %rOffset to i23

]]></Node>
<StgValue><ssdm name="tmp_i_cast1_i_i_i"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:7  %tmp_i_cast_i_i_i = sext i6 %rOffset to i7

]]></Node>
<StgValue><ssdm name="tmp_i_cast_i_i_i"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:8  %tmp_1_i_i_i_i = add i7 %tmp_i_cast_i_i_i, 1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_i"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="23" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:9  %tmp_1_i_cast_i_i_i = sext i7 %tmp_1_i_i_i_i to i23

]]></Node>
<StgValue><ssdm name="tmp_1_i_cast_i_i_i"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i:10  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_11 = phi i32 [ 0, %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i ], [ %d_V, %_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %kn_i_i_i_i = phi i3 [ 0, %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i ], [ %kn, %_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="kn_i_i_i_i"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond_i_i_i_i = icmp eq i3 %kn_i_i_i_i, -4

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %kn = add i3 %kn_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="kn"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i_i_i_i, label %calcHaarPattern_xy.exit.i.i.i, label %_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:2  %tmp_i_cast_i_i_i_39 = zext i3 %kn_i_i_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_i_cast_i_i_i_39"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:3  %tmp_61_i_i_i = add i5 %tmp_60_cast_i_i_i, %tmp_i_cast_i_i_i_39

]]></Node>
<StgValue><ssdm name="tmp_61_i_i_i"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:4  %tmp_61_cast_i_i_i = zext i5 %tmp_61_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_61_cast_i_i_i"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:5  %Dxy_V_0_addr = getelementptr [12 x i14]* @Dxy_V_0, i64 0, i64 %tmp_61_cast_i_i_i

]]></Node>
<StgValue><ssdm name="Dxy_V_0_addr"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:6  %Dxy_V_1_addr = getelementptr [12 x i14]* @Dxy_V_1, i64 0, i64 %tmp_61_cast_i_i_i

]]></Node>
<StgValue><ssdm name="Dxy_V_1_addr"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:7  %Dxy_V_2_addr = getelementptr [12 x i15]* @Dxy_V_2, i64 0, i64 %tmp_61_cast_i_i_i

]]></Node>
<StgValue><ssdm name="Dxy_V_2_addr"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:8  %Dxy_V_3_addr = getelementptr [12 x i15]* @Dxy_V_3, i64 0, i64 %tmp_61_cast_i_i_i

]]></Node>
<StgValue><ssdm name="Dxy_V_3_addr"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:9  %Dxy_V_4_addr = getelementptr [12 x i8]* @Dxy_V_4, i64 0, i64 %tmp_61_cast_i_i_i

]]></Node>
<StgValue><ssdm name="Dxy_V_4_addr"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:10  %p_Val2_7 = load i15* %Dxy_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:15  %p_Val2_8 = load i15* %Dxy_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:49  %p_Val2_9 = load i14* %Dxy_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:58  %p_Val2_10 = load i14* %Dxy_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:99  %Dxy_V_4_load = load i8* %Dxy_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="Dxy_V_4_load"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="43" op_0_bw="32">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:3  %tmp_30_cast_i_i_i_i_s = sext i32 %p_Val2_11 to i43

]]></Node>
<StgValue><ssdm name="tmp_30_cast_i_i_i_i_s"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:4  %r_V_6 = mul i43 %tmp_30_cast_i_i_i_i_s, 922

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="216" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:10  %p_Val2_7 = load i15* %Dxy_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:11  %tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_7, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:15  %p_Val2_8 = load i15* %Dxy_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:16  %tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_8, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:17  %tmp_4_i_cast_i_i_i = zext i5 %tmp_63 to i23

]]></Node>
<StgValue><ssdm name="tmp_4_i_cast_i_i_i"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:18  %tmp_5_i_i_i_i = add i23 %tmp_4_i_cast_i_i_i, %tmp_1_i_cast_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i_i"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:19  %tmp_62_i_i_i = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_5_i_i_i_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_62_i_i_i"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="27" op_0_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:20  %tmp_7_i_cast_i_i_i = sext i26 %tmp_62_i_i_i to i27

]]></Node>
<StgValue><ssdm name="tmp_7_i_cast_i_i_i"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:21  %Hi_assign_1_i_i_i = add i27 %tmp_7_i_cast_i_i_i, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_1_i_i_i"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:22  %Hi_assign_1_cast_i_i = sext i27 %Hi_assign_1_i_i_i to i32

]]></Node>
<StgValue><ssdm name="Hi_assign_1_cast_i_i"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:23  %tmp_8_i_i_i_i = add i23 %tmp_i_cast1_i_i_i, %tmp_4_i_cast_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_8_i_i_i_i"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="23">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:24  %tmp_64 = trunc i23 %tmp_8_i_i_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:25  %tmp_63_i_i_i = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_8_i_i_i_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_63_i_i_i"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:26  %Lo_assign_1_i_i_i = sext i26 %tmp_63_i_i_i to i32

]]></Node>
<StgValue><ssdm name="Lo_assign_1_i_i_i"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:27  %tmp_65 = icmp ugt i32 %Lo_assign_1_i_i_i, %Hi_assign_1_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:29  %tmp_67 = trunc i27 %Hi_assign_1_i_i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:49  %p_Val2_9 = load i14* %Dxy_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:50  %tmp_82 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %p_Val2_9, i32 10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:58  %p_Val2_10 = load i14* %Dxy_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="4" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:59  %tmp_86 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %p_Val2_10, i32 10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:60  %tmp_13_i_cast_i_i_i = zext i4 %tmp_86 to i23

]]></Node>
<StgValue><ssdm name="tmp_13_i_cast_i_i_i"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:61  %tmp_14_i_i_i_i = add i23 %tmp_13_i_cast_i_i_i, %tmp_1_i_cast_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_14_i_i_i_i"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:62  %tmp_67_i_i_i = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_14_i_i_i_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_67_i_i_i"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="27" op_0_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:63  %tmp_16_i_cast_i_i_i = sext i26 %tmp_67_i_i_i to i27

]]></Node>
<StgValue><ssdm name="tmp_16_i_cast_i_i_i"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:64  %Hi_assign_2_i_i_i = add i27 %tmp_16_i_cast_i_i_i, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_2_i_i_i"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:65  %Hi_assign_2_cast_i_i = sext i27 %Hi_assign_2_i_i_i to i32

]]></Node>
<StgValue><ssdm name="Hi_assign_2_cast_i_i"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:66  %tmp_17_i_i_i_i = add i23 %tmp_i_cast1_i_i_i, %tmp_13_i_cast_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_17_i_i_i_i"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="23">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:67  %tmp_87 = trunc i23 %tmp_17_i_i_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="26" op_1_bw="23" op_2_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:68  %tmp_68_i_i_i = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_17_i_i_i_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_68_i_i_i"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:69  %Lo_assign_2_i_i_i = sext i26 %tmp_68_i_i_i to i32

]]></Node>
<StgValue><ssdm name="Lo_assign_2_i_i_i"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:70  %tmp_88 = icmp ugt i32 %Lo_assign_2_i_i_i, %Hi_assign_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:72  %tmp_90 = trunc i27 %Hi_assign_2_i_i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:99  %Dxy_V_4_load = load i8* %Dxy_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="Dxy_V_4_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="176" op_0_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:0  %p_Val2_load_2 = load i176* %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load_2"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:28  %tmp_66 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_64, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:30  %tmp_68 = call i176 @llvm.part.select.i176(i176 %p_Val2_load_2, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:31  %tmp_69 = sub i8 %tmp_66, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:32  %tmp_70 = sub i8 -81, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:33  %tmp_71 = sub i8 %tmp_67, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:34  %tmp_72 = select i1 %tmp_65, i8 %tmp_69, i8 %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:35  %tmp_73 = select i1 %tmp_65, i176 %tmp_68, i176 %p_Val2_load_2

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:36  %tmp_74 = select i1 %tmp_65, i8 %tmp_70, i8 %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:37  %tmp_75 = sub i8 -81, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="176" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:38  %tmp_76 = zext i8 %tmp_74 to i176

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="176" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:39  %tmp_77 = zext i8 %tmp_75 to i176

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:40  %tmp_78 = lshr i176 %tmp_73, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:41  %tmp_79 = lshr i176 -1, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:42  %p_Result_s = and i176 %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:43  %tmp_81 = trunc i176 %p_Result_s to i16

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:71  %tmp_89 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_87, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:73  %tmp_91 = call i176 @llvm.part.select.i176(i176 %p_Val2_load_2, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:74  %tmp_92 = sub i8 %tmp_89, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:75  %tmp_93 = sub i8 -81, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:76  %tmp_94 = sub i8 %tmp_90, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:77  %tmp_95 = select i1 %tmp_88, i8 %tmp_92, i8 %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:78  %tmp_96 = select i1 %tmp_88, i176 %tmp_91, i176 %p_Val2_load_2

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:79  %tmp_97 = select i1 %tmp_88, i8 %tmp_93, i8 %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:80  %tmp_98 = sub i8 -81, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="176" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:81  %tmp_99 = zext i8 %tmp_97 to i176

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="176" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:82  %tmp_100 = zext i8 %tmp_98 to i176

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:83  %tmp_101 = lshr i176 %tmp_96, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:84  %tmp_102 = lshr i176 -1, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:85  %p_Result_1 = and i176 %tmp_101, %tmp_102

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="176">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:86  %tmp_104 = trunc i176 %p_Result_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="280" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:44  %tmp_64_i_i_i = mul i16 %tmp_81, 801

]]></Node>
<StgValue><ssdm name="tmp_64_i_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="11">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:12  %tmp_60 = zext i11 %cOffset to i16

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:13  %tmp_61 = zext i5 %tmp_59 to i16

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:14  %tmp_62 = add i16 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:45  %tmp_65_i_i_i = add i16 %tmp_64_i_i_i, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_65_i_i_i"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:46  %tmp_65_cast_i_i_i = zext i16 %tmp_65_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_65_cast_i_i_i"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:47  %sumBuf_addr_1 = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_65_cast_i_i_i

]]></Node>
<StgValue><ssdm name="sumBuf_addr_1"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:48  %sumBuf_load = load i32* %sumBuf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="11">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:51  %tmp_83 = zext i11 %cOffset to i16

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:52  %tmp_84 = zext i4 %tmp_82 to i16

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:53  %tmp_85 = add i16 %tmp_83, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:54  %tmp_66_i_i_i = add i16 %tmp_64_i_i_i, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_66_i_i_i"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:55  %tmp_66_cast_i_i_i = zext i16 %tmp_66_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_66_cast_i_i_i"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:56  %sumBuf_addr_2 = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_66_cast_i_i_i

]]></Node>
<StgValue><ssdm name="sumBuf_addr_2"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:57  %sumBuf_load_1 = load i32* %sumBuf_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_1"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:87  %tmp_69_i_i_i = mul i16 %tmp_104, 801

]]></Node>
<StgValue><ssdm name="tmp_69_i_i_i"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:88  %tmp_70_i_i_i = add i16 %tmp_69_i_i_i, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_70_i_i_i"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:91  %tmp_71_i_i_i = add i16 %tmp_69_i_i_i, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_71_i_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="298" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:48  %sumBuf_load = load i32* %sumBuf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:57  %sumBuf_load_1 = load i32* %sumBuf_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_1"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:89  %tmp_70_cast_i_i_i = zext i16 %tmp_70_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_70_cast_i_i_i"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:90  %sumBuf_addr_3 = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_70_cast_i_i_i

]]></Node>
<StgValue><ssdm name="sumBuf_addr_3"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:92  %tmp_71_cast_i_i_i = zext i16 %tmp_71_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_71_cast_i_i_i"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:93  %sumBuf_addr_4 = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_71_cast_i_i_i

]]></Node>
<StgValue><ssdm name="sumBuf_addr_4"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:94  %sumBuf_load_2 = load i32* %sumBuf_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_2"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:95  %sumBuf_load_3 = load i32* %sumBuf_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_3"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:96  %tmp_20_i_i_i_i = sub i32 %sumBuf_load, %sumBuf_load_1

]]></Node>
<StgValue><ssdm name="tmp_20_i_i_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="307" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:94  %sumBuf_load_2 = load i32* %sumBuf_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_2"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:95  %sumBuf_load_3 = load i32* %sumBuf_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_load_3"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:97  %tmp_21_i_i_i_i = sub i32 %tmp_20_i_i_i_i, %sumBuf_load_2

]]></Node>
<StgValue><ssdm name="tmp_21_i_i_i_i"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:98  %tmp_V = add i32 %tmp_21_i_i_i_i, %sumBuf_load_3

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:100  %Dxy_V_4_load_cast_i_s = sext i8 %Dxy_V_4_load to i32

]]></Node>
<StgValue><ssdm name="Dxy_V_4_load_cast_i_s"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:101  %r_V_i_i_i_i = mul i32 %tmp_V, %Dxy_V_4_load_cast_i_s

]]></Node>
<StgValue><ssdm name="r_V_i_i_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:1  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:102  %d_V = add i32 %p_Val2_11, %r_V_i_i_i_i

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i:103  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="32">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:0  %r_V = sext i32 %tmp_26_i_i_i_i2_i_i_s to i64

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="32">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:1  %tmp_29_i_i_i_i_i_i_i = sext i32 %tmp_27_i_i_i_i1_i_i_s to i64

]]></Node>
<StgValue><ssdm name="tmp_29_i_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:2  %r_V_8 = mul nsw i64 %tmp_29_i_i_i_i_i_i_i, %r_V

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="73" op_0_bw="43">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:5  %r_V_6_cast_i_i_i_i_i = sext i43 %r_V_6 to i73

]]></Node>
<StgValue><ssdm name="r_V_6_cast_i_i_i_i_i"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="73" op_0_bw="32">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:6  %tmp_31_cast_i_i_i_i_s = sext i32 %p_Val2_11 to i73

]]></Node>
<StgValue><ssdm name="tmp_31_cast_i_i_i_i_s"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:7  %r_V_9 = mul i73 %tmp_31_cast_i_i_i_i_s, %r_V_6_cast_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="74" op_0_bw="74" op_1_bw="64" op_2_bw="10">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:8  %lhs_V = call i74 @_ssdm_op_BitConcatenate.i74.i64.i10(i64 %r_V_8, i10 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="74" op_0_bw="73">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:9  %rhs_V_1_cast_i_i_i_i = sext i73 %r_V_9 to i74

]]></Node>
<StgValue><ssdm name="rhs_V_1_cast_i_i_i_i"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="74" op_0_bw="74" op_1_bw="74">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:10  %ret_V_1 = sub i74 %lhs_V, %rhs_V_1_cast_i_i_i_i

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="74" op_2_bw="32" op_3_bw="32">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:11  %p_Val2_5 = call i32 @_ssdm_op_PartSelect.i32.i74.i32.i32(i74 %ret_V_1, i32 20, i32 51)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="74" op_2_bw="32">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:12  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i74.i32(i74 %ret_V_1, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:13  %tmp_35_cast_i_i_i_i_s = zext i1 %tmp_58 to i32

]]></Node>
<StgValue><ssdm name="tmp_35_cast_i_i_i_i_s"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:14  %p_Val2_12 = add nsw i32 %tmp_35_cast_i_i_i_i_s, %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
calcHaarPattern_xy.exit.i.i.i:15  switch i2 %k_i_i_i_i_i_i_i, label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i._crit_edge.i.i.i.i.i.i.i [
    i2 0, label %8
    i2 1, label %9
    i2 -2, label %10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
<literal name="k_i_i_i_i_i_i_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %det2_V_V6, i32 %p_Val2_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
<literal name="k_i_i_i_i_i_i_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i._crit_edge.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
<literal name="k_i_i_i_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %det1_V_V3, i32 %p_Val2_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
<literal name="k_i_i_i_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i._crit_edge.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
<literal name="k_i_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %det0_V_V, i32 %p_Val2_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
<literal name="k_i_i_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i._crit_edge.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i_i_i_i_i_i_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i._crit_edge.i.i.i.i.i.i.i:0  br label %._crit_edge9.i.i.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i.i.i.i.i.i.i:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
