{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703949643389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703949643389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 20:50:43 2023 " "Processing started: Sat Dec 30 20:50:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703949643389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1703949643389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1703949643389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1703949643690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1703949643690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datamemory " "Found entity 1: Datamemory" {  } { { "Datamemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datamemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunithw.sv 1 1 " "Found 1 design units, including 1 entities, in source file alunithw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUnitHW " "Found entity 1: ALUnitHW" {  } { { "ALUnitHW.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/ALUnitHW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2input.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2input " "Found entity 1: Mux2input" {  } { { "Mux2input.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Mux2input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFiles " "Found entity 1: RegFiles" {  } { { "RegFiles.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/RegFiles.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_tb " "Found entity 1: Datapath_tb" {  } { { "Datapath_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_Gen " "Found entity 1: imm_Gen" {  } { { "imm_Gen.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/imm_Gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3by3.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3by3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3by3 " "Found entity 1: Decoder3by3" {  } { { "Decoder3by3.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Decoder3by3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/adder_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchsel.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchsel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchSel " "Found entity 1: BranchSel" {  } { { "BranchSel.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/BranchSel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogramming.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprogramming.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprogramming " "Found entity 1: Microprogramming" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datamemory_tb " "Found entity 1: Datamemory_tb" {  } { { "Datamemory_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datamemory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogramming_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprogramming_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprogramming_tb " "Found entity 1: Microprogramming_tb" {  } { { "Microprogramming_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_Gen_tb " "Found entity 1: imm_Gen_tb" {  } { { "imm_Gen_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/imm_Gen_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfiles_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFiles_tb " "Found entity 1: RegFiles_tb" {  } { { "RegFiles_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/RegFiles_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "pc_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/pc_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3by3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3by3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3by3_tb " "Found entity 1: Decoder3by3_tb" {  } { { "Decoder3by3_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Decoder3by3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_tb " "Found entity 1: adder_32_tb" {  } { { "adder_32_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/adder_32_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchsel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchsel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchSel_tb " "Found entity 1: BranchSel_tb" {  } { { "BranchSel_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/BranchSel_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2input_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2input_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2input_tb " "Found entity 1: Mux2input_tb" {  } { { "Mux2input_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Mux2input_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "hexdigit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/hexdigit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "try.sv 1 1 " "Found 1 design units, including 1 entities, in source file try.sv" { { "Info" "ISGN_ENTITY_NAME" "1 try " "Found entity 1: try" {  } { { "try.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/try.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "DeMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/DeMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_to_BCD " "Found entity 1: Binary_to_BCD" {  } { { "Binary_to_BCD.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Binary_to_BCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/EX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/MEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703949650329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703949650329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 try.sv(22) " "Verilog HDL Implicit Net warning at try.sv(22): created implicit net for \"clk1\"" {  } { { "try.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/try.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1703949650329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath_tb " "Elaborating entity \"Datapath_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1703949650430 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Datapath_tb.sv(11) " "Verilog HDL warning at Datapath_tb.sv(11): assignments to clk create a combinational loop" {  } { { "Datapath_tb.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath_tb.sv" 11 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1703949650430 "|Datapath_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:dut " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:dut\"" {  } { { "Datapath_tb.sv" "dut" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath_tb.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 Datapath:dut\|adder_32:adder1 " "Elaborating entity \"adder_32\" for hierarchy \"Datapath:dut\|adder_32:adder1\"" {  } { { "Datapath.sv" "adder1" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2input Datapath:dut\|Mux2input:muxrdsel " "Elaborating entity \"Mux2input\" for hierarchy \"Datapath:dut\|Mux2input:muxrdsel\"" {  } { { "Datapath.sv" "muxrdsel" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchSel Datapath:dut\|BranchSel:bs " "Elaborating entity \"BranchSel\" for hierarchy \"Datapath:dut\|BranchSel:bs\"" {  } { { "Datapath.sv" "bs" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Datapath:dut\|pc:pcreg " "Elaborating entity \"pc\" for hierarchy \"Datapath:dut\|pc:pcreg\"" {  } { { "Datapath.sv" "pcreg" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Datapath:dut\|InstructionMemory:Imem " "Elaborating entity \"InstructionMemory\" for hierarchy \"Datapath:dut\|InstructionMemory:Imem\"" {  } { { "Datapath.sv" "Imem" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650445 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[70..41\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[70..41\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[39..37\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[39..37\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[35..33\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[35..33\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[31..29\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[31..29\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[27..25\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[27..25\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[23..21\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[23..21\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[19..17\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[19..17\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[15..13\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[15..13\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[11..9\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[11..9\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[7..5\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[7..5\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[3..1\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[3..1\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1703949650445 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID Datapath:dut\|IF_ID:PipReg1 " "Elaborating entity \"IF_ID\" for hierarchy \"Datapath:dut\|IF_ID:PipReg1\"" {  } { { "Datapath.sv" "PipReg1" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFiles Datapath:dut\|RegFiles:regF " "Elaborating entity \"RegFiles\" for hierarchy \"Datapath:dut\|RegFiles:regF\"" {  } { { "Datapath.sv" "regF" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_Gen Datapath:dut\|imm_Gen:immGen " "Elaborating entity \"imm_Gen\" for hierarchy \"Datapath:dut\|imm_Gen:immGen\"" {  } { { "Datapath.sv" "immGen" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX Datapath:dut\|ID_EX:pipReg2 " "Elaborating entity \"ID_EX\" for hierarchy \"Datapath:dut\|ID_EX:pipReg2\"" {  } { { "Datapath.sv" "pipReg2" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microprogramming Datapath:dut\|Microprogramming:CU " "Elaborating entity \"Microprogramming\" for hierarchy \"Datapath:dut\|Microprogramming:CU\"" {  } { { "Datapath.sv" "CU" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650477 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Microprogramming.sv(128) " "Verilog HDL Case Statement warning at Microprogramming.sv(128): case item expression covers a value already covered by a previous case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 128 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1703949650477 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Microprogramming.sv(126) " "Verilog HDL Case Statement information at Microprogramming.sv(126): all case item expressions in this case statement are onehot" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1703949650477 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(169) " "Verilog HDL Case Statement warning at Microprogramming.sv(169): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 169 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1703949650477 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(174) " "Verilog HDL Case Statement warning at Microprogramming.sv(174): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1703949650477 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(185) " "Verilog HDL Case Statement warning at Microprogramming.sv(185): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 185 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1703949650477 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(82) " "Verilog HDL Case Statement warning at Microprogramming.sv(82): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Microprogramming.sv" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1703949650477 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUnitHW Datapath:dut\|ALUnitHW:alu " "Elaborating entity \"ALUnitHW\" for hierarchy \"Datapath:dut\|ALUnitHW:alu\"" {  } { { "Datapath.sv" "alu" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM Datapath:dut\|EX_MEM:pipReg3 " "Elaborating entity \"EX_MEM\" for hierarchy \"Datapath:dut\|EX_MEM:pipReg3\"" {  } { { "Datapath.sv" "pipReg3" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux Datapath:dut\|DeMux:writemem " "Elaborating entity \"DeMux\" for hierarchy \"Datapath:dut\|DeMux:writemem\"" {  } { { "Datapath.sv" "writemem" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datamemory Datapath:dut\|Datamemory:Dm " "Elaborating entity \"Datamemory\" for hierarchy \"Datapath:dut\|Datamemory:Dm\"" {  } { { "Datapath.sv" "Dm" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3by3 Datapath:dut\|Decoder3by3:dc " "Elaborating entity \"Decoder3by3\" for hierarchy \"Datapath:dut\|Decoder3by3:dc\"" {  } { { "Datapath.sv" "dc" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB Datapath:dut\|MEM_WB:pipReg4 " "Elaborating entity \"MEM_WB\" for hierarchy \"Datapath:dut\|MEM_WB:pipReg4\"" {  } { { "Datapath.sv" "pipReg4" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/processor - completed - Submit - LS correction/Datapath.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703949650477 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LC3_Processor 24 " "Ignored 24 assignments for entity \"LC3_Processor\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LC3_Processor -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LC3_Processor -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LC3_Processor -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1703949650708 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1703949650708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703949650731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 20:50:50 2023 " "Processing ended: Sat Dec 30 20:50:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703949650731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703949650731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703949650731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1703949650731 ""}
