<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>XCoreInstrInfo.h source code [llvm/llvm/lib/Target/XCore/XCoreInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::XCoreInstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/XCore/XCoreInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>XCore</a>/<a href='XCoreInstrInfo.h.html'>XCoreInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- XCoreInstrInfo.h - XCore Instruction Information --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the XCore implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_XCORE_XCOREINSTRINFO_H">LLVM_LIB_TARGET_XCORE_XCOREINSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_XCORE_XCOREINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_XCORE_XCOREINSTRINFO_H">LLVM_LIB_TARGET_XCORE_XCOREINSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="XCoreRegisterInfo.h.html">"XCoreRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="20">20</th><td><u>#include <span class='error' title="&apos;XCoreGenInstrInfo.inc&apos; file not found">"XCoreGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <dfn class="type def" id="llvm::XCoreInstrInfo" title='llvm::XCoreInstrInfo' data-ref="llvm::XCoreInstrInfo">XCoreInstrInfo</dfn> : <b>public</b> XCoreGenInstrInfo {</td></tr>
<tr><th id="25">25</th><td>  <em>const</em> <a class="type" href="XCoreRegisterInfo.h.html#llvm::XCoreRegisterInfo" title='llvm::XCoreRegisterInfo' data-ref="llvm::XCoreRegisterInfo">XCoreRegisterInfo</a> <dfn class="decl" id="llvm::XCoreInstrInfo::RI" title='llvm::XCoreInstrInfo::RI' data-ref="llvm::XCoreInstrInfo::RI">RI</dfn>;</td></tr>
<tr><th id="26">26</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm14XCoreInstrInfo6anchorEv" title='llvm::XCoreInstrInfo::anchor' data-ref="_ZN4llvm14XCoreInstrInfo6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="27">27</th><td><b>public</b>:</td></tr>
<tr><th id="28">28</th><td>  <dfn class="decl" id="_ZN4llvm14XCoreInstrInfoC1Ev" title='llvm::XCoreInstrInfo::XCoreInstrInfo' data-ref="_ZN4llvm14XCoreInstrInfoC1Ev">XCoreInstrInfo</dfn>();</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td>  <i class="doc">/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="31">31</th><td><i class="doc">  /// such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="32">32</th><td><i class="doc">  /// always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="33">33</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="34">34</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm14XCoreInstrInfo15getRegisterInfoEv" title='llvm::XCoreInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm14XCoreInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> RI; }</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <i class="doc">/// isLoadFromStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">  /// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  /// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">  /// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">  /// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="41">41</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::XCoreInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm14XCoreInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1MI">MI</dfn>,</td></tr>
<tr><th id="42">42</th><td>                               <em>int</em> &amp;<dfn class="local col2 decl" id="2FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="2FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i class="doc">/// isStoreToStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">  /// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">  /// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="49">49</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::XCoreInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm14XCoreInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>,</td></tr>
<tr><th id="50">50</th><td>                              <em>int</em> &amp;<dfn class="local col4 decl" id="4FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="4FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::XCoreInstrInfo::analyzeBranch' data-ref="_ZNK4llvm14XCoreInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="6TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="6TBB">TBB</dfn>,</td></tr>
<tr><th id="53">53</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="7FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="7FBB">FBB</dfn>,</td></tr>
<tr><th id="54">54</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="8Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="8Cond">Cond</dfn>,</td></tr>
<tr><th id="55">55</th><td>                     <em>bool</em> <dfn class="local col9 decl" id="9AllowModify" title='AllowModify' data-type='bool' data-ref="9AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::XCoreInstrInfo::insertBranch' data-ref="_ZNK4llvm14XCoreInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="10MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="10MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="11TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="11TBB">TBB</dfn>,</td></tr>
<tr><th id="58">58</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="12FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="12FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col3 decl" id="13Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="13Cond">Cond</dfn>,</td></tr>
<tr><th id="59">59</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="14DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="14DL">DL</dfn>,</td></tr>
<tr><th id="60">60</th><td>                        <em>int</em> *<dfn class="local col5 decl" id="15BytesAdded" title='BytesAdded' data-type='int *' data-ref="15BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::XCoreInstrInfo::removeBranch' data-ref="_ZNK4llvm14XCoreInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="16MBB">MBB</dfn>,</td></tr>
<tr><th id="63">63</th><td>                        <em>int</em> *<dfn class="local col7 decl" id="17BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="17BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::XCoreInstrInfo::copyPhysReg' data-ref="_ZNK4llvm14XCoreInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="18MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="18MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19I" title='I' data-type='MachineBasicBlock::iterator' data-ref="19I">I</dfn>,</td></tr>
<tr><th id="66">66</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="20DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="20DL">DL</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21DestReg" title='DestReg' data-type='unsigned int' data-ref="21DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22SrcReg" title='SrcReg' data-type='unsigned int' data-ref="22SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="67">67</th><td>                   <em>bool</em> <dfn class="local col3 decl" id="23KillSrc" title='KillSrc' data-type='bool' data-ref="23KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste14670952" title='llvm::XCoreInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm14XCoreInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste14670952">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="24MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="24MBB">MBB</dfn>,</td></tr>
<tr><th id="70">70</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="25MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="25MI">MI</dfn>,</td></tr>
<tr><th id="71">71</th><td>                           <em>unsigned</em> <dfn class="local col6 decl" id="26SrcReg" title='SrcReg' data-type='unsigned int' data-ref="26SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="27isKill" title='isKill' data-type='bool' data-ref="27isKill">isKill</dfn>, <em>int</em> <dfn class="local col8 decl" id="28FrameIndex" title='FrameIndex' data-type='int' data-ref="28FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="72">72</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="29RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="29RC">RC</dfn>,</td></tr>
<tr><th id="73">73</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="30TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="30TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste5029291" title='llvm::XCoreInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm14XCoreInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste5029291">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="31MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="31MBB">MBB</dfn>,</td></tr>
<tr><th id="76">76</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="32MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="32MI">MI</dfn>,</td></tr>
<tr><th id="77">77</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="33DestReg" title='DestReg' data-type='unsigned int' data-ref="33DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col4 decl" id="34FrameIndex" title='FrameIndex' data-type='int' data-ref="34FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="78">78</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="35RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="35RC">RC</dfn>,</td></tr>
<tr><th id="79">79</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="36TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="36TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::XCoreInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm14XCoreInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="82">82</th><td>                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="37Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="37Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i>// Emit code before MBBI to load immediate value into physical register Reg.</i></td></tr>
<tr><th id="85">85</th><td><i>  // Returns an iterator to the new instruction.</i></td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" title='llvm::XCoreInstrInfo::loadImmediate' data-ref="_ZNK4llvm14XCoreInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm">loadImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38MBB">MBB</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="39MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="39MI">MI</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                            <em>unsigned</em> <dfn class="local col0 decl" id="40Reg" title='Reg' data-type='unsigned int' data-ref="40Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="41Value" title='Value' data-type='uint64_t' data-ref="41Value">Value</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td>};</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="94">94</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='XCoreAsmPrinter.cpp.html'>llvm/llvm/lib/Target/XCore/XCoreAsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
