
# RISC-V 
Simple and non optimized implementation of a RISC-V processor. This RISC-V pipeline is based on the DLX architecture.

Implementation: RISC-V32I

## Current state:
* CPU        : Done
* CPU Bypass : Done 
* CPU Stall  : In progress 
* CPU Stomp  : Done
* Caches     : TODO

In progress : Testing the CPU

## Schema
![Basic DLX schema](https://raw.githubusercontent.com/Oxmose/RISC-V/master/RISCV.png)
