FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"MTCA_MIMIC_TRIG2_MZ";
2"MTCA_MIMIC_TRIG1_MZ";
3"GT_MZ";
4"GND\G";
5"MTCA_MIMIC_DATA_RDY";
6"SYNC_MZ";
7"MTCA_MIMIC_TRIG2";
8"MTCA_MIMIC_TRIG1";
9"SYNC";
10"V3P3\G";
11"GND\G";
12"SYNC24_MZ";
13"GT";
14"SYNC24";
15"SMELLIE_PULSE";
16"TELLIE_DELAY";
17"FPGA_DONE";
18"CARRIER_SRST#";
19"JX1_SE_0";
20"PWR_EN";
21"UN$1$LEDL$I102$A";
22"MZ_HAPPY";
23"JX2_SE_1";
24"VCC\G";
25"V3P3\G";
26"V3P3\G";
27"VCC\G";
28"GPIO2";
29"I2C_SCL";
30"GPIO0";
31"PWR_GOOD";
32"GENERIC_DELAY_OUT";
33"CAEN_DATA_RDY";
34"JX2_SE_0";
35"I2C_SDA";
36"EXT_TRIG<1>";
37"JX2_GUIDE_PIN2";
38"JX2_GUIDE_PIN1";
39"CLK100_IN";
40"RESET_CLK";
41"GPIO1";
42"VCCIO_EN_O";
43"GPIO3";
44"CLOCKS_DATA_RDY";
45"GENERIC_PULSE";
46"GPIO4";
47"INIT#";
48"BCKP_CLK_IN_USE";
49"JX1_GUIDE_PIN1";
50"V3P3\G";
51"SPKR";
52"JTAG_TDI";
53"JX1_GUIDE_PIN2";
54"EXT_TRIG<12>";
55"EXT_TRIG<13>";
56"EXT_TRIG<14>";
57"EXT_TRIG<11>";
58"EXT_TRIG<8>";
59"EXT_TRIG<9>";
60"EXT_TRIG<10>";
61"VCC\G";
62"LE<2>";
63"TELLIE_PRE_DELAY";
64"SMELLIE_PRE_DELAY";
65"GENERIC_DELAY_IN";
66"LE<0>";
67"VCC\G";
68"LE<1>";
69"TUBII_RT_OUT";
70"SCALER<6>";
71"CNTRL_REG_CHK";
72"SCALER<5>";
73"GPIO5";
74"JTAG_TCK";
75"JTAG_TDO";
76"VBAT";
77"JX1_SE_1";
78"JTAG_TMS";
79"V3P3\G";
80"SMELLIE_DELAY";
81"EXT_TRIG<15>";
82"V3P3\G";
83"TELLIE_PULSE";
84"CLK";
85"DATA";
86"SCALER<4>";
87"READ_CNTRL_REG_BIT";
88"CNTRL_RDY";
89"VCC\G";
90"EXT_TRIG<7>";
91"EXT_TRIG<6>";
92"EXT_TRIG<4>";
93"EXT_TRIG<3>";
94"EXT_TRIG<2>";
95"GND\G";
96"EXT_TRIG<0>";
97"EXT_TRIG<5>";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"49;
"100"
$PN"100"0;
"96"
$PN"96"4;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"4;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"50;
"76"
$PN"76"0;
"78"
$PN"78"50;
"74"
$PN"74"0;
"72"
$PN"72"4;
"70"
$PN"70"0;
"66"
$PN"66"4;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"67;
"58"
$PN"58"67;
"56"
$PN"56"0;
"52"
$PN"52"4;
"50"
$PN"50"16;
"54"
$PN"54"80;
"48"
$PN"48"15;
"46"
$PN"46"4;
"42"
$PN"42"51;
"40"
$PN"40"4;
"44"
$PN"44"83;
"38"
$PN"38"84;
"36"
$PN"36"85;
"34"
$PN"34"4;
"32"
$PN"32"5;
"30"
$PN"30"2;
"28"
$PN"28"4;
"26"
$PN"26"1;
"24"
$PN"24"3;
"22"
$PN"22"4;
"20"
$PN"20"6;
"18"
$PN"18"12;
"16"
$PN"16"4;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"77;
"8"
$PN"8"17;
"6"
$PN"6"18;
"4"
$PN"4"52;
"2"
$PN"2"78;
"101"
$PN"101"53;
"99"
$PN"99"0;
"95"
$PN"95"4;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"4;
"87"
$PN"87"0;
"83"
$PN"83"81;
"81"
$PN"81"54;
"79"
$PN"79"82;
"75"
$PN"75"55;
"77"
$PN"77"4;
"73"
$PN"73"56;
"71"
$PN"71"4;
"69"
$PN"69"57;
"65"
$PN"65"4;
"67"
$PN"67"58;
"63"
$PN"63"59;
"61"
$PN"61"60;
"59"
$PN"59"61;
"57"
$PN"57"61;
"55"
$PN"55"62;
"51"
$PN"51"4;
"49"
$PN"49"66;
"53"
$PN"53"68;
"47"
$PN"47"0;
"45"
$PN"45"4;
"41"
$PN"41"0;
"39"
$PN"39"4;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"4;
"31"
$PN"31"65;
"29"
$PN"29"0;
"27"
$PN"27"4;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"4;
"19"
$PN"19"63;
"15"
$PN"15"4;
"17"
$PN"17"64;
"13"
$PN"13"0;
"9"
$PN"9"19;
"11"
$PN"11"0;
"5"
$PN"5"20;
"7"
$PN"7"76;
"3"
$PN"3"75;
"1"
$PN"1"74;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"85;
%"OUTPORT"
"1","(700,3175)","2","standard","I100";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"72;
%"OUTPORT"
"1","(700,2975)","2","standard","I101";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"88;
%"LED_L"
"1","(525,3475)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"
$PN"2"21;
"B\NAC"
$PN"1"95;
%"RSMD0805"
"1","(750,3475)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"22;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"10;
"GND"
$PN"7"11;
"Y6"
$PN"12"0;
"Y5"
$PN"10"1;
"Y4"
$PN"8"2;
"Y3"
$PN"6"3;
"Y2"
$PN"4"6;
"Y1"
$PN"2"12;
"A6"
$PN"13"7;
"A5"
$PN"11"7;
"A4"
$PN"9"8;
"A3"
$PN"5"13;
"A2"
$PN"3"9;
"A1"
$PN"1"14;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"12;
"B<0>"
$PN"2"79;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"79;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"3;
"B<0>"
$PN"2"79;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"79;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"79;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"10;
"A<0>"
$PN"1"11;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"51;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"80;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"38;
"100"
$PN"100"0;
"96"
$PN"96"95;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"95;
"88"
$PN"88"0;
"84"
$PN"84"96;
"82"
$PN"82"36;
"80"
$PN"80"25;
"76"
$PN"76"94;
"78"
$PN"78"25;
"74"
$PN"74"93;
"72"
$PN"72"95;
"70"
$PN"70"92;
"66"
$PN"66"95;
"68"
$PN"68"97;
"64"
$PN"64"91;
"62"
$PN"62"90;
"60"
$PN"60"89;
"58"
$PN"58"89;
"56"
$PN"56"0;
"52"
$PN"52"95;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"95;
"42"
$PN"42"0;
"40"
$PN"40"95;
"44"
$PN"44"0;
"38"
$PN"38"88;
"36"
$PN"36"87;
"34"
$PN"34"95;
"32"
$PN"32"71;
"30"
$PN"30"72;
"28"
$PN"28"95;
"26"
$PN"26"70;
"24"
$PN"24"86;
"22"
$PN"22"95;
"20"
$PN"20"69;
"18"
$PN"18"22;
"16"
$PN"16"95;
"14"
$PN"14"23;
"12"
$PN"12"24;
"10"
$PN"10"42;
"8"
$PN"8"73;
"6"
$PN"6"43;
"4"
$PN"4"41;
"2"
$PN"2"35;
"101"
$PN"101"37;
"99"
$PN"99"0;
"95"
$PN"95"95;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"95;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"26;
"75"
$PN"75"0;
"77"
$PN"77"95;
"73"
$PN"73"0;
"71"
$PN"71"95;
"69"
$PN"69"0;
"65"
$PN"65"95;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"27;
"57"
$PN"57"27;
"55"
$PN"55"0;
"51"
$PN"51"95;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"40;
"45"
$PN"45"95;
"41"
$PN"41"39;
"39"
$PN"39"95;
"43"
$PN"43"48;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"95;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"95;
"25"
$PN"25"44;
"23"
$PN"23"32;
"21"
$PN"21"95;
"19"
$PN"19"45;
"15"
$PN"15"95;
"17"
$PN"17"33;
"13"
$PN"13"34;
"9"
$PN"9"47;
"11"
$PN"11"31;
"5"
$PN"5"28;
"7"
$PN"7"46;
"3"
$PN"3"30;
"1"
$PN"1"29;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"63;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"65;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"59;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"58;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"57;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"56;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"55;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"54;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"69;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"90;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"91;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"97;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"92;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"93;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"94;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"36;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"96;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"39;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"45;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"44;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"62;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"68;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"66;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"40;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"86;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"70;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"87;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"84;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"83;
%"INPORT"
"1","(700,3125)","0","standard","I99";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"71;
END.
