$date
	Sun Dec 30 19:02:06 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var wire 32 ! res_tb [31:0] $end
$var wire 1 " zero_tb $end
$var reg 4 # alucont_tb [3:0] $end
$var reg 1 $ clk_tb $end
$var reg 32 % expected_data [31:0] $end
$var reg 32 & rd1_tb [31:0] $end
$var reg 32 ' rd2_tb [31:0] $end
$var reg 32 ( test_data_1 [31:0] $end
$var reg 32 ) test_data_2 [31:0] $end
$scope module UUT $end
$var wire 4 * alucont [3:0] $end
$var wire 32 + rd1 [31:0] $end
$var wire 32 , rd2 [31:0] $end
$var wire 1 " zero $end
$var reg 32 - res [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011001101100011011111010110011 -
b11110100011011100110100111101 ,
b111011001000111111000101110110 +
b10 *
b11110100011011100110100111101 )
b111011001000111111000101110110 (
b11110100011011100110100111101 '
b111011001000111111000101110110 &
b11000000010100000000001010000000 %
x$
b10 #
1"
b1011001101100011011111010110011 !
$end
