Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Sat Apr 18 18:10:52 2015
| Host         : com1548.eecs.utk.edu running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   479 |
| Minimum Number of register sites lost to control set restrictions |   661 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1420 |          447 |
| No           | No                    | Yes                    |             128 |           49 |
| No           | Yes                   | No                     |            1559 |          509 |
| Yes          | No                    | No                     |            6941 |         1714 |
| Yes          | No                    | Yes                    |             171 |           38 |
| Yes          | Yes                   | No                     |             352 |          111 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                    Enable Signal                                                                                   |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/bscan_inst/UPDATE |                                                                                                                                                                                    | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                |                                                                                                                                                                                     |                1 |              1 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                          |                1 |              1 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                            |                1 |              1 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  | fft/U0/i_synth/axi_wrapper/O6[0]                                                                                                                                                    |                1 |              1 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_2[15]_i_1                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  clk_debug/U0/clk_out1          | vio/inst/DECODER_INST/committ_int                                                                                                                                                  | vio/inst/DECODER_INST/clear                                                                                                                                                         |                1 |              2 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/i_nfft_rst                                                                                                                                               |                1 |              3 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                 |                2 |              3 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                1 |              3 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                2 |              4 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                             |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/p_1_in                                                                                                                                                  | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/O2                                                                                                     |                2 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_FSM_onehot_s_curr[17]_i_2                                                                                                                                       | disp_draw_inst/n_0_FSM_onehot_s_curr[17]_i_1                                                                                                                                        |                2 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_FSM_onehot_s_curr[17]_i_2                                                                                                                                       | disp_draw_inst/n_0_FSM_onehot_s_curr[16]_i_1                                                                                                                                        |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_FSM_onehot_s_curr[17]_i_2                                                                                                                                       | disp_draw_inst/n_0_FSM_onehot_s_curr[15]_i_1                                                                                                                                        |                3 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                        |                3 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line4_for_rfd/O5                                                                                         |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                       |                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                       |                                                                                                                                                                                     |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/I10[0]                                                                                                                                                    |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/O6[0]                                                                                                                             |                                                                                                                                                                                     |                2 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                    |                1 |              4 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_FSM_onehot_s_curr[17]_i_2                                                                                                                                       | disp_draw_inst/n_0_FSM_onehot_s_curr[14]_i_1                                                                                                                                        |                2 |              5 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | vio/inst/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                                            |                3 |              5 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/E[0]                                                                                                                               | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                2 |              5 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                |                2 |              5 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                               |                1 |              6 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                        |                3 |              6 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                        |                                                                                                                                                                                     |                1 |              6 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                               |                2 |              6 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | vio/inst/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                                                            |                3 |              6 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                2 |              6 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                               |                5 |              7 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we5_out                                                                                                                                     |                2 |              7 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                             |                3 |              7 |
|  xlnx_opt__1                    | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ce_pedelay                                                                           | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we5_out                                                                                                                                     |                3 |              7 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[21][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[20][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[18][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[1][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[19][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[26][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[22][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[23][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[24][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[25][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[54][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[17][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[16][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[15][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[14][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[13][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                3 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[12][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[11][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[10][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[0][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/O1                                                                                             |                                                                                                                                                                                     |                4 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[61][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[4][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[50][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                4 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[51][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[52][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[53][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[55][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[56][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[57][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[58][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[59][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[5][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[60][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[27][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[62][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                3 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[63][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[6][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[7][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[8][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[9][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_counter2[7]_i_2                                                                                                                                                 | disp_draw_inst/n_0_counter2[7]_i_1                                                                                                                                                  |                3 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_counter[7]_i_2                                                                                                                                                  | disp_draw_inst/n_0_counter[7]_i_1                                                                                                                                                   |                3 |              8 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              8 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[49][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[28][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[29][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[2][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[30][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[31][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[32][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[33][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[34][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[35][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                3 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[36][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[37][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[38][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[39][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[3][7]_i_1                                                                                                                                         |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[40][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[41][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[42][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[43][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                3 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[44][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                3 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[45][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[46][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[47][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                1 |              8 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_barHeightsWrk[48][7]_i_1                                                                                                                                        |                                                                                                                                                                                     |                2 |              8 |
|  xlnx_opt__1                    | fft_fsm/n_0_ram2_addra_s[9]_i_1                                                                                                                                                    | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/O1                                                                                                                       |                4 |             10 |
|  xlnx_opt__1                    | fft_fsm/p_1_in                                                                                                                                                                     | fft_fsm/s_axis_config_tdata0                                                                                                                                                        |                3 |             10 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_addr[9]_i_2                                                                                                                                                     | disp_draw_inst/n_0_addr[9]_i_1                                                                                                                                                      |                4 |             10 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                      | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                3 |             10 |
|  xlnx_opt__1                    | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/O1                                                                                   | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we_or_loading                                                                                                                               |                4 |             11 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    |                                                                                                                                                                                     |                8 |             11 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/O1                                                                                                                       |               10 |             12 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/n_2049_symbols_out_remaining[0]_i_1                                                                                                                     | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                3 |             12 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | disp_draw_inst/avg_inst/n_0_average[11]_i_1                                                                                                                                         |                5 |             12 |
|  xlnx_opt__1                    | fft_fsm/n_0_clk_counter[12]_i_1                                                                                                                                                    | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/O1                                                                                                                       |                4 |             13 |
|  xlnx_opt__1                    | fft_fsm/p_0_out                                                                                                                                                                    | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/O1                                                                                                                       |                3 |             13 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |                4 |             14 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                   |                                                                                                                                                                                     |                3 |             14 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[13]_i_1                                                                                                             |                                                                                                                                                                                     |                5 |             14 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/xk_index_counter_ce                                                                                                                                     | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we5_out                                                                                                                                     |                4 |             14 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/sel                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O1                                                                                             |                4 |             14 |
|  xlnx_opt__1                    | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/xn_index_counter_ce                                                                     | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we5_out                                                                                                                                     |                4 |             14 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]                                                                                                         |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                  |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[0]                                                                                                        |                6 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/current_state[0]                                                                                                        |                6 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                         |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                         |                6 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state[0]                                                                                                        |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                         |                5 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state[0]                                                                                                        |                4 |             15 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                    |                                                                                                                                                                                     |                5 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                           |                                                                                                                                                                                     |               10 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                               |                                                                                                                                                                                     |                8 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                           |                                                                                                                                                                                     |               12 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                           |                                                                                                                                                                                     |               11 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[9][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[0][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                6 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                              |                                                                                                                                                                                     |               10 |             16 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                     | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                2 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                     |                4 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                     |                2 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                           |                                                                                                                                                                                     |               10 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                             |                                                                                                                                                                                     |                9 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                             |                                                                                                                                                                                     |                8 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                            |                                                                                                                                                                                     |                3 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                            |                                                                                                                                                                                     |                7 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                       |                                                                                                                                                                                     |                2 |             16 |
|  clk_debug/U0/clk_out1          | vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                        | vio/inst/DECODER_INST/clear                                                                                                                                                         |                3 |             16 |
|  clk_debug/U0/clk_out1          | vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                    |                                                                                                                                                                                     |                4 |             16 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                   |                                                                                                                                                                                     |                4 |             16 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                  |                6 |             16 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[21][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[14][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[15][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[16][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[17][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[18][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[19][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[1][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                8 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[20][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[13][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                7 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[22][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[23][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[24][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[25][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[58][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[57][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[56][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[55][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[12][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[11][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                8 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[10][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_imagVal[15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[9][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[8][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[7][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[6][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[63][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[62][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[60][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[5][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[59][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[58][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[57][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[38][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[30][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[31][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[32][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[33][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[34][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[35][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[36][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[37][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[2][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[39][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[3][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[40][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[41][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[42][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[43][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[44][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[61][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[29][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[28][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[27][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[26][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[45][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[46][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[47][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[48][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[49][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[4][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[50][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[51][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[52][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[53][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[54][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[23][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[16][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[17][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[18][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[19][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[1][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                7 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[20][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[21][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[22][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[15][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[24][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[25][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[26][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[27][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[28][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[29][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[2][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[56][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[14][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[13][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[12][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[11][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[10][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[0][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[59][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[5][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[60][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[61][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[62][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[63][15]_i_1                                                                                                                                               |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[6][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[8][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_avgIn[7][15]_i_1                                                                                                                                                |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[49][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[41][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[42][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[43][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[44][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[45][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[46][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[47][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[48][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[30][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[4][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[50][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[51][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[52][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[53][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[54][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[55][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[40][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[31][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[32][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[33][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                5 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[34][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[35][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                4 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[36][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[37][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                3 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[38][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[39][15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_tmp[3][15]_i_1                                                                                                                                                  |                                                                                                                                                                                     |                2 |             16 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             17 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                3 |             18 |
|  clk_debug/U0/clk_out2          |                                                                                                                                                                                    | pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached                                                                                                                 |                5 |             18 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             18 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                6 |             18 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                4 |             18 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_realVal[15]_i_1                                                                                                                                                 |                                                                                                                                                                                     |                6 |             22 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                     |                3 |             24 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 |                                                                                                                                                                                     |                3 |             24 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                5 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                9 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                9 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                9 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |               13 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |               12 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |               10 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                5 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                5 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                5 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |               10 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |               10 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                9 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |               11 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                6 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |               13 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                9 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |               12 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                7 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                8 |             25 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                             |                                                                                                                                                                                     |                9 |             25 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                4 |             28 |
|  clk_debug/U0/clk_out1          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                8 |             28 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                       |                                                                                                                                                                                     |                4 |             32 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                                            | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                8 |             32 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/O1[0]                                                                                           | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                9 |             32 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |               14 |             32 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                    |                                                                                                                                                                                     |                5 |             33 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                8 |             33 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |                8 |             33 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |               18 |             33 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |               12 |             49 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                    |               17 |             51 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                       |               15 |             70 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                              |                                                                                                                                                                                     |               16 |             73 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |               59 |             81 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                             |               47 |             98 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                       |                                                                                                                                                                                     |               22 |            103 |
|  xlnx_opt__1                    | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_rd_en_process/i_sw_en                                                                          |                                                                                                                                                                                     |               40 |            128 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                     |               27 |            135 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                         |                                                                                                                                                                                     |               48 |            158 |
|  xlnx_opt__1                    |                                                                                                                                                                                    |                                                                                                                                                                                     |               93 |            307 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    |                                                                                                                                                                                     |              365 |           1226 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  |                                                                                                                                                                                     |              617 |           3104 |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


