// Seed: 1878896360
module module_0 (
    output supply0 id_0,
    output id_1
);
  assign id_0[1] = id_2;
  assign id_2 = id_2;
  assign id_1[1] = id_2;
  logic id_3;
endmodule
