Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  1 17:34:30 2019
| Host         : BJRR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file seven_seg_manager_control_sets_placed.rpt
| Design       : seven_seg_manager
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           26 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+----------------------+------------------+----------------+
|               Clock Signal               | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+----------------------+------------------+----------------+
|  nolabel_line39/CLK                      |               | N_eo[6]_i_1_n_0      |                3 |              7 |
|  nolabel_line39/CLK                      |               | N_sn[6]_i_1_n_0      |                2 |              7 |
|  nolabel_line64/decena_reg[3]_i_2_n_0    |               |                      |                2 |              8 |
|  nolabel_line65/decena_reg[3]_i_2__0_n_0 |               |                      |                3 |              8 |
|  clk_IBUF_BUFG                           |               | p_0_in               |                5 |             11 |
|  clk_IBUF_BUFG                           |               |                      |                6 |             14 |
|  clk_IBUF_BUFG                           |               | nolabel_line39/clear |                8 |             32 |
|  clk_IBUF_BUFG                           |               | contador[0]_i_1_n_0  |                8 |             32 |
+------------------------------------------+---------------+----------------------+------------------+----------------+


