`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan  6 2021 14:47:52 KST (Jan  6 2021 05:47:52 UTC)

module fix2float_Add2i1s32_4_3(in1, out1);
  input [31:0] in1;
  output [31:0] out1;
  wire [31:0] in1;
  wire [31:0] out1;
  wire inc_add_21_2_n_0, inc_add_21_2_n_1, inc_add_21_2_n_2,
       inc_add_21_2_n_3, inc_add_21_2_n_4, inc_add_21_2_n_5,
       inc_add_21_2_n_6, inc_add_21_2_n_7;
  wire inc_add_21_2_n_8, inc_add_21_2_n_9, inc_add_21_2_n_10,
       inc_add_21_2_n_11, inc_add_21_2_n_13, inc_add_21_2_n_14,
       inc_add_21_2_n_15, inc_add_21_2_n_16;
  wire inc_add_21_2_n_17, inc_add_21_2_n_18, inc_add_21_2_n_19,
       inc_add_21_2_n_20, inc_add_21_2_n_21, inc_add_21_2_n_22,
       inc_add_21_2_n_23, inc_add_21_2_n_24;
  wire inc_add_21_2_n_25, inc_add_21_2_n_27, inc_add_21_2_n_28,
       inc_add_21_2_n_29, inc_add_21_2_n_30, inc_add_21_2_n_31,
       inc_add_21_2_n_32, inc_add_21_2_n_34;
  wire inc_add_21_2_n_35, inc_add_21_2_n_36, inc_add_21_2_n_37,
       inc_add_21_2_n_38, inc_add_21_2_n_39, inc_add_21_2_n_40,
       inc_add_21_2_n_41, inc_add_21_2_n_42;
  wire inc_add_21_2_n_43, inc_add_21_2_n_44, inc_add_21_2_n_45,
       inc_add_21_2_n_46, inc_add_21_2_n_47, inc_add_21_2_n_51,
       inc_add_21_2_n_52, inc_add_21_2_n_53;
  wire inc_add_21_2_n_54, inc_add_21_2_n_55, inc_add_21_2_n_56,
       inc_add_21_2_n_57, inc_add_21_2_n_58, inc_add_21_2_n_59;
  INVX1 g4(.A (in1[0]), .Y (out1[0]));
  XNOR2X1 inc_add_21_2_g365(.A (in1[17]), .B (inc_add_21_2_n_58), .Y
       (out1[17]));
  XNOR2X1 inc_add_21_2_g366(.A (in1[9]), .B (inc_add_21_2_n_41), .Y
       (out1[9]));
  XNOR2X1 inc_add_21_2_g367(.A (in1[5]), .B (inc_add_21_2_n_30), .Y
       (out1[5]));
  XNOR2X1 inc_add_21_2_g368(.A (in1[21]), .B (inc_add_21_2_n_54), .Y
       (out1[21]));
  XNOR2X1 inc_add_21_2_g369(.A (in1[19]), .B (inc_add_21_2_n_42), .Y
       (out1[19]));
  XNOR2X1 inc_add_21_2_g370(.A (in1[23]), .B (inc_add_21_2_n_45), .Y
       (out1[23]));
  XNOR2X1 inc_add_21_2_g371(.A (in1[29]), .B (inc_add_21_2_n_47), .Y
       (out1[29]));
  XNOR2X1 inc_add_21_2_g372(.A (in1[27]), .B (inc_add_21_2_n_46), .Y
       (out1[27]));
  XNOR2X1 inc_add_21_2_g373(.A (in1[25]), .B (inc_add_21_2_n_53), .Y
       (out1[25]));
  XNOR2X1 inc_add_21_2_g374(.A (in1[26]), .B (inc_add_21_2_n_59), .Y
       (out1[26]));
  XNOR2X1 inc_add_21_2_g375(.A (in1[24]), .B (inc_add_21_2_n_57), .Y
       (out1[24]));
  XNOR2X1 inc_add_21_2_g376(.A (in1[22]), .B (inc_add_21_2_n_43), .Y
       (out1[22]));
  XNOR2X1 inc_add_21_2_g377(.A (in1[28]), .B (inc_add_21_2_n_52), .Y
       (out1[28]));
  XNOR2X1 inc_add_21_2_g378(.A (in1[20]), .B (inc_add_21_2_n_56), .Y
       (out1[20]));
  XNOR2X1 inc_add_21_2_g379(.A (in1[31]), .B (inc_add_21_2_n_55), .Y
       (out1[31]));
  XNOR2X1 inc_add_21_2_g380(.A (in1[18]), .B (inc_add_21_2_n_51), .Y
       (out1[18]));
  XOR2XL inc_add_21_2_g381(.A (in1[30]), .B (inc_add_21_2_n_44), .Y
       (out1[30]));
  XNOR2X1 inc_add_21_2_g382(.A (in1[3]), .B (inc_add_21_2_n_25), .Y
       (out1[3]));
  XNOR2X1 inc_add_21_2_g383(.A (in1[13]), .B (inc_add_21_2_n_35), .Y
       (out1[13]));
  XNOR2X1 inc_add_21_2_g384(.A (in1[11]), .B (inc_add_21_2_n_34), .Y
       (out1[11]));
  XNOR2X1 inc_add_21_2_g385(.A (in1[15]), .B (inc_add_21_2_n_32), .Y
       (out1[15]));
  XNOR2X1 inc_add_21_2_g386(.A (in1[16]), .B (inc_add_21_2_n_36), .Y
       (out1[16]));
  XNOR2X1 inc_add_21_2_g387(.A (in1[14]), .B (inc_add_21_2_n_38), .Y
       (out1[14]));
  XNOR2X1 inc_add_21_2_g388(.A (in1[12]), .B (inc_add_21_2_n_39), .Y
       (out1[12]));
  XOR2XL inc_add_21_2_g389(.A (in1[10]), .B (inc_add_21_2_n_40), .Y
       (out1[10]));
  NAND3BXL inc_add_21_2_g390(.AN (inc_add_21_2_n_10), .B
       (inc_add_21_2_n_37), .C (inc_add_21_2_n_20), .Y
       (inc_add_21_2_n_59));
  NAND2XL inc_add_21_2_g391(.A (in1[16]), .B (inc_add_21_2_n_37), .Y
       (inc_add_21_2_n_58));
  NAND2XL inc_add_21_2_g392(.A (inc_add_21_2_n_20), .B
       (inc_add_21_2_n_37), .Y (inc_add_21_2_n_57));
  NAND2XL inc_add_21_2_g393(.A (inc_add_21_2_n_15), .B
       (inc_add_21_2_n_37), .Y (inc_add_21_2_n_56));
  NAND2XL inc_add_21_2_g394(.A (inc_add_21_2_n_22), .B
       (inc_add_21_2_n_37), .Y (inc_add_21_2_n_55));
  NAND3BXL inc_add_21_2_g395(.AN (inc_add_21_2_n_16), .B
       (inc_add_21_2_n_37), .C (in1[20]), .Y (inc_add_21_2_n_54));
  NAND3BXL inc_add_21_2_g396(.AN (inc_add_21_2_n_21), .B
       (inc_add_21_2_n_37), .C (in1[24]), .Y (inc_add_21_2_n_53));
  NAND3BXL inc_add_21_2_g397(.AN (inc_add_21_2_n_13), .B
       (inc_add_21_2_n_37), .C (inc_add_21_2_n_20), .Y
       (inc_add_21_2_n_52));
  OR2XL inc_add_21_2_g398(.A (inc_add_21_2_n_4), .B
       (inc_add_21_2_n_36), .Y (inc_add_21_2_n_51));
  XOR2XL inc_add_21_2_g399(.A (in1[6]), .B (inc_add_21_2_n_31), .Y
       (out1[6]));
  XNOR2X1 inc_add_21_2_g400(.A (in1[7]), .B (inc_add_21_2_n_27), .Y
       (out1[7]));
  XNOR2X1 inc_add_21_2_g401(.A (in1[8]), .B (inc_add_21_2_n_29), .Y
       (out1[8]));
  NAND4BX1 inc_add_21_2_g402(.AN (inc_add_21_2_n_13), .B
       (inc_add_21_2_n_37), .C (inc_add_21_2_n_20), .D (in1[28]), .Y
       (inc_add_21_2_n_47));
  NAND4BX1 inc_add_21_2_g403(.AN (inc_add_21_2_n_10), .B
       (inc_add_21_2_n_37), .C (inc_add_21_2_n_20), .D (in1[26]), .Y
       (inc_add_21_2_n_46));
  NAND4XL inc_add_21_2_g404(.A (inc_add_21_2_n_37), .B
       (inc_add_21_2_n_15), .C (in1[22]), .D (inc_add_21_2_n_8), .Y
       (inc_add_21_2_n_45));
  NOR4X1 inc_add_21_2_g405(.A (inc_add_21_2_n_36), .B
       (inc_add_21_2_n_21), .C (inc_add_21_2_n_5), .D
       (inc_add_21_2_n_13), .Y (inc_add_21_2_n_44));
  NAND3BXL inc_add_21_2_g406(.AN (inc_add_21_2_n_7), .B
       (inc_add_21_2_n_37), .C (inc_add_21_2_n_15), .Y
       (inc_add_21_2_n_43));
  NAND3BXL inc_add_21_2_g407(.AN (inc_add_21_2_n_4), .B
       (inc_add_21_2_n_37), .C (in1[18]), .Y (inc_add_21_2_n_42));
  NAND2X1 inc_add_21_2_g408(.A (in1[8]), .B (inc_add_21_2_n_28), .Y
       (inc_add_21_2_n_41));
  NOR2X1 inc_add_21_2_g409(.A (inc_add_21_2_n_11), .B
       (inc_add_21_2_n_29), .Y (inc_add_21_2_n_40));
  NAND2X1 inc_add_21_2_g410(.A (inc_add_21_2_n_18), .B
       (inc_add_21_2_n_28), .Y (inc_add_21_2_n_39));
  NAND3BXL inc_add_21_2_g411(.AN (inc_add_21_2_n_9), .B
       (inc_add_21_2_n_28), .C (inc_add_21_2_n_18), .Y
       (inc_add_21_2_n_38));
  INVX1 inc_add_21_2_g412(.A (inc_add_21_2_n_37), .Y
       (inc_add_21_2_n_36));
  NOR2X1 inc_add_21_2_g413(.A (inc_add_21_2_n_19), .B
       (inc_add_21_2_n_29), .Y (inc_add_21_2_n_37));
  NAND3X1 inc_add_21_2_g414(.A (inc_add_21_2_n_28), .B (in1[12]), .C
       (inc_add_21_2_n_18), .Y (inc_add_21_2_n_35));
  NAND3BXL inc_add_21_2_g415(.AN (inc_add_21_2_n_11), .B
       (inc_add_21_2_n_28), .C (in1[10]), .Y (inc_add_21_2_n_34));
  XNOR2X1 inc_add_21_2_g416(.A (in1[4]), .B (inc_add_21_2_n_24), .Y
       (out1[4]));
  NAND4BX1 inc_add_21_2_g417(.AN (inc_add_21_2_n_9), .B
       (inc_add_21_2_n_28), .C (inc_add_21_2_n_18), .D (in1[14]), .Y
       (inc_add_21_2_n_32));
  NOR2X1 inc_add_21_2_g418(.A (inc_add_21_2_n_3), .B
       (inc_add_21_2_n_24), .Y (inc_add_21_2_n_31));
  NAND2X1 inc_add_21_2_g419(.A (in1[4]), .B (inc_add_21_2_n_23), .Y
       (inc_add_21_2_n_30));
  INVX1 inc_add_21_2_g420(.A (inc_add_21_2_n_29), .Y
       (inc_add_21_2_n_28));
  NAND2X1 inc_add_21_2_g421(.A (inc_add_21_2_n_17), .B
       (inc_add_21_2_n_23), .Y (inc_add_21_2_n_29));
  NAND3BXL inc_add_21_2_g422(.AN (inc_add_21_2_n_3), .B
       (inc_add_21_2_n_23), .C (in1[6]), .Y (inc_add_21_2_n_27));
  XNOR2X1 inc_add_21_2_g423(.A (in1[2]), .B (inc_add_21_2_n_2), .Y
       (out1[2]));
  NAND2BX1 inc_add_21_2_g424(.AN (inc_add_21_2_n_2), .B (in1[2]), .Y
       (inc_add_21_2_n_25));
  INVX1 inc_add_21_2_g425(.A (inc_add_21_2_n_24), .Y
       (inc_add_21_2_n_23));
  OR2X1 inc_add_21_2_g426(.A (inc_add_21_2_n_0), .B (inc_add_21_2_n_2),
       .Y (inc_add_21_2_n_24));
  NOR4BX1 inc_add_21_2_g427(.AN (in1[30]), .B (inc_add_21_2_n_21), .C
       (inc_add_21_2_n_13), .D (inc_add_21_2_n_5), .Y
       (inc_add_21_2_n_22));
  INVX1 inc_add_21_2_g428(.A (inc_add_21_2_n_21), .Y
       (inc_add_21_2_n_20));
  OR2X1 inc_add_21_2_g429(.A (inc_add_21_2_n_14), .B
       (inc_add_21_2_n_16), .Y (inc_add_21_2_n_21));
  NAND4BX1 inc_add_21_2_g430(.AN (inc_add_21_2_n_9), .B
       (inc_add_21_2_n_18), .C (in1[15]), .D (in1[14]), .Y
       (inc_add_21_2_n_19));
  NOR2X1 inc_add_21_2_g431(.A (inc_add_21_2_n_1), .B
       (inc_add_21_2_n_11), .Y (inc_add_21_2_n_18));
  NOR2X1 inc_add_21_2_g432(.A (inc_add_21_2_n_6), .B
       (inc_add_21_2_n_3), .Y (inc_add_21_2_n_17));
  INVX1 inc_add_21_2_g433(.A (inc_add_21_2_n_16), .Y
       (inc_add_21_2_n_15));
  NAND3BXL inc_add_21_2_g434(.AN (inc_add_21_2_n_4), .B (in1[19]), .C
       (in1[18]), .Y (inc_add_21_2_n_16));
  NAND3X1 inc_add_21_2_g435(.A (inc_add_21_2_n_8), .B (in1[23]), .C
       (in1[22]), .Y (inc_add_21_2_n_14));
  NAND3BXL inc_add_21_2_g436(.AN (inc_add_21_2_n_10), .B (in1[27]), .C
       (in1[26]), .Y (inc_add_21_2_n_13));
  XOR2XL inc_add_21_2_g437(.A (in1[1]), .B (in1[0]), .Y (out1[1]));
  INVX1 inc_add_21_2_g438(.A (inc_add_21_2_n_7), .Y (inc_add_21_2_n_8));
  NAND2X1 inc_add_21_2_g439(.A (in1[7]), .B (in1[6]), .Y
       (inc_add_21_2_n_6));
  NAND2X1 inc_add_21_2_g440(.A (in1[9]), .B (in1[8]), .Y
       (inc_add_21_2_n_11));
  NAND2X1 inc_add_21_2_g441(.A (in1[25]), .B (in1[24]), .Y
       (inc_add_21_2_n_10));
  NAND2X1 inc_add_21_2_g442(.A (in1[13]), .B (in1[12]), .Y
       (inc_add_21_2_n_9));
  NAND2X1 inc_add_21_2_g443(.A (in1[21]), .B (in1[20]), .Y
       (inc_add_21_2_n_7));
  NAND2X1 inc_add_21_2_g444(.A (in1[11]), .B (in1[10]), .Y
       (inc_add_21_2_n_1));
  NAND2X1 inc_add_21_2_g445(.A (in1[3]), .B (in1[2]), .Y
       (inc_add_21_2_n_0));
  NAND2X1 inc_add_21_2_g446(.A (in1[29]), .B (in1[28]), .Y
       (inc_add_21_2_n_5));
  NAND2X1 inc_add_21_2_g447(.A (in1[17]), .B (in1[16]), .Y
       (inc_add_21_2_n_4));
  NAND2X1 inc_add_21_2_g448(.A (in1[5]), .B (in1[4]), .Y
       (inc_add_21_2_n_3));
  NAND2X1 inc_add_21_2_g449(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_21_2_n_2));
endmodule


