#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Wed Dec  8 16:15:13 2021
# Process ID: 69680
# Current directory: C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.runs/design_1_mul_mec_matrix_0_0_synth_1
# Command line: vivado.exe -log design_1_mul_mec_matrix_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mul_mec_matrix_0_0.tcl
# Log file: C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.runs/design_1_mul_mec_matrix_0_0_synth_1/design_1_mul_mec_matrix_0_0.vds
# Journal file: C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.runs/design_1_mul_mec_matrix_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mul_mec_matrix_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1379.422 ; gain = 543.793
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_hls_projects/extend_matrix/extend_matrix_soln/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_hls_projects/mul_mec_matrix/mul_mec_matrix/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_hls_projects/creat_mec_matrix/creat_mec_matrix/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/dev_tools/xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.cache/ip 
Command: synth_design -top design_1_mul_mec_matrix_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1764.547 ; gain = 131.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mul_mec_matrix_0_0' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_mul_mec_matrix_0_0/synth/design_1_mul_mec_matrix_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix.v:12]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L.v:10]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_udiv_32ns_32ns_32_36_1' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32ns_32_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32ns_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider' (1#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32ns_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_udiv_32ns_32ns_32_36_1' (2#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32ns_32_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_urem_32ns_32ns_32_36_1' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_urem_32ns_32ns_32_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_urem_32ns_32ns_32_36_1_divider' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_urem_32ns_32ns_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_urem_32ns_32ns_32_36_1_divider' (3#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_urem_32ns_32ns_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_urem_32ns_32ns_32_36_1' (4#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_urem_32ns_32ns_32_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_mul_32s_32s_32_1_1' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_32s_32s_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_mul_32s_32s_32_1_1' (5#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_32s_32s_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_flow_control_loop_pipe_sequential_init' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_flow_control_loop_pipe_sequential_init' (6#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L' (7#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L.v:10]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_control_s_axi' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_control_s_axi.v:325]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_control_s_axi' (8#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_write' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_fifo' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_fifo' (9#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_reg_slice' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_reg_slice' (10#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_fifo__parameterized0' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_fifo__parameterized0' (10#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_buffer' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_buffer' (11#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_fifo__parameterized1' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_fifo__parameterized1' (11#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_fifo__parameterized2' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_fifo__parameterized2' (11#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_write' (12#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_read' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_buffer__parameterized0' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_buffer__parameterized0' (12#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_reg_slice__parameterized0' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_reg_slice__parameterized0' (12#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_read' (13#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_gmem_m_axi_throttle' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi_throttle' (14#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_gmem_m_axi' (15#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_udiv_32ns_32s_32_36_seq_1' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32s_32_36_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_udiv_32ns_32s_32_36_seq_1_divseq' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32s_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_udiv_32ns_32s_32_36_seq_1_divseq' (16#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32s_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_udiv_32ns_32s_32_36_seq_1' (17#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32s_32_36_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_mul_2ns_32s_32_1_1' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_2ns_32s_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_mul_2ns_32s_32_1_1' (18#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_2ns_32s_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'mul_mec_matrix_mul_3ns_32s_32_1_1' [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_3ns_32s_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix_mul_3ns_32s_32_1_1' (19#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_3ns_32s_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_mec_matrix' (20#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mul_mec_matrix_0_0' (21#1) [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_mul_mec_matrix_0_0/synth/design_1_mul_mec_matrix_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 1854.086 ; gain = 221.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:01:04 . Memory (MB): peak = 1871.992 ; gain = 239.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:01:04 . Memory (MB): peak = 1871.992 ; gain = 239.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.473 . Memory (MB): peak = 1871.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_mul_mec_matrix_0_0/constraints/mul_mec_matrix_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.738 ; gain = 10.992
Finished Parsing XDC File [c:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_mul_mec_matrix_0_0/constraints/mul_mec_matrix_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.runs/design_1_mul_mec_matrix_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.runs/design_1_mul_mec_matrix_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2020.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.331 . Memory (MB): peak = 2025.707 ; gain = 4.969
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:24 . Memory (MB): peak = 2025.707 ; gain = 393.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:24 . Memory (MB): peak = 2025.707 ; gain = 393.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.runs/design_1_mul_mec_matrix_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:24 . Memory (MB): peak = 2025.707 ; gain = 393.102
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mul_mec_matrix_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mul_mec_matrix_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mul_mec_matrix_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mul_mec_matrix_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mul_mec_matrix_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mul_mec_matrix_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mul_mec_matrix_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mul_mec_matrix_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:27 . Memory (MB): peak = 2025.707 ; gain = 393.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 7     
	   2 Input   63 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   35 Bit       Adders := 1     
	   3 Input   35 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 66    
	   3 Input   32 Bit       Adders := 5     
	   2 Input   32 Bit       Adders := 11    
	   4 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              192 Bit    Registers := 1     
	               96 Bit    Registers := 6     
	               88 Bit    Registers := 1     
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 22    
	               62 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 4     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 210   
	               31 Bit    Registers := 62    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 159   
+---Multipliers : 
	              32x32  Multipliers := 16    
	               3x32  Multipliers := 1     
	               4x32  Multipliers := 1     
+---RAMs : 
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   88 Bit        Muxes := 1     
	  89 Input   88 Bit        Muxes := 1     
	   2 Input   84 Bit        Muxes := 1     
	   2 Input   83 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 64    
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 42    
	   3 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 66    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32s_32s_32_1_1_U3/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U3/dout is absorbed into DSP mul_32s_32s_32_1_1_U3/dout.
DSP Report: operator mul_32s_32s_32_1_1_U3/dout is absorbed into DSP mul_32s_32s_32_1_1_U3/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U3/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U3/dout is absorbed into DSP mul_32s_32s_32_1_1_U3/dout.
DSP Report: operator mul_32s_32s_32_1_1_U3/dout is absorbed into DSP mul_32s_32s_32_1_1_U3/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U3/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U3/dout is absorbed into DSP mul_32s_32s_32_1_1_U3/dout.
DSP Report: operator mul_32s_32s_32_1_1_U3/dout is absorbed into DSP mul_32s_32s_32_1_1_U3/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U3/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U3/dout is absorbed into DSP mul_32s_32s_32_1_1_U3/dout.
DSP Report: operator mul_32s_32s_32_1_1_U3/dout is absorbed into DSP mul_32s_32s_32_1_1_U3/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U4/dout, operation Mode is: A*B2.
DSP Report: register tmp2_reg_578_reg is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U4/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp2_reg_578_reg is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U4/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U4/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator mul_32s_32s_32_1_1_U4/dout is absorbed into DSP mul_32s_32s_32_1_1_U4/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U5/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U5/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U5/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: register mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U5/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator mul_32s_32s_32_1_1_U5/dout is absorbed into DSP mul_32s_32s_32_1_1_U5/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U24/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: Generating DSP mul_reg_954_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_reg_954_reg is absorbed into DSP mul_reg_954_reg.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_reg_954_reg.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_reg_954_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U24/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_32s_32s_32_1_1_U24/dout.
DSP Report: Generating DSP mul_reg_954_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_reg_954_reg is absorbed into DSP mul_reg_954_reg.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_reg_954_reg.
DSP Report: operator mul_32s_32s_32_1_1_U24/dout is absorbed into DSP mul_reg_954_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U22/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: Generating DSP mul_ln3_reg_901_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln3_reg_901_reg is absorbed into DSP mul_ln3_reg_901_reg.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_ln3_reg_901_reg.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_ln3_reg_901_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U22/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_32s_32s_32_1_1_U22/dout.
DSP Report: Generating DSP mul_ln3_reg_901_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln3_reg_901_reg is absorbed into DSP mul_ln3_reg_901_reg.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_ln3_reg_901_reg.
DSP Report: operator mul_32s_32s_32_1_1_U22/dout is absorbed into DSP mul_ln3_reg_901_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U25/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U25/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U25/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: operator mul_32s_32s_32_1_1_U25/dout is absorbed into DSP mul_32s_32s_32_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U26/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: Generating DSP mul_ln3_2_reg_965_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln3_2_reg_965_reg is absorbed into DSP mul_ln3_2_reg_965_reg.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_ln3_2_reg_965_reg.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_ln3_2_reg_965_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U26/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_32s_32s_32_1_1_U26/dout.
DSP Report: Generating DSP mul_ln3_2_reg_965_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln3_2_reg_965_reg is absorbed into DSP mul_ln3_2_reg_965_reg.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_ln3_2_reg_965_reg.
DSP Report: operator mul_32s_32s_32_1_1_U26/dout is absorbed into DSP mul_ln3_2_reg_965_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U23/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: Generating DSP mul_ln3_3_reg_906_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln3_3_reg_906_reg is absorbed into DSP mul_ln3_3_reg_906_reg.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_ln3_3_reg_906_reg.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_ln3_3_reg_906_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U23/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_32s_32s_32_1_1_U23/dout.
DSP Report: Generating DSP mul_ln3_3_reg_906_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln3_3_reg_906_reg is absorbed into DSP mul_ln3_3_reg_906_reg.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_ln3_3_reg_906_reg.
DSP Report: operator mul_32s_32s_32_1_1_U23/dout is absorbed into DSP mul_ln3_3_reg_906_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U27/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U27/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U27/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U27/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: operator mul_32s_32s_32_1_1_U27/dout is absorbed into DSP mul_32s_32s_32_1_1_U27/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U36/dout, operation Mode is: A*B2.
DSP Report: register mul8_mid2_v_reg_1035_reg is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: Generating DSP mul8_mid2_reg_1045_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul8_mid2_v_reg_1035_reg is absorbed into DSP mul8_mid2_reg_1045_reg.
DSP Report: register mul8_mid2_reg_1045_reg is absorbed into DSP mul8_mid2_reg_1045_reg.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul8_mid2_reg_1045_reg.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul8_mid2_reg_1045_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U36/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: Generating DSP mul8_mid2_reg_1045_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul8_mid2_reg_1045_reg is absorbed into DSP mul8_mid2_reg_1045_reg.
DSP Report: register mul8_mid2_reg_1045_reg is absorbed into DSP mul8_mid2_reg_1045_reg.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul8_mid2_reg_1045_reg.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul8_mid2_reg_1045_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: Generating DSP tmp8_reg_1014_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp8_reg_1014_reg is absorbed into DSP tmp8_reg_1014_reg.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP tmp8_reg_1014_reg.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP tmp8_reg_1014_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: Generating DSP tmp8_reg_1014_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp8_reg_1014_reg is absorbed into DSP tmp8_reg_1014_reg.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP tmp8_reg_1014_reg.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP tmp8_reg_1014_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul16_reg_1030_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul16_reg_1030_reg is absorbed into DSP mul16_reg_1030_reg.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul16_reg_1030_reg.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul16_reg_1030_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul16_reg_1030_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul16_reg_1030_reg is absorbed into DSP mul16_reg_1030_reg.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul16_reg_1030_reg.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul16_reg_1030_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: Generating DSP sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg is absorbed into DSP sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U38/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP mul_32s_32s_32_1_1_U38/dout.
DSP Report: Generating DSP sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg is absorbed into DSP sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg.
DSP Report: operator mul_32s_32s_32_1_1_U38/dout is absorbed into DSP sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1050_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U29/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U29/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U29/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U29/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
DSP Report: operator mul_32s_32s_32_1_1_U29/dout is absorbed into DSP mul_32s_32s_32_1_1_U29/dout.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:54 . Memory (MB): peak = 2025.707 ; gain = 393.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below)
+------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mul_mec_matrix                                        | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_mec_matrix                                        | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:02:11 . Memory (MB): peak = 2555.453 ; gain = 922.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:02:17 . Memory (MB): peak = 2613.543 ; gain = 980.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:02:25 . Memory (MB): peak = 2657.352 ; gain = 1024.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:02:31 . Memory (MB): peak = 2678.980 ; gain = 1046.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:02:31 . Memory (MB): peak = 2678.980 ; gain = 1046.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:02:32 . Memory (MB): peak = 2678.980 ; gain = 1046.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:02:32 . Memory (MB): peak = 2678.980 ; gain = 1046.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:02:33 . Memory (MB): peak = 2678.980 ; gain = 1046.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:02:33 . Memory (MB): peak = 2678.980 ; gain = 1046.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[1].dividend_tmp_reg[2][31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[10].dividend_tmp_reg[11][31] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[11].dividend_tmp_reg[12][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[12].dividend_tmp_reg[13][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[13].dividend_tmp_reg[14][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[14].dividend_tmp_reg[15][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[15].dividend_tmp_reg[16][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[16].dividend_tmp_reg[17][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[17].dividend_tmp_reg[18][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[18].dividend_tmp_reg[19][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[19].dividend_tmp_reg[20][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[20].dividend_tmp_reg[21][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[21].dividend_tmp_reg[22][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[22].dividend_tmp_reg[23][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[23].dividend_tmp_reg[24][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[24].dividend_tmp_reg[25][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[25].dividend_tmp_reg[26][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[26].dividend_tmp_reg[27][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[27].dividend_tmp_reg[28][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[28].dividend_tmp_reg[29][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[29].dividend_tmp_reg[30][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/mul_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[30].dividend_tmp_reg[31][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[0].dividend_tmp_reg[1][31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[1].dividend_tmp_reg[2][31]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[10].dividend_tmp_reg[11][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[11].dividend_tmp_reg[12][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[12].dividend_tmp_reg[13][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[13].dividend_tmp_reg[14][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[14].dividend_tmp_reg[15][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[15].dividend_tmp_reg[16][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[16].dividend_tmp_reg[17][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[17].dividend_tmp_reg[18][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[18].dividend_tmp_reg[19][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[19].dividend_tmp_reg[20][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[20].dividend_tmp_reg[21][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[21].dividend_tmp_reg[22][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[22].dividend_tmp_reg[23][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[23].dividend_tmp_reg[24][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[24].dividend_tmp_reg[25][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[25].dividend_tmp_reg[26][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[26].dividend_tmp_reg[27][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[27].dividend_tmp_reg[28][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[28].dividend_tmp_reg[29][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[29].dividend_tmp_reg[30][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/urem_32ns_32ns_32_36_1_U2/mul_mec_matrix_urem_32ns_32ns_32_36_1_divider_u/loop[30].dividend_tmp_reg[31][31] | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/icmp_ln27_reg_554_pp0_iter17_reg_reg[0]                                                                     | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/icmp_ln27_reg_554_pp0_iter21_reg_reg[0]                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/icmp_ln20_reg_558_pp0_iter17_reg_reg[0]                                                                     | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[31]                                                                      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[30]                                                                      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[29]                                                                      | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[28]                                                                      | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[27]                                                                      | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[26]                                                                      | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[25]                                                                      | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[24]                                                                      | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[23]                                                                      | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[22]                                                                      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[21]                                                                      | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[20]                                                                      | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[19]                                                                      | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[18]                                                                      | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[17]                                                                      | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[16]                                                                      | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[15]                                                                      | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[14]                                                                      | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[13]                                                                      | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[12]                                                                      | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[11]                                                                      | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[10]                                                                      | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[9]                                                                       | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[8]                                                                       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[7]                                                                       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[6]                                                                       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[5]                                                                       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[4]                                                                       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[3]                                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[2]                                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/udiv_32ns_32ns_32_36_1_U1/quot_reg[1]                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/gmem_addr_1_reg_572_pp0_iter18_reg_reg[61]                                                                  | 18     | 62    | NO           | NO                 | YES               | 0      | 62      | 
|mul_mec_matrix | grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/icmp_ln20_reg_558_pp0_iter22_reg_reg[0]                                                                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mul_mec_matrix | udiv_32ns_32s_32_36_seq_1_U28/mul_mec_matrix_udiv_32ns_32s_32_36_seq_1_divseq_u/r_stage_reg[32]                                                               | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|mul_mec_matrix | udiv_32ns_32s_32_36_seq_1_U31/mul_mec_matrix_udiv_32ns_32s_32_36_seq_1_divseq_u/r_stage_reg[32]                                                               | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   547|
|2     |DSP_ALU         |    48|
|3     |DSP_A_B_DATA    |    48|
|11    |DSP_C_DATA      |    48|
|12    |DSP_MULTIPLIER  |    48|
|13    |DSP_M_DATA      |    48|
|14    |DSP_OUTPUT      |    48|
|16    |DSP_PREADD      |    48|
|17    |DSP_PREADD_DATA |    48|
|18    |LUT1            |    90|
|19    |LUT2            |  2870|
|20    |LUT3            |  3327|
|21    |LUT4            |   581|
|22    |LUT5            |   360|
|23    |LUT6            |   588|
|24    |MUXF7           |    96|
|25    |RAMB18E2        |     2|
|26    |SRL16E          |   182|
|27    |SRLC32E         |   111|
|28    |FDRE            |  7326|
|29    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:02:33 . Memory (MB): peak = 2678.980 ; gain = 1046.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:02:19 . Memory (MB): peak = 2678.980 ; gain = 892.660
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:02:33 . Memory (MB): peak = 2678.980 ; gain = 1046.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 2692.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 691 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2722.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances

Synth Design complete, checksum: ac01323a
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:59 . Memory (MB): peak = 2722.551 ; gain = 1307.871
INFO: [Common 17-1381] The checkpoint 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.runs/design_1_mul_mec_matrix_0_0_synth_1/design_1_mul_mec_matrix_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mul_mec_matrix_0_0, cache-ID = 8da00bee6b8beac5
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HLS_implementation.runs/design_1_mul_mec_matrix_0_0_synth_1/design_1_mul_mec_matrix_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mul_mec_matrix_0_0_utilization_synth.rpt -pb design_1_mul_mec_matrix_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 16:18:41 2021...
