Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 14 16:23:09 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    25          
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.161        0.000                      0                  463        0.131        0.000                      0                  463        4.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.161        0.000                      0                  463        0.131        0.000                      0                  463        4.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 2.733ns (46.439%)  route 3.152ns (53.561%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.557     5.078    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse_ctrl_inst/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.125     6.721    mouse_ctrl_inst/MC1/x_pos[1]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.845 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.845    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.998     8.841    mouse_ctrl_inst/MC1/plusOp3[9]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.303     9.144 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.144    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.602 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          1.029    10.631    mouse_ctrl_inst/MC1/gtOp
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.332    10.963 r  mouse_ctrl_inst/MC1/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.963    mouse_ctrl_inst/MC1/x_pos[3]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.438    14.779    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[3]/C
                         clock pessimism              0.299    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X34Y15         FDRE (Setup_fdre_C_D)        0.081    15.124    mouse_ctrl_inst/MC1/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 2.733ns (47.655%)  route 3.002ns (52.345%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.557     5.078    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse_ctrl_inst/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.125     6.721    mouse_ctrl_inst/MC1/x_pos[1]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.845 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.845    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.998     8.841    mouse_ctrl_inst/MC1/plusOp3[9]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.303     9.144 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.144    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.602 r  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.879    10.481    mouse_ctrl_inst/MC1/gtOp
    SLICE_X32Y17         LUT5 (Prop_lut5_I3_O)        0.332    10.813 r  mouse_ctrl_inst/MC1/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.813    mouse_ctrl_inst/MC1/x_pos[7]_i_1_n_0
    SLICE_X32Y17         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.437    14.778    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y17         FDRE (Setup_fdre_C_D)        0.029    15.032    mouse_ctrl_inst/MC1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.733ns (48.542%)  route 2.897ns (51.458%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.557     5.078    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse_ctrl_inst/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.125     6.721    mouse_ctrl_inst/MC1/x_pos[1]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.845 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.845    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.998     8.841    mouse_ctrl_inst/MC1/plusOp3[9]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.303     9.144 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.144    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.602 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.774    10.376    mouse_ctrl_inst/MC1/gtOp
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.332    10.708 r  mouse_ctrl_inst/MC1/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.708    mouse_ctrl_inst/MC1/x_pos[6]_i_1_n_0
    SLICE_X35Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.438    14.779    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[6]/C
                         clock pessimism              0.277    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.031    15.052    mouse_ctrl_inst/MC1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 2.733ns (48.576%)  route 2.893ns (51.424%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.557     5.078    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse_ctrl_inst/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.125     6.721    mouse_ctrl_inst/MC1/x_pos[1]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.845 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.845    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.998     8.841    mouse_ctrl_inst/MC1/plusOp3[9]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.303     9.144 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.144    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.602 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.770    10.372    mouse_ctrl_inst/MC1/gtOp
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.332    10.704 r  mouse_ctrl_inst/MC1/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.704    mouse_ctrl_inst/MC1/x_pos[2]_i_1_n_0
    SLICE_X35Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.438    14.779    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[2]/C
                         clock pessimism              0.277    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.029    15.050    mouse_ctrl_inst/MC1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 2.733ns (49.902%)  route 2.744ns (50.098%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.557     5.078    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse_ctrl_inst/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.125     6.721    mouse_ctrl_inst/MC1/x_pos[1]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.845 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.845    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.998     8.841    mouse_ctrl_inst/MC1/plusOp3[9]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.303     9.144 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.144    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.602 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.621    10.223    mouse_ctrl_inst/MC1/gtOp
    SLICE_X32Y16         LUT5 (Prop_lut5_I4_O)        0.332    10.555 r  mouse_ctrl_inst/MC1/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.555    mouse_ctrl_inst/MC1/x_pos[0]_i_1_n_0
    SLICE_X32Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.438    14.779    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.029    15.033    mouse_ctrl_inst/MC1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 2.585ns (47.360%)  route 2.873ns (52.640%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.553     5.074    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  mouse_ctrl_inst/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.119     6.711    mouse_ctrl_inst/MC1/y_overflow
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  mouse_ctrl_inst/MC1/y_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     6.835    mouse_ctrl_inst/MC1/y_pos[3]_i_4_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.215 r  mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    mouse_ctrl_inst/MC1/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.332    mouse_ctrl_inst/MC1/y_pos_reg[7]_i_2_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.647 f  mouse_ctrl_inst/MC1/i__carry__0_i_2__2/O[3]
                         net (fo=3, routed)           0.815     8.462    mouse_ctrl_inst/MC1/i__carry__0_i_2__2_n_4
    SLICE_X38Y23         LUT2 (Prop_lut2_I1_O)        0.307     8.769 r  mouse_ctrl_inst/MC1/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     8.769    mouse_ctrl_inst/MC1/i__carry__0_i_3__4_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.261 f  mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.939    10.200    mouse_ctrl_inst/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X39Y19         LUT5 (Prop_lut5_I4_O)        0.332    10.532 r  mouse_ctrl_inst/MC1/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.532    mouse_ctrl_inst/MC1/y_pos[2]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.434    14.775    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_pos_reg[2]/C
                         clock pessimism              0.277    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    15.048    mouse_ctrl_inst/MC1/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 2.733ns (49.717%)  route 2.764ns (50.283%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.557     5.078    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse_ctrl_inst/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.125     6.721    mouse_ctrl_inst/MC1/x_pos[1]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.845 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.845    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.998     8.841    mouse_ctrl_inst/MC1/plusOp3[9]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.303     9.144 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.144    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.602 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.641    10.243    mouse_ctrl_inst/MC1/gtOp
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.332    10.575 r  mouse_ctrl_inst/MC1/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.575    mouse_ctrl_inst/MC1/x_pos[5]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.438    14.779    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[5]/C
                         clock pessimism              0.299    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X34Y15         FDRE (Setup_fdre_C_D)        0.079    15.122    mouse_ctrl_inst/MC1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.733ns (49.951%)  route 2.738ns (50.049%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.557     5.078    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse_ctrl_inst/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.125     6.721    mouse_ctrl_inst/MC1/x_pos[1]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.845 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.845    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.998     8.841    mouse_ctrl_inst/MC1/plusOp3[9]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.303     9.144 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.144    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.602 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.615    10.218    mouse_ctrl_inst/MC1/gtOp
    SLICE_X34Y15         LUT5 (Prop_lut5_I4_O)        0.332    10.550 r  mouse_ctrl_inst/MC1/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.550    mouse_ctrl_inst/MC1/x_pos[1]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.438    14.779    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                         clock pessimism              0.299    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X34Y15         FDRE (Setup_fdre_C_D)        0.077    15.120    mouse_ctrl_inst/MC1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.733ns (50.405%)  route 2.689ns (49.595%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.557     5.078    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse_ctrl_inst/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.125     6.721    mouse_ctrl_inst/MC1/x_pos[1]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.845 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.845    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.998     8.841    mouse_ctrl_inst/MC1/plusOp3[9]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.303     9.144 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.144    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.602 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.566    10.168    mouse_ctrl_inst/MC1/gtOp
    SLICE_X34Y16         LUT5 (Prop_lut5_I4_O)        0.332    10.500 r  mouse_ctrl_inst/MC1/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.500    mouse_ctrl_inst/MC1/x_pos[10]_i_1_n_0
    SLICE_X34Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.437    14.778    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[10]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)        0.077    15.095    mouse_ctrl_inst/MC1/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 2.733ns (50.433%)  route 2.686ns (49.567%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.557     5.078    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse_ctrl_inst/MC1/x_pos_reg[1]/Q
                         net (fo=5, routed)           1.125     6.721    mouse_ctrl_inst/MC1/x_pos[1]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.845 r  mouse_ctrl_inst/MC1/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.845    mouse_ctrl_inst/MC1/x_pos[3]_i_5_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  mouse_ctrl_inst/MC1/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.998     8.841    mouse_ctrl_inst/MC1/plusOp3[9]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.303     9.144 r  mouse_ctrl_inst/MC1/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.144    mouse_ctrl_inst/MC1/gtOp_carry__0_i_4_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.602 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.563    10.165    mouse_ctrl_inst/MC1/gtOp
    SLICE_X34Y16         LUT5 (Prop_lut5_I4_O)        0.332    10.497 r  mouse_ctrl_inst/MC1/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.497    mouse_ctrl_inst/MC1/x_pos[4]_i_1_n_0
    SLICE_X34Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.437    14.778    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[4]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)        0.081    15.099    mouse_ctrl_inst/MC1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  4.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_inc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.189ns (37.586%)  route 0.314ns (62.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.552     1.435    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/Q
                         net (fo=11, routed)          0.314     1.890    mouse_ctrl_inst/MC1/Inst_Ps2Interface/Q[1]
    SLICE_X36Y19         LUT5 (Prop_lut5_I2_O)        0.048     1.938 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/y_inc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.938    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_33
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.107     1.807    mouse_ctrl_inst/MC1/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_inc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.211%)  route 0.314ns (62.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.552     1.435    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/Q
                         net (fo=11, routed)          0.314     1.890    mouse_ctrl_inst/MC1/Inst_Ps2Interface/Q[1]
    SLICE_X36Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.935 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/y_inc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.935    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_34
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.091     1.791    mouse_ctrl_inst/MC1/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.524%)  route 0.081ns (36.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/Q
                         net (fo=11, routed)          0.081     1.658    mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_100us_counter_enable
    SLICE_X32Y22         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.819     1.946    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.071     1.507    mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_inc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.114%)  route 0.329ns (63.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.552     1.435    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.329     1.905    mouse_ctrl_inst/MC1/Inst_Ps2Interface/Q[0]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.950 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/y_inc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.950    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_35
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[1]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.091     1.790    mouse_ctrl_inst/MC1/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.164ns (68.521%)  route 0.075ns (31.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.552     1.435    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.075     1.674    mouse_ctrl_inst/MC1/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X35Y21         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.819     1.946    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.047     1.495    mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MD1/mousepixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MD1/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  mouse_ctrl_inst/MD1/mousepixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_ctrl_inst/MD1/mousepixel_reg[1]/Q
                         net (fo=2, routed)           0.098     1.680    mouse_ctrl_inst/MD1/mousepixel[1]
    SLICE_X41Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  mouse_ctrl_inst/MD1/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.725    mouse_ctrl_inst/MD1/red_out[3]_i_1_n_0
    SLICE_X41Y16         FDRE                                         r  mouse_ctrl_inst/MD1/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.826     1.953    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  mouse_ctrl_inst/MD1/red_out_reg[3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.091     1.545    mouse_ctrl_inst/MD1/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.224ns (40.584%)  route 0.328ns (59.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.552     1.435    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=11, routed)          0.328     1.891    mouse_ctrl_inst/MC1/Inst_Ps2Interface/Q[6]
    SLICE_X36Y19         LUT4 (Prop_lut4_I1_O)        0.096     1.987 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=1, routed)           0.000     1.987    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_29
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[7]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.107     1.807    mouse_ctrl_inst/MC1/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/xpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.910%)  route 0.350ns (68.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.557     1.440    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  mouse_ctrl_inst/MC1/x_pos_reg[9]/Q
                         net (fo=4, routed)           0.350     1.954    mouse_ctrl_inst/MC1/x_pos[9]
    SLICE_X36Y16         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.825     1.952    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[9]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.066     1.769    mouse_ctrl_inst/MC1/xpos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/FSM_onehot_state_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_inc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.771%)  route 0.330ns (61.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[31]/Q
                         net (fo=15, routed)          0.330     1.931    mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[31]
    SLICE_X36Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.976 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/y_inc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.976    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_32
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[4]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.092     1.791    mouse_ctrl_inst/MC1/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.615%)  route 0.155ns (45.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  mouse_ctrl_inst/MC1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mouse_ctrl_inst/MC1/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.155     1.732    mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[8]_0[1]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    mouse_ctrl_inst/MC1/Inst_Ps2Interface/p_1_in[2]
    SLICE_X34Y21         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.819     1.946    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[2]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.120     1.588    mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y18   isX_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y21   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y23   clk_wiz_0_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y23   clk_wiz_0_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   clk_wiz_0_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   clk_wiz_0_inst/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   clk_wiz_0_inst/num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24   clk_wiz_0_inst/num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y25   clk_wiz_0_inst/num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y18   isX_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y18   isX_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y21   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y21   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_wiz_0_inst/num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y18   isX_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y18   isX_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y21   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y21   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   clk_wiz_0_inst/num_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   clk_wiz_0_inst/num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   clk_wiz_0_inst/num_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   clk_wiz_0_inst/num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_wiz_0_inst/num_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24   clk_wiz_0_inst/num_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line48/AN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.309ns  (logic 4.851ns (42.899%)  route 6.458ns (57.101%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  nolabel_line48/AN_reg[1]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line48/AN_reg[1]/Q
                         net (fo=11, routed)          1.056     1.475    nolabel_line48/AN_reg[2]_0[1]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.299     1.774 f  nolabel_line48/SEG_OBUF[6]_inst_i_31/O
                         net (fo=3, routed)           0.824     2.599    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.723 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.857     3.579    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.703 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     4.682    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.152     4.834 r  mouse_ctrl_inst/MC1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.742     7.576    SEG_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    11.309 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.309    SEG[0]
    U7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/AN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.089ns  (logic 4.861ns (43.839%)  route 6.228ns (56.161%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  nolabel_line48/AN_reg[1]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line48/AN_reg[1]/Q
                         net (fo=11, routed)          1.056     1.475    nolabel_line48/AN_reg[2]_0[1]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.299     1.774 f  nolabel_line48/SEG_OBUF[6]_inst_i_31/O
                         net (fo=3, routed)           0.824     2.599    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.723 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.857     3.579    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.703 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.982     4.685    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.152     4.837 r  mouse_ctrl_inst/MC1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.509     7.346    SEG_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    11.089 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.089    SEG[4]
    U8                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/AN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.075ns  (logic 4.851ns (43.801%)  route 6.224ns (56.199%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  nolabel_line48/AN_reg[1]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line48/AN_reg[1]/Q
                         net (fo=11, routed)          1.056     1.475    nolabel_line48/AN_reg[2]_0[1]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.299     1.774 f  nolabel_line48/SEG_OBUF[6]_inst_i_31/O
                         net (fo=3, routed)           0.824     2.599    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.723 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.857     3.579    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.703 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.961     4.664    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.153     4.817 r  mouse_ctrl_inst/MC1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.526     7.343    SEG_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    11.075 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.075    SEG[5]
    W6                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/AN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.051ns  (logic 4.601ns (41.633%)  route 6.450ns (58.367%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  nolabel_line48/AN_reg[1]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line48/AN_reg[1]/Q
                         net (fo=11, routed)          1.056     1.475    nolabel_line48/AN_reg[2]_0[1]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.299     1.774 f  nolabel_line48/SEG_OBUF[6]_inst_i_31/O
                         net (fo=3, routed)           0.824     2.599    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.723 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.857     3.579    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.703 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.019     4.722    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.846 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.694     7.540    SEG_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.051 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.051    SEG[6]
    W7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.796ns  (logic 4.347ns (40.266%)  route 6.449ns (59.734%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=18, routed)          1.198     1.654    vga_inst/line_cnt_reg[7]_0[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.778 r  vga_inst/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=27, routed)          0.701     2.479    vga_inst/valid0__0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.603 r  vga_inst/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.995     3.598    mouse_ctrl_inst/MC1/vgaGreen_OBUF[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     3.722 r  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.555     7.277    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.796 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.796    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/AN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.752ns  (logic 4.610ns (42.875%)  route 6.142ns (57.125%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  nolabel_line48/AN_reg[1]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line48/AN_reg[1]/Q
                         net (fo=11, routed)          1.056     1.475    nolabel_line48/AN_reg[2]_0[1]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.299     1.774 f  nolabel_line48/SEG_OBUF[6]_inst_i_31/O
                         net (fo=3, routed)           0.824     2.599    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.723 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.857     3.579    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.703 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.982     4.685    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.809 r  mouse_ctrl_inst/MC1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.423     7.232    SEG_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.752 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.752    SEG[2]
    U5                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.733ns  (logic 4.358ns (40.609%)  route 6.374ns (59.391%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=18, routed)          1.198     1.654    vga_inst/line_cnt_reg[7]_0[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.778 r  vga_inst/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=27, routed)          0.701     2.479    vga_inst/valid0__0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.603 r  vga_inst/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.998     3.601    vga_inst/vgaGreen_OBUF[0]
    SLICE_X37Y18         LUT5 (Prop_lut5_I4_O)        0.124     3.725 r  vga_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.478     7.202    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.733 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.733    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/AN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.723ns  (logic 4.594ns (42.848%)  route 6.128ns (57.152%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  nolabel_line48/AN_reg[1]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line48/AN_reg[1]/Q
                         net (fo=11, routed)          1.056     1.475    nolabel_line48/AN_reg[2]_0[1]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.299     1.774 f  nolabel_line48/SEG_OBUF[6]_inst_i_31/O
                         net (fo=3, routed)           0.824     2.599    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.723 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.857     3.579    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.703 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     4.682    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.806 r  mouse_ctrl_inst/MC1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.412     7.218    SEG_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.723 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.723    SEG[1]
    V5                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/AN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.696ns  (logic 4.626ns (43.245%)  route 6.071ns (56.755%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  nolabel_line48/AN_reg[1]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line48/AN_reg[1]/Q
                         net (fo=11, routed)          1.056     1.475    nolabel_line48/AN_reg[2]_0[1]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.299     1.774 f  nolabel_line48/SEG_OBUF[6]_inst_i_31/O
                         net (fo=3, routed)           0.824     2.599    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.723 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.857     3.579    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.703 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.961     4.664    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.788 r  mouse_ctrl_inst/MC1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.372     7.161    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.696 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.696    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.660ns  (logic 4.352ns (40.824%)  route 6.308ns (59.176%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[7]/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_inst/line_cnt_reg[7]/Q
                         net (fo=18, routed)          1.198     1.654    vga_inst/line_cnt_reg[7]_0[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.778 r  vga_inst/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=27, routed)          0.701     2.479    vga_inst/valid0__0
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.603 r  vga_inst/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.995     3.598    mouse_ctrl_inst/MC1/vgaGreen_OBUF[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     3.722 r  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.414     7.136    vgaBlue_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.660 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.660    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vsync_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.822%)  route 0.141ns (43.178%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[3]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_inst/line_cnt_reg[3]/Q
                         net (fo=12, routed)          0.141     0.282    vga_inst/line_cnt_reg[3]
    SLICE_X41Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.327 r  vga_inst/vsync_i_i_1/O
                         net (fo=1, routed)           0.000     0.327    vga_inst/vsync_i_i_1_n_0
    SLICE_X41Y17         FDSE                                         r  vga_inst/vsync_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.209ns (63.742%)  route 0.119ns (36.258%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[0]/C
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_inst/pixel_cnt_reg[0]/Q
                         net (fo=14, routed)          0.119     0.283    vga_inst/pixel_cnt_reg[0]
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.328 r  vga_inst/pixel_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    vga_inst/p_0_in[5]
    SLICE_X39Y15         FDRE                                         r  vga_inst/pixel_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.720%)  route 0.181ns (49.280%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[0]/C
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/line_cnt_reg[0]/Q
                         net (fo=16, routed)          0.181     0.322    vga_inst/line_cnt_reg[0]
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.045     0.367 r  vga_inst/line_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.367    vga_inst/p_0_in__0[5]
    SLICE_X44Y17         FDRE                                         r  vga_inst/line_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/hsync_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.516%)  route 0.182ns (49.484%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[6]/C
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/pixel_cnt_reg[6]/Q
                         net (fo=12, routed)          0.182     0.323    vga_inst/pixel_cnt_reg[9]_0[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.368 r  vga_inst/hsync_i_i_1/O
                         net (fo=1, routed)           0.000     0.368    vga_inst/p_0_in_0
    SLICE_X37Y16         FDSE                                         r  vga_inst/hsync_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.227ns (60.990%)  route 0.145ns (39.010%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[8]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_inst/pixel_cnt_reg[8]/Q
                         net (fo=27, routed)          0.145     0.273    vga_inst/pixel_cnt_reg[9]_0[5]
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.099     0.372 r  vga_inst/pixel_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.372    vga_inst/p_0_in[9]
    SLICE_X39Y17         FDRE                                         r  vga_inst/pixel_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[4]/C
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/pixel_cnt_reg[4]/Q
                         net (fo=8, routed)           0.191     0.332    vga_inst/pixel_cnt_reg[4]
    SLICE_X39Y16         LUT5 (Prop_lut5_I4_O)        0.042     0.374 r  vga_inst/pixel_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    vga_inst/p_0_in[4]
    SLICE_X39Y16         FDRE                                         r  vga_inst/pixel_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/AN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line48/AN_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  nolabel_line48/AN_reg[0]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line48/AN_reg[0]/Q
                         net (fo=6, routed)           0.197     0.338    nolabel_line48/AN_reg[2]_0[0]
    SLICE_X44Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.383 r  nolabel_line48/AN[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    nolabel_line48/AN_next[2]
    SLICE_X44Y25         FDRE                                         r  nolabel_line48/AN_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.400%)  route 0.198ns (51.600%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[6]/C
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/line_cnt_reg[6]/Q
                         net (fo=19, routed)          0.198     0.339    vga_inst/line_cnt_reg[7]_0[0]
    SLICE_X45Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.384 r  vga_inst/line_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.384    vga_inst/p_0_in__0[8]
    SLICE_X45Y19         FDRE                                         r  vga_inst/line_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.183ns (47.319%)  route 0.204ns (52.681%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/line_cnt_reg[8]/Q
                         net (fo=16, routed)          0.204     0.345    vga_inst/line_cnt_reg[8]
    SLICE_X45Y19         LUT5 (Prop_lut5_I3_O)        0.042     0.387 r  vga_inst/line_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000     0.387    vga_inst/p_0_in__0[9]
    SLICE_X45Y19         FDRE                                         r  vga_inst/line_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/AN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line48/AN_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  nolabel_line48/AN_reg[0]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line48/AN_reg[0]/Q
                         net (fo=6, routed)           0.208     0.349    nolabel_line48/AN_reg[2]_0[0]
    SLICE_X44Y25         LUT3 (Prop_lut3_I2_O)        0.042     0.391 r  nolabel_line48/AN[1]_i_1/O
                         net (fo=1, routed)           0.000     0.391    nolabel_line48/AN_next[1]
    SLICE_X44Y25         FDRE                                         r  nolabel_line48/AN_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.649ns  (logic 6.564ns (39.428%)  route 10.085ns (60.572%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  mouse_ctrl_inst/MC1/xpos_reg[2]/Q
                         net (fo=20, routed)          1.879     7.414    mouse_ctrl_inst/MC1/xpos_reg[9]_0[2]
    SLICE_X40Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.538 r  mouse_ctrl_inst/MC1/DIGIT20_carry_i_6/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line48/DIGIT20_carry__0_1[1]
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.088 r  nolabel_line48/DIGIT20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.088    nolabel_line48/DIGIT20_carry_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  nolabel_line48/DIGIT20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.202    nolabel_line48/DIGIT20_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.441 r  nolabel_line48/DIGIT20_carry__1/O[2]
                         net (fo=14, routed)          1.295     9.736    mouse_ctrl_inst/MC1/O[2]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.302    10.038 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_2/O
                         net (fo=2, routed)           0.732    10.770    mouse_ctrl_inst/MC1/xpos_reg[8]_2[2]
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.894    nolabel_line48/SEG_OBUF[6]_inst_i_33_0[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  nolabel_line48/DIGIT20__22_carry__0/CO[3]
                         net (fo=3, routed)           0.977    12.269    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11_0[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.393 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.474    12.866    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.990 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    13.940    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.064 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.037    15.101    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I1_O)        0.152    15.253 r  mouse_ctrl_inst/MC1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.742    17.995    SEG_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    21.728 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.728    SEG[0]
    U7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.419ns  (logic 6.574ns (40.040%)  route 9.845ns (59.960%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  mouse_ctrl_inst/MC1/xpos_reg[2]/Q
                         net (fo=20, routed)          1.879     7.414    mouse_ctrl_inst/MC1/xpos_reg[9]_0[2]
    SLICE_X40Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.538 r  mouse_ctrl_inst/MC1/DIGIT20_carry_i_6/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line48/DIGIT20_carry__0_1[1]
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.088 r  nolabel_line48/DIGIT20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.088    nolabel_line48/DIGIT20_carry_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  nolabel_line48/DIGIT20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.202    nolabel_line48/DIGIT20_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.441 r  nolabel_line48/DIGIT20_carry__1/O[2]
                         net (fo=14, routed)          1.295     9.736    mouse_ctrl_inst/MC1/O[2]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.302    10.038 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_2/O
                         net (fo=2, routed)           0.732    10.770    mouse_ctrl_inst/MC1/xpos_reg[8]_2[2]
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.894    nolabel_line48/SEG_OBUF[6]_inst_i_33_0[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  nolabel_line48/DIGIT20__22_carry__0/CO[3]
                         net (fo=3, routed)           0.977    12.269    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11_0[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.393 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.474    12.866    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.990 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    13.940    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.064 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.030    15.094    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I1_O)        0.152    15.246 r  mouse_ctrl_inst/MC1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.509    17.755    SEG_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    21.498 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.498    SEG[4]
    U8                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.286ns  (logic 6.564ns (40.306%)  route 9.722ns (59.694%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  mouse_ctrl_inst/MC1/xpos_reg[2]/Q
                         net (fo=20, routed)          1.879     7.414    mouse_ctrl_inst/MC1/xpos_reg[9]_0[2]
    SLICE_X40Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.538 r  mouse_ctrl_inst/MC1/DIGIT20_carry_i_6/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line48/DIGIT20_carry__0_1[1]
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.088 r  nolabel_line48/DIGIT20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.088    nolabel_line48/DIGIT20_carry_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  nolabel_line48/DIGIT20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.202    nolabel_line48/DIGIT20_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.441 r  nolabel_line48/DIGIT20_carry__1/O[2]
                         net (fo=14, routed)          1.295     9.736    mouse_ctrl_inst/MC1/O[2]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.302    10.038 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_2/O
                         net (fo=2, routed)           0.732    10.770    mouse_ctrl_inst/MC1/xpos_reg[8]_2[2]
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.894    nolabel_line48/SEG_OBUF[6]_inst_i_33_0[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  nolabel_line48/DIGIT20__22_carry__0/CO[3]
                         net (fo=3, routed)           1.134    12.426    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11_0[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.550 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.680    13.230    mouse_ctrl_inst/MC1/nolabel_line48/DIGIT20__58[3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.354 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    14.166    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.290 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.664    14.954    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.153    15.107 r  mouse_ctrl_inst/MC1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.526    17.633    SEG_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    21.365 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.365    SEG[5]
    W6                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.122ns  (logic 6.314ns (39.162%)  route 9.808ns (60.838%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  mouse_ctrl_inst/MC1/xpos_reg[2]/Q
                         net (fo=20, routed)          1.879     7.414    mouse_ctrl_inst/MC1/xpos_reg[9]_0[2]
    SLICE_X40Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.538 r  mouse_ctrl_inst/MC1/DIGIT20_carry_i_6/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line48/DIGIT20_carry__0_1[1]
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.088 r  nolabel_line48/DIGIT20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.088    nolabel_line48/DIGIT20_carry_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  nolabel_line48/DIGIT20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.202    nolabel_line48/DIGIT20_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.441 r  nolabel_line48/DIGIT20_carry__1/O[2]
                         net (fo=14, routed)          1.295     9.736    mouse_ctrl_inst/MC1/O[2]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.302    10.038 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_2/O
                         net (fo=2, routed)           0.732    10.770    mouse_ctrl_inst/MC1/xpos_reg[8]_2[2]
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.894    nolabel_line48/SEG_OBUF[6]_inst_i_33_0[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  nolabel_line48/DIGIT20__22_carry__0/CO[3]
                         net (fo=3, routed)           0.977    12.269    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11_0[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.393 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.474    12.866    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.990 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    13.940    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.064 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.809    14.873    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.124    14.997 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.694    17.691    SEG_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    21.201 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.201    SEG[6]
    W7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.082ns  (logic 6.323ns (39.317%)  route 9.759ns (60.683%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  mouse_ctrl_inst/MC1/xpos_reg[2]/Q
                         net (fo=20, routed)          1.879     7.414    mouse_ctrl_inst/MC1/xpos_reg[9]_0[2]
    SLICE_X40Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.538 r  mouse_ctrl_inst/MC1/DIGIT20_carry_i_6/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line48/DIGIT20_carry__0_1[1]
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.088 r  nolabel_line48/DIGIT20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.088    nolabel_line48/DIGIT20_carry_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  nolabel_line48/DIGIT20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.202    nolabel_line48/DIGIT20_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.441 r  nolabel_line48/DIGIT20_carry__1/O[2]
                         net (fo=14, routed)          1.295     9.736    mouse_ctrl_inst/MC1/O[2]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.302    10.038 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_2/O
                         net (fo=2, routed)           0.732    10.770    mouse_ctrl_inst/MC1/xpos_reg[8]_2[2]
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.894    nolabel_line48/SEG_OBUF[6]_inst_i_33_0[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  nolabel_line48/DIGIT20__22_carry__0/CO[3]
                         net (fo=3, routed)           0.977    12.269    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11_0[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.393 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.474    12.866    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.990 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    13.940    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.064 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.030    15.094    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    15.218 r  mouse_ctrl_inst/MC1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.423    17.641    SEG_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    21.161 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.161    SEG[2]
    U5                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.063ns  (logic 6.307ns (39.267%)  route 9.755ns (60.733%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  mouse_ctrl_inst/MC1/xpos_reg[2]/Q
                         net (fo=20, routed)          1.879     7.414    mouse_ctrl_inst/MC1/xpos_reg[9]_0[2]
    SLICE_X40Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.538 r  mouse_ctrl_inst/MC1/DIGIT20_carry_i_6/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line48/DIGIT20_carry__0_1[1]
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.088 r  nolabel_line48/DIGIT20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.088    nolabel_line48/DIGIT20_carry_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  nolabel_line48/DIGIT20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.202    nolabel_line48/DIGIT20_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.441 r  nolabel_line48/DIGIT20_carry__1/O[2]
                         net (fo=14, routed)          1.295     9.736    mouse_ctrl_inst/MC1/O[2]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.302    10.038 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_2/O
                         net (fo=2, routed)           0.732    10.770    mouse_ctrl_inst/MC1/xpos_reg[8]_2[2]
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.894    nolabel_line48/SEG_OBUF[6]_inst_i_33_0[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  nolabel_line48/DIGIT20__22_carry__0/CO[3]
                         net (fo=3, routed)           0.977    12.269    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11_0[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.393 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.474    12.866    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.990 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.949    13.940    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.064 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.037    15.101    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.124    15.225 r  mouse_ctrl_inst/MC1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.412    17.638    SEG_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    21.142 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.142    SEG[1]
    V5                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.907ns  (logic 6.339ns (39.849%)  route 9.568ns (60.151%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  mouse_ctrl_inst/MC1/xpos_reg[2]/Q
                         net (fo=20, routed)          1.879     7.414    mouse_ctrl_inst/MC1/xpos_reg[9]_0[2]
    SLICE_X40Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.538 r  mouse_ctrl_inst/MC1/DIGIT20_carry_i_6/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line48/DIGIT20_carry__0_1[1]
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.088 r  nolabel_line48/DIGIT20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.088    nolabel_line48/DIGIT20_carry_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  nolabel_line48/DIGIT20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.202    nolabel_line48/DIGIT20_carry__0_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.441 r  nolabel_line48/DIGIT20_carry__1/O[2]
                         net (fo=14, routed)          1.295     9.736    mouse_ctrl_inst/MC1/O[2]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.302    10.038 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_2/O
                         net (fo=2, routed)           0.732    10.770    mouse_ctrl_inst/MC1/xpos_reg[8]_2[2]
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  mouse_ctrl_inst/MC1/DIGIT20__22_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.894    nolabel_line48/SEG_OBUF[6]_inst_i_33_0[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  nolabel_line48/DIGIT20__22_carry__0/CO[3]
                         net (fo=3, routed)           1.134    12.426    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11_0[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.550 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.680    13.230    mouse_ctrl_inst/MC1/nolabel_line48/DIGIT20__58[3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.354 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    14.166    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y22         LUT5 (Prop_lut5_I0_O)        0.124    14.290 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.664    14.954    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I1_O)        0.124    15.078 r  mouse_ctrl_inst/MC1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.372    17.450    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    20.986 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.986    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.318ns  (logic 4.482ns (39.604%)  route 6.836ns (60.396%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.556     5.077    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  mouse_ctrl_inst/MC1/xpos_reg[0]/Q
                         net (fo=18, routed)          1.307     6.841    mouse_ctrl_inst/MC1/xpos_reg[9]_0[0]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.965 r  mouse_ctrl_inst/MC1/i__carry__0_i_10/O
                         net (fo=4, routed)           0.817     7.782    mouse_ctrl_inst/MC1/i__carry__0_i_10_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.789     8.695    mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.819 r  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.445     9.263    vga_inst/flip_right__10
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.387 r  vga_inst/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.478    12.865    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    16.396 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.396    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.103ns  (logic 4.471ns (40.272%)  route 6.631ns (59.728%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.556     5.077    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  mouse_ctrl_inst/MC1/xpos_reg[0]/Q
                         net (fo=18, routed)          1.307     6.841    mouse_ctrl_inst/MC1/xpos_reg[9]_0[0]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.965 f  mouse_ctrl_inst/MC1/i__carry__0_i_10/O
                         net (fo=4, routed)           0.817     7.782    mouse_ctrl_inst/MC1/i__carry__0_i_10_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.906 f  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.789     8.695    mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.819 f  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.163     8.981    mouse_ctrl_inst/MC1/flip_right__10
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.105 r  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.555    12.661    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.180 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.180    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.966ns  (logic 4.476ns (40.814%)  route 6.490ns (59.186%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.556     5.077    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  mouse_ctrl_inst/MC1/xpos_reg[0]/Q
                         net (fo=18, routed)          1.307     6.841    mouse_ctrl_inst/MC1/xpos_reg[9]_0[0]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.965 f  mouse_ctrl_inst/MC1/i__carry__0_i_10/O
                         net (fo=4, routed)           0.817     7.782    mouse_ctrl_inst/MC1/i__carry__0_i_10_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.906 f  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.789     8.695    mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.819 f  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.163     8.981    mouse_ctrl_inst/MC1/flip_right__10
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.105 r  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.414    12.520    vgaBlue_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.043 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.043    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mouse_ctrl_inst/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.383ns (50.741%)  route 1.342ns (49.259%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  mouse_ctrl_inst/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_ctrl_inst/MD1/red_out_reg[3]/Q
                         net (fo=3, routed)           0.292     1.874    vga_inst/mouse_cursor_blue[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  vga_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           1.050     2.969    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.166 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.166    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.436ns (51.398%)  route 1.357ns (48.602%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  mouse_ctrl_inst/MC1/xpos_reg[9]/Q
                         net (fo=14, routed)          0.216     1.798    mouse_ctrl_inst/MC1/xpos_reg[9]_0[9]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.843 f  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.062     1.905    mouse_ctrl_inst/MC1/flip_right__10
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.080     3.030    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.234 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.234    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.406ns (50.092%)  route 1.401ns (49.908%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  mouse_ctrl_inst/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_ctrl_inst/MD1/red_out_reg[3]/Q
                         net (fo=3, routed)           0.292     1.874    vga_inst/mouse_cursor_blue[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  vga_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           1.108     3.028    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.248 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.248    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.416ns (49.485%)  route 1.445ns (50.515%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  mouse_ctrl_inst/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  mouse_ctrl_inst/MD1/enable_mouse_display_reg/Q
                         net (fo=4, routed)           0.121     1.726    vga_inst/enable_mouse_display
    SLICE_X41Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  vga_inst/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           1.324     3.095    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.302 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.302    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.412ns (48.990%)  route 1.470ns (51.010%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  mouse_ctrl_inst/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_ctrl_inst/MD1/red_out_reg[3]/Q
                         net (fo=3, routed)           0.292     1.874    vga_inst/mouse_cursor_blue[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  vga_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           1.178     3.097    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.323 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.323    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.435ns (49.348%)  route 1.473ns (50.652%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  mouse_ctrl_inst/MC1/xpos_reg[9]/Q
                         net (fo=14, routed)          0.216     1.798    mouse_ctrl_inst/MC1/xpos_reg[9]_0[9]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.843 f  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.062     1.905    mouse_ctrl_inst/MC1/flip_right__10
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.195     3.145    vgaBlue_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.204     4.348 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.348    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.408ns (47.842%)  route 1.535ns (52.158%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  mouse_ctrl_inst/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_ctrl_inst/MD1/red_out_reg[3]/Q
                         net (fo=3, routed)           0.292     1.874    vga_inst/mouse_cursor_blue[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  vga_inst/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           1.243     3.162    vgaBlue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.384 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.384    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.456ns (49.204%)  route 1.503ns (50.796%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.558     1.441    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  mouse_ctrl_inst/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  mouse_ctrl_inst/MC1/xpos_reg[9]/Q
                         net (fo=14, routed)          0.216     1.798    mouse_ctrl_inst/MC1/xpos_reg[9]_0[9]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.843 f  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.062     1.905    mouse_ctrl_inst/MC1/flip_right__10
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  mouse_ctrl_inst/MC1/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.225     3.175    vgaBlue_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.400 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.400    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.550ns (52.147%)  route 1.422ns (47.853%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  mouse_ctrl_inst/MC1/ypos_reg[4]/Q
                         net (fo=15, routed)          0.199     1.799    mouse_ctrl_inst/MC1/Q[4]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.844 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.156     2.000    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.045 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.082     2.127    mouse_ctrl_inst/MC1/nolabel_line48/DIGIT10[0]
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.172 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.254     2.427    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.472 r  mouse_ctrl_inst/MC1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.730     3.202    SEG_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.408 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.408    SEG[1]
    V5                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouse_ctrl_inst/MC1/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.565ns (52.620%)  route 1.409ns (47.380%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  mouse_ctrl_inst/MC1/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  mouse_ctrl_inst/MC1/ypos_reg[4]/Q
                         net (fo=15, routed)          0.199     1.799    mouse_ctrl_inst/MC1/Q[4]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.844 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.156     2.000    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.045 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.082     2.127    mouse_ctrl_inst/MC1/nolabel_line48/DIGIT10[0]
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.172 r  mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.244     2.416    mouse_ctrl_inst/MC1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.461 r  mouse_ctrl_inst/MC1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.728     3.189    SEG_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.410 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.410    SEG[2]
    U5                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.191ns  (logic 1.572ns (25.398%)  route 4.619ns (74.602%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.619     6.067    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.191 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.191    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433     4.774    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.123ns  (logic 1.572ns (25.680%)  route 4.551ns (74.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.551     5.999    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.123 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.123    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X30Y27         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.431     4.772    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.120ns  (logic 1.572ns (25.692%)  route 4.548ns (74.308%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.548     5.996    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.120 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     6.120    mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X30Y27         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.431     4.772    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.572ns (26.024%)  route 4.470ns (73.976%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.470     5.918    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.042 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.042    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433     4.774    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.013ns  (logic 1.576ns (26.210%)  route 4.437ns (73.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.437     5.889    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.013 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.013    mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.430     4.771    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.008ns  (logic 1.576ns (26.231%)  route 4.432ns (73.769%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.432     5.884    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.008 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.008    mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.430     4.771    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 1.572ns (27.077%)  route 4.235ns (72.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.235     5.683    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.807 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.807    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433     4.774    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.617ns  (logic 1.576ns (28.057%)  route 4.041ns (71.943%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.041     5.493    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.124     5.617 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     5.617    mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X30Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.430     4.771    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.607ns  (logic 1.576ns (28.107%)  route 4.031ns (71.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.031     5.483    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.607 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.607    mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.430     4.771    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.603ns  (logic 1.576ns (28.127%)  route 4.027ns (71.873%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.027     5.479    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.603 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.603    mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.430     4.771    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mouse_ctrl_inst/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.430ns (58.036%)  route 0.311ns (41.964%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[7]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/pixel_cnt_reg[7]/Q
                         net (fo=30, routed)          0.146     0.287    vga_inst/pixel_cnt_reg[9]_0[4]
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.332 r  vga_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     0.332    mouse_ctrl_inst/MD1/enable_mouse_display_reg_5[0]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.460 r  mouse_ctrl_inst/MD1/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.165     0.625    mouse_ctrl_inst/MD1/geqOp
    SLICE_X42Y16         LUT5 (Prop_lut5_I0_O)        0.116     0.741 r  mouse_ctrl_inst/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     0.741    mouse_ctrl_inst/MD1/enable_mouse_display_i_1_n_0
    SLICE_X42Y16         FDRE                                         r  mouse_ctrl_inst/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.826     1.953    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  mouse_ctrl_inst/MD1/enable_mouse_display_reg/C

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mouse_ctrl_inst/MD1/mousepixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.291ns (34.667%)  route 0.548ns (65.333%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[2]/C
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_inst/pixel_cnt_reg[2]/Q
                         net (fo=13, routed)          0.425     0.573    mouse_ctrl_inst/MD1/mousepixel_reg[1]_2[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.098     0.671 r  mouse_ctrl_inst/MD1/mousepixel[1]_i_2/O
                         net (fo=2, routed)           0.123     0.794    mouse_ctrl_inst/MD1/mousepixel[1]_i_2_n_0
    SLICE_X40Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.839 r  mouse_ctrl_inst/MD1/mousepixel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.839    mouse_ctrl_inst/MD1/mousepixel[1]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  mouse_ctrl_inst/MD1/mousepixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.826     1.953    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  mouse_ctrl_inst/MD1/mousepixel_reg[1]/C

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mouse_ctrl_inst/MD1/mousepixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.291ns (34.362%)  route 0.556ns (65.638%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[2]/C
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_inst/pixel_cnt_reg[2]/Q
                         net (fo=13, routed)          0.425     0.573    mouse_ctrl_inst/MD1/mousepixel_reg[1]_2[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.098     0.671 r  mouse_ctrl_inst/MD1/mousepixel[1]_i_2/O
                         net (fo=2, routed)           0.131     0.802    mouse_ctrl_inst/MD1/mousepixel[1]_i_2_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.847 r  mouse_ctrl_inst/MD1/mousepixel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.847    mouse_ctrl_inst/MD1/mousepixel[0]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  mouse_ctrl_inst/MD1/mousepixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.827     1.954    mouse_ctrl_inst/MD1/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  mouse_ctrl_inst/MD1/mousepixel_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            isX_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.266ns (17.709%)  route 1.234ns (82.291%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=5, routed)           1.234     1.455    mouse_ctrl_inst/MC1/rst_IBUF
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.045     1.500 r  mouse_ctrl_inst/MC1/isX_i_1/O
                         net (fo=1, routed)           0.000     1.500    mouse_ctrl_inst_n_32
    SLICE_X39Y18         FDRE                                         r  isX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  isX_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.220ns (11.657%)  route 1.668ns (88.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.668     1.888    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X30Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.817     1.944    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.265ns (13.531%)  route 1.694ns (86.469%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.694     1.914    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.817     1.944    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.960ns  (logic 0.265ns (13.524%)  route 1.695ns (86.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.695     1.915    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.960    mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.817     1.944    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.265ns (13.497%)  route 1.699ns (86.503%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.699     1.919    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.964 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.964    mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X30Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.817     1.944    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.981ns  (logic 0.217ns (10.932%)  route 1.765ns (89.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.765     1.981    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.820     1.947    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.061ns  (logic 0.262ns (12.690%)  route 1.800ns (87.310%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.800     2.016    mouse_ctrl_inst/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.061 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.061    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.820     1.947    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/C





