<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE nta PUBLIC '-//Uppaal Team//DTD Flat System 1.6//EN' 'http://www.it.uu.se/research/group/darts/uppaal/flat-1_6.dtd'>
<nta>
	<declaration>/* Feel free to cite and/or read details to the model using:
  STRNADEL Josef. Statistical Model Checking of Approximate Circuits: Challenges and Opportunities. In: Proceedings of the 2020 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE). Grenoble: IEEE Computer Society, 2020, pp. 1574-1577. ISBN 978-3-9819263-4-7. Available from: https://ieeexplore.ieee.org/document/9116207 and https://www.fit.vut.cz/research/publication/12055/
 */
const int MAX_INT = 65536;

double dif_count = 0;
double res_count = 0;
int[0, MAX_INT] unique_count = 0;

int[0, MAX_INT] comb_input;
int[-1,MAX_INT] unique_inputs[MAX_INT];
double coverage_percentage = 0.0;

double out_sum_all_acc;
double out_sum_all_approx;
double out_sum_all_diff;
double out_sum_all_diff_squared;

double out_sum_relative;

int hamming_distance = 0;
int max_hamming_distance = 0;
double error_prob = 0.0;
double mean_abs_error = 0.0;
double mean_squared_error = 0.0;
double mean_relative_error = 0.0;
double worst_case_error = 0.0;
double worst_case_relative_error = 0.0;
double worst_delay = 0.0;
double current_delay = 0.0;
double delay_sum = 0.0;
double delay_avg = 0.0;

double rnd;

broadcast chan change[1000];
int outcnt=0;

double bit_flips = 0.0;
double avg_flips_per_res = 0.0;
double bit_flips_sum = 0.0;
double max_bit_flips = 0.0;

const int NOPS = 9;
typedef int[0,NOPS-1] tOp;

int input_a;
int input_b;

const tOp OP_NOT = 0;
const tOp OP_DLY = 1;
const tOp OP_AND = 2;
const tOp OP_NAND = 3;
const tOp OP_OR = 4;
const tOp OP_NOR = 5;
const tOp OP_XOR = 6;
const tOp OP_XNOR = 7;
const tOp OP_SET = 8;

const int NCOM = 40;
tOp tbl_op[NCOM] = {2, 2, 2, 2, 2, 2, 4, 4, 6, 2, 6, 4, 2, 6, 2, 6, 2, 2, 6, 4, 2, 2, 2, 4, 6, 6, 6, 2, 2, 6, 4, 6, 2, 2, 6, 4, 2, 2, 6, 1};

int duration(tOp op){  
    int duration=0;
    if(op==OP_NOT) duration=3;
    if(op==OP_DLY) duration=10;
    if(op==OP_AND) duration=10;
    if(op==OP_NAND) duration=13;
    if(op==OP_OR) duration=10;
    if(op==OP_NOR) duration=13;
    if(op==OP_XOR) duration=20;
    if(op==OP_XNOR) duration=23;
    if(op==OP_SET) duration=0;
    return duration;
}

broadcast chan go, pwrUp;

const double COVERAGE_RATIO = 100.0;
const int DLY_ZERO = 0;

const int TBL_PWR2[31] = {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824};

broadcast chan update;
broadcast chan cmpDone;

const int MAX_BITS = 1024;
bool bits[MAX_BITS];
bool difference=false;
bool dif2=false;
int diffctrl=0;
int[-MAX_INT, MAX_INT] err_magn_v;    
double err_magn_r;

int[0, MAX_INT] bitsCovered;
double inCoverage;

bool allCovered=false;

const int NIB_MUL2 = 16;
const int NOB_MUL2 = 16;
const int NTV_MUL2 = TBL_PWR2[NIB_MUL2]; 
const int DLY_MUL2 = 500;                 

/* ===------------------------  ------------------------==== */
int getMasked(int w, int offset, int[0,MAX_INT] data){ 
    int mask = (TBL_PWR2[w]-1);    
   return (data &amp; (mask &lt;&lt; offset)) &gt;&gt; offset;     
}    
bool getBit(int pos, int[0,MAX_INT] data){ return getMasked(1, pos, data); }

const int NIB_ANY = 16;
const int NOB_ANY = 16;
const int NTV_ANY = TBL_PWR2[NIB_ANY]; 
const int DLY_ANY = 20;                 
bool tbl_acc_any[TBL_PWR2[NIB_ANY]][NIB_ANY+NOB_ANY];
//
const int NFUN = 1;
typedef int[0,NFUN-1] tFun;
//-------
const tFun F_MUL = 0;
//
void fill_tbl_acc_any(int win, int wout, tFun f, int fdly){ 
    int[0,MAX_INT] i;
    int[0,MAX_INT] result;
    int j, k, op0, op1;
    for(i=0; i&lt;TBL_PWR2[win]; i++){    
        for(j=0; j&lt;win; j++){
            tbl_acc_any[i][j] = getBit(j,i);
        }
        if(f==F_MUL){
            op0 = getMasked(win/2, 0, i);
            op1 = getMasked(win/2, win/2, i);
            result = op0*op1;
        }
        else { result = 0; }
        for(k=0; k&lt;wout; k++){
            tbl_acc_any[i][win+(wout-k-1)] = getBit(k,result);
        }
    }
}

/* ===------------------------  ------------------------==== */
const int NPI = NIB_MUL2;    
const int NPO = NOB_MUL2;   
//
const int NTV = NTV_MUL2; 
const int DLY = DLY_MUL2;
//
const int PIxy[NPI] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15};
const int POx[NPO] = {16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31};
//
const int POy[NPO] = {32, 33, 34, -1, -1, 37, -1, 39, -1, 41, 42, -1, 44, 45, 46, 47};

int[0, 1073741824] PWR2_NPI = TBL_PWR2[NPI];
/* ===------------------------  ------------------------==== */

const int MAX_INNER_NODES = 1000;
typedef struct {
    int dly;
    bool flag;
} sNode;
sNode nodes[MAX_INNER_NODES];

const int MAX_INNER_GATES = 1000;
typedef struct {
    bool active;
    int in0;
    int in1;
    int inAvail;
    int out0;
    int dly;
    int depth;
    bool flag;
} sGate;
sGate gates[MAX_INNER_GATES];

int[0, 1073741824] approxCircNodes = 0;
int[0, 1073741824] approxCircGates = 0;
int approxCircDly=0;
int[0, 1073741824] approxCircDepth=0;


bool outEq(){
    bool same=true;
    int i;
    hamming_distance = 0;
    for(i=0; i&lt;NPO; i++){
        if((POx[i]&gt;=0) &amp;&amp; (POy[i]&gt;=0)){
            if(bits[POx[i]] != bits[POy[i]]){
                hamming_distance++;
                same = false;
            }
        }
    }
    
    if (same == false) {
        dif_count = dif_count + 1;
    }

    if (hamming_distance &gt; max_hamming_distance) {
        max_hamming_distance = hamming_distance;
    }

    res_count = res_count + 1;

    return same;
}

double EP() {
    //error probability
    //number of different outputs divided by number of results
    double ret = dif_count / res_count;

    return ret;
}

double MAE() {
    //mean absolute error
    //sum of differences (approx. vs acc.) divided by number of results
    double ret = out_sum_all_diff / res_count;

    return ret;
}

double MSE() {
    //mean squared error
    //sum of squared differences divided by number of results
    double ret = out_sum_all_diff_squared / res_count;

    return ret;
}

double MRE() {
    //mean relative error
    //mean error in relation to size of accurate output
    double ret = out_sum_relative / res_count;

    return ret;
}

double avg_bitflips() {
    //total number of bit flips divided by number of results
    double ret = bit_flips_sum / res_count;

    return ret;
}

void calc_metrics() {
    error_prob = EP();
    mean_abs_error = MAE();
    mean_squared_error = MSE();
    mean_relative_error = MRE();
    avg_flips_per_res = avg_bitflips();
}

int[0, MAX_INT] res_acc=0;
int[0, MAX_INT] res_approx=0;

void diff(){
    int i;
    double res_dif;
    double relative_res_dif;
    res_acc = 0;
    res_approx = 0;

    difference = !outEq();

     for(i=0; i&lt;=NPO-1; i++){                                       
        res_acc += bits[i+NPI]*TBL_PWR2[i];
        if(POy[i]&gt;=0) res_approx += bits[i+NPI+NPO]*TBL_PWR2[i];    
    }
    out_sum_all_acc = out_sum_all_acc + res_acc;
    out_sum_all_approx = out_sum_all_approx + res_approx;

    out_sum_all_diff = fabs(out_sum_all_acc - out_sum_all_approx);
    out_sum_all_diff_squared = out_sum_all_diff_squared + pow(abs(res_approx-res_acc),2);
    out_sum_relative = out_sum_relative + (abs(res_approx-res_acc) / fmax(1.0, 1.0*res_acc));

    res_dif = 1.0 * abs(res_approx - res_acc);
    if (res_dif &gt; worst_case_error) {
        worst_case_error = res_dif;
    }

    relative_res_dif = abs(res_approx - res_acc) / fmax(1.0, 1.0*res_acc);
    if (relative_res_dif &gt; worst_case_relative_error) {
        worst_case_relative_error = relative_res_dif;
    }

    err_magn_v = res_acc - res_approx;
    if(res_acc!=0) err_magn_r = 1-((1.0*res_approx)/(1.0*res_acc));

    if(max_bit_flips &lt; bit_flips) {
        max_bit_flips = bit_flips;
    }

    bit_flips = 0;

    calc_metrics();
}
</declaration>
	<template>
		<name>tmul2any</name>
		<parameter>const int &amp;PIxy[NPI], const int &amp;POx[NPO], bool &amp;ttbl[TBL_PWR2[NIB_ANY]][NIB_ANY+NOB_ANY], const int  dly</parameter>
		<declaration>
clock x;

int getIdx(int i){
    int idx=-1;

    if(i &lt; NPI) {
        idx = PIxy[i];
    }
    else {
        idx = POx[i-NPI];
    }

    return idx;
}


int[0, MAX_INT] bin2dec()
{
    int[0, MAX_INT] result=0;
    int i;
    for(i=0; i&lt;NIB_MUL2; i++){
        result += bits[getIdx(i)]*TBL_PWR2[i];
    }

    return result;
}


int getOut(){
    int res, i;
    for(i=NIB_MUL2; i&lt;NIB_MUL2+NOB_MUL2; i++){
        res += bits[getIdx(i)]*TBL_PWR2[i-NIB_MUL2];
    }
    return res;    
}

void f(){
    if(POx[15]&gt;=0) bits[POx[15]]=ttbl[bin2dec()][16];
    if(POx[14]&gt;=0) bits[POx[14]]=ttbl[bin2dec()][17];
    if(POx[13]&gt;=0) bits[POx[13]]=ttbl[bin2dec()][18];
    if(POx[12]&gt;=0) bits[POx[12]]=ttbl[bin2dec()][19];
    if(POx[11]&gt;=0) bits[POx[11]]=ttbl[bin2dec()][20];
    if(POx[10]&gt;=0) bits[POx[10]]=ttbl[bin2dec()][21];
    if(POx[9]&gt;=0) bits[POx[9]]=ttbl[bin2dec()][22];
    if(POx[8]&gt;=0) bits[POx[8]]=ttbl[bin2dec()][23];
    if(POx[7]&gt;=0) bits[POx[7]]=ttbl[bin2dec()][24];
    if(POx[6]&gt;=0) bits[POx[6]]=ttbl[bin2dec()][25];
    if(POx[5]&gt;=0) bits[POx[5]]=ttbl[bin2dec()][26];
    if(POx[4]&gt;=0) bits[POx[4]]=ttbl[bin2dec()][27];
    if(POx[3]&gt;=0) bits[POx[3]]=ttbl[bin2dec()][28];
    if(POx[2]&gt;=0) bits[POx[2]]=ttbl[bin2dec()][29];
    if(POx[1]&gt;=0) bits[POx[1]]=ttbl[bin2dec()][30];
    if(POx[0]&gt;=0) bits[POx[0]]=ttbl[bin2dec()][31];

    diffctrl++;
}

void inits(){
    fill_tbl_acc_any(NIB_ANY, NOB_ANY, F_MUL, dly);
}

</declaration>
		<location id="id0" x="-170" y="0">
		</location>
		<location id="id1" x="0" y="0">
			<label kind="invariant" x="-25" y="17">x&lt;=dly</label>
		</location>
		<location id="id2" x="-374" y="0">
			<committed/>
		</location>
		<init ref="id2"/>
		<transition id="id3">
			<source ref="id2"/>
			<target ref="id0"/>
			<label kind="assignment" x="-297" y="0">inits()</label>
		</transition>
		<transition id="id4">
			<source ref="id1"/>
			<target ref="id0"/>
			<label kind="guard" x="-152" y="-136">x==dly</label>
			<label kind="assignment" x="17" y="-59">f()</label>
			<nail x="0" y="-102"/>
			<nail x="-170" y="-102"/>
		</transition>
		<transition id="id5">
			<source ref="id0"/>
			<target ref="id1"/>
			<label kind="synchronisation" x="-110" y="-25">update?</label>
			<label kind="assignment" x="-93" y="0">x=0</label>
		</transition>
	</template>
	<template>
		<name>tmul2_tb_exhaust</name>
		<parameter>const int &amp;PIxy[NPI], const int dly, const double covratio</parameter>
		<declaration>
clock x;
clock tcover;
int input=0;
int nsame=0, inSame=0;
double rCover;

bool inCoverSet[NTV];

int covered()
{
    int cnt=0;

    for(i: int[0,NTV-1])
    {
        if(inCoverSet[i]) {
            cnt++;
        }
    }

    bitsCovered=cnt;

    return cnt;
}

int bin2dec()
{
    int result=0, i;
    for(i=0; i&lt;NPI; i++){
        result += bits[i]*TBL_PWR2[i];
    }

    return result;
}


bool inCovered()
{
  return forall (i : int[0,NTV-1]) inCoverSet[i];    
}



void f(){
    bits[PIxy[0]] = getBit(0, input);
    bits[PIxy[1]] = getBit(1, input);
    bits[PIxy[2]] = getBit(2, input);
    bits[PIxy[3]] = getBit(3, input);
    bits[PIxy[4]] = getBit(4, input);
    bits[PIxy[5]] = getBit(5, input);
    bits[PIxy[6]] = getBit(6, input);
    bits[PIxy[7]] = getBit(7, input);

    if(inCoverSet[input]) { inSame = -1*input; nsame++; }
    else inSame = input;
    inCoverSet[input] = true;
    input = (input+1) % NTV;
    covered();

    rCover = 100.0*bitsCovered / NTV; 
}

void inits(){
    int i;
    for(i:int[0,MAX_INNER_NODES-1]){ nodes[i].flag=false; }
    for(i:int[0,NPI-1]){
        if(exists(j:int[0,NPI-1]) PIxy[j]==i){ 
            nodes[i].flag=true;    
            nodes[i].dly=0;        
        }
        approxCircNodes++;
    }
    for(i=0; i&lt;approxCircGates; i++) gates[i].flag=false;    
    while(exists(i:int[0,MAX_INNER_GATES-1]) (gates[i].flag==false &amp;&amp; i&lt;approxCircGates)){
        approxCircDepth++;
        for(i=0; i&lt;approxCircGates; i++) {
            if(!gates[i].flag &amp;&amp; nodes[gates[i].in0].flag &amp;&amp; nodes[gates[i].in1].flag){  
                nodes[gates[i].out0].dly = (nodes[gates[i].in0].dly&gt;nodes[gates[i].in1].dly?nodes[gates[i].in0].dly:nodes[gates[i].in1].dly) + duration(tbl_op[i]);
                nodes[gates[i].out0].flag=true;
                approxCircNodes++;
                if(nodes[gates[i].out0].dly&lt;approxCircDly){ approxCircDly=nodes[gates[i].out0].dly; }

                gates[i].flag=true;   
            }  
        }
    }
}
</declaration>
		<location id="id6" x="-136" y="0">
			<name x="-153" y="8">apply</name>
			<committed/>
		</location>
		<location id="id7" x="-374" y="0">
			<name x="-382" y="8">get</name>
			<committed/>
		</location>
		<location id="id8" x="34" y="0">
			<name x="17" y="8">done</name>
			<label kind="invariant" x="0" y="-34">tcover'==0</label>
		</location>
		<location id="id9" x="-246" y="-102">
			<name x="-255" y="-136">wait</name>
		</location>
		<location id="id10" x="-510" y="0">
			<urgent/>
		</location>
		<init ref="id10"/>
		<transition id="id11">
			<source ref="id10"/>
			<target ref="id7"/>
			<label kind="assignment" x="-459" y="0">inits()</label>
		</transition>
		<transition id="id12">
			<source ref="id6"/>
			<target ref="id9"/>
			<label kind="guard" x="-221" y="-93">!inCovered()</label>
			<nail x="-136" y="-102"/>
		</transition>
		<transition id="id13">
			<source ref="id6"/>
			<target ref="id8"/>
			<label kind="guard" x="-93" y="-25">inCovered()</label>
			<label kind="assignment" x="-110" y="0">allCovered=true,
x=0</label>
		</transition>
		<transition id="id14">
			<source ref="id7"/>
			<target ref="id6"/>
			<label kind="synchronisation" x="-289" y="-25">update!</label>
			<label kind="assignment" x="-280" y="0">f(), x=0</label>
		</transition>
		<transition id="id15">
			<source ref="id9"/>
			<target ref="id7"/>
			<label kind="synchronisation" x="-365" y="-93">cmpDone?</label>
			<nail x="-374" y="-102"/>
		</transition>
	</template>
	<template>
		<name>tmul2_tb_nondet</name>
		<parameter>const int range_min, const int range_max, const int dly, const double covratio</parameter>
		<declaration>clock x;
clock tcover;
int input=0;
int nsame=0, inSame=0;
double rCover;
int idx=0;

bool inCoverSet[NTV];

int covered()
{
    int cnt=0;

    for(i: int[0,NTV-1])
    {
        if(inCoverSet[i]) {
            cnt++;
        }
    }

    bitsCovered=cnt;

    return cnt;
}

int bin2dec()
{
    int[0, 1073741824] result=0;
	int i;
    for(i=0; i&lt;NPI; i++){
        result += bits[i]*TBL_PWR2[i];
    }

    return result;
}


bool inCovered()
{
  return forall (i : int[0,NTV-1]) inCoverSet[i];    
}

void f(int i){
    input = bin2dec();
   if(inCoverSet[input]) { inSame = -1*input; nsame++; }
  else inSame = input;
   inCoverSet[bin2dec()] = true;
    covered();

    rCover = 100.0*bitsCovered / NTV; 

    inCoverage = 0.0;
}

void inits(){
    int i;
    for(i:int[0,MAX_INNER_NODES-1]){ nodes[i].flag=false; }
    for(i:int[0,NPI-1]){
        if(exists(j:int[0,NPI-1]) PIxy[j]==i){ 
            nodes[i].flag=true;
            nodes[i].dly=0;      
        }
        approxCircNodes++;
    }
    for(i=0; i&lt;approxCircGates; i++) gates[i].flag=false;    
    while(exists(i:int[0,MAX_INNER_GATES-1]) (gates[i].flag==false &amp;&amp; i&lt;approxCircGates)){
        approxCircDepth++;
        for(i=0; i&lt;approxCircGates; i++) {
            if(!gates[i].flag &amp;&amp; nodes[gates[i].in0].flag &amp;&amp; nodes[gates[i].in1].flag){  
                nodes[gates[i].out0].dly = (nodes[gates[i].in0].dly&gt;nodes[gates[i].in1].dly?nodes[gates[i].in0].dly:nodes[gates[i].in1].dly) + duration(tbl_op[i]);
                nodes[gates[i].out0].flag=true;
                approxCircNodes++;
                if(nodes[gates[i].out0].dly&gt;approxCircDly){ approxCircDly=nodes[gates[i].out0].dly; }

                gates[i].flag=true;
            }  
        }
    }
}</declaration>
		<location id="id16" x="-119" y="-102">
			<name x="-129" y="-136">wait</name>
		</location>
		<location id="id17" x="-246" y="0">
			<name x="-255" y="8">get</name>
			<committed/>
		</location>
		<location id="id18" x="170" y="0">
			<name x="153" y="8">done</name>
			<label kind="invariant" x="136" y="-34">tcover'==0</label>
		</location>
		<location id="id19" x="0" y="0">
			<name x="-17" y="8">apply</name>
			<committed/>
		</location>
		<location id="id20" x="-246" y="-102">
			<committed/>
		</location>
		<location id="id21" x="-374" y="0">
			<urgent/>
		</location>
		<init ref="id21"/>
		<transition id="id22">
			<source ref="id21"/>
			<target ref="id17"/>
			<label kind="assignment" x="-331" y="0">inits()</label>
		</transition>
		<transition id="id23">
			<source ref="id20"/>
			<target ref="id17"/>
			<label kind="select" x="-238" y="-68">i: int[range_min, range_max]</label>
			<label kind="assignment" x="-238" y="-51">bits[i] ^= 1, idx=i</label>
		</transition>
		<transition id="id24">
			<source ref="id16"/>
			<target ref="id20"/>
			<label kind="synchronisation" x="-212" y="-102">cmpDone?</label>
		</transition>
		<transition id="id25">
			<source ref="id19"/>
			<target ref="id16"/>
			<label kind="guard" x="-93" y="-93">!inCovered()</label>
			<nail x="0" y="-102"/>
		</transition>
		<transition id="id26">
			<source ref="id17"/>
			<target ref="id19"/>
			<label kind="synchronisation" x="-153" y="-25">update!</label>
			<label kind="assignment" x="-144" y="0">f(idx)</label>
		</transition>
		<transition id="id27">
			<source ref="id19"/>
			<target ref="id18"/>
			<label kind="guard" x="42" y="-25">inCovered()</label>
			<label kind="assignment" x="34" y="0">allCovered=true</label>
		</transition>
	</template>
	<template>
		<name>tmul2_tb_random</name>
		<parameter>const int dly, const double covratio</parameter>
		<declaration>clock x;
clock tcover;
int input=0;
int[0, MAX_INT] nsame=0;
int[0, MAX_INT] inSame=0;
double rCover;
int idx=0;

bool inCoverSet[NTV];

int[0, MAX_INT] covered()
{
    int[0, MAX_INT] cnt=0;

    for(i: int[0,NTV-1])
    {
        if(inCoverSet[i]) {
            cnt++;
        }
    }

    bitsCovered=cnt;

    return cnt;
}

int[0, MAX_INT] bin2dec()
{
    int[0, MAX_INT] result=0;
	int i;
    for(i=0; i&lt;NPI; i++){
        result += bits[i]*TBL_PWR2[i];
    }

    return result;
}


bool inCovered()
{
  return forall (i : int[0,NTV-1]) inCoverSet[i];    
}

int[0, MAX_INT] combine_inputs(bool &amp;in1_binary[NPI/2], bool &amp;in2_binary[NPI/2]) {
    //Concatenate both binary representations of inputs and then convert that to dec
    bool both_binary[NPI];
    int[0, MAX_INT] ret = 0;

    //concatenate both inputs
    for(i:int[0,(NPI/2) - 1]) {
        both_binary[i] = in1_binary[i];
        both_binary[i+NPI/2] = in2_binary[i];
    }
    
    //convert that result to decimal number
    for(i:int[0,NPI-1]) {
        ret += both_binary[i] * TBL_PWR2[i];
    }

    return ret;
}

void unique_input_insert(int[0, MAX_INT] input) {
    for(i:int[0,MAX_INT-1]) {
        if(unique_inputs[i] == -1) {
            unique_inputs[i] = input;
            return;
        }
    }
}

bool input_covered(int[0, MAX_INT] input) {
    //if the input is already in the unique_inputs array return True
    //else return False
    return exists (i : int[0,MAX_INT-1]) input == unique_inputs[i];
}

void dec_to_bin(int[0,MAX_INT] number, bool &amp;number_binary[NPI/2]) {
    //init all bits to 0
    int j = 0;
    for(i:int[0,(NPI/2 - 1)]) {
        number_binary[i] = 0;
    }

    if(number == 0) { 
        return; 
    }

    while(number &gt; 0) {
        number_binary[j] = number % 2;
        number /= 2;
        j++;
    }
}

int[0, MAX_INT] check_limits(int[-MAX_INT, MAX_INT] number, int[0, MAX_INT] min, int[0, MAX_INT] max) {
    if(number &lt; min) number = min;
    if(number &gt; max) number = max;
    return number;
}

void f(int i){
    bool a_binary[NPI/2];
    bool b_binary[NPI/2];

    int[0, MAX_INT] imax = fint(exp2(NPI/2));

    input_a = 0;
    input_b = 0;

    current_delay = 0.0; //reset delay counter
    if(res_count &gt; 0) { delay_avg = delay_sum / res_count; }

    //Both inputs uniform distribution
    input_a = fint(random(imax));

    input_b = fint(random(imax));

    input_a = check_limits(input_a, 0, imax);
    input_b = check_limits(input_b, 0, imax);

    dec_to_bin(input_a, a_binary);
    dec_to_bin(input_b, b_binary);

    for(i:int[0,NPI/2 - 1]) {
        bits[i] = a_binary[i];
        bits[i+NPI/2] = b_binary[i];
    }

    //check if this bit combination has already been used
    comb_input = combine_inputs(a_binary, b_binary);
    if(not input_covered(comb_input)) {
        unique_input_insert(comb_input);
        unique_count++;

        coverage_percentage = (1.0*unique_count / MAX_INT) * 100;
    }

    if(inCoverSet[input]) { inSame = -1*input; nsame++; }
    else inSame = input;
    inCoverSet[bin2dec()] = true;
    covered();

    rCover = 100.0*bitsCovered / NTV; 

    inCoverage = 0.0;
}

void inits(){
    int i;

    //set all elements of unique_inputs array to -1
    //eventually they shall all be replaced by different input combos
    for(i:int[0,MAX_INT-1]) { unique_inputs[i] = -1; }

    for(i:int[0,MAX_INNER_NODES-1]){ nodes[i].flag=false; }
    for(i:int[0,NPI-1]){
        if(exists(j:int[0,NPI-1]) PIxy[j]==i){ 
            nodes[i].flag=true;    
            nodes[i].dly=0;        
        }
        approxCircNodes++;
    }
    for(i=0; i&lt;approxCircGates; i++) gates[i].flag=false;
    while(exists(i:int[0,MAX_INNER_GATES-1]) (gates[i].flag==false &amp;&amp; i&lt;approxCircGates)){
        approxCircDepth++;
        for(i=0; i&lt;approxCircGates; i++) {
            if(!gates[i].flag &amp;&amp; nodes[gates[i].in0].flag &amp;&amp; nodes[gates[i].in1].flag){  
                nodes[gates[i].out0].dly = (nodes[gates[i].in0].dly&gt;nodes[gates[i].in1].dly?nodes[gates[i].in0].dly:nodes[gates[i].in1].dly) + duration(tbl_op[i]);
                nodes[gates[i].out0].flag=true;
                approxCircNodes++;
                if(nodes[gates[i].out0].dly&gt;approxCircDly){ approxCircDly=nodes[gates[i].out0].dly; }

                gates[i].flag=true; 
            }  
        }
    }
}</declaration>
		<location id="id28" x="-119" y="-102">
			<name x="-129" y="-136">wait</name>
		</location>
		<location id="id29" x="-246" y="0">
			<name x="-255" y="8">get</name>
			<committed/>
		</location>
		<location id="id30" x="170" y="0">
			<name x="153" y="8">done</name>
			<label kind="invariant" x="136" y="-34">tcover'==0</label>
		</location>
		<location id="id31" x="0" y="0">
			<name x="-17" y="8">apply</name>
			<committed/>
		</location>
		<location id="id32" x="-246" y="-102">
			<committed/>
		</location>
		<location id="id33" x="-374" y="0">
			<urgent/>
		</location>
		<init ref="id33"/>
		<transition id="id34">
			<source ref="id33"/>
			<target ref="id29"/>
			<label kind="assignment" x="-331" y="0">inits()</label>
		</transition>
		<transition id="id35">
			<source ref="id32"/>
			<target ref="id29"/>
		</transition>
		<transition id="id36">
			<source ref="id28"/>
			<target ref="id32"/>
			<label kind="synchronisation" x="-212" y="-102">cmpDone?</label>
		</transition>
		<transition id="id37">
			<source ref="id31"/>
			<target ref="id28"/>
			<label kind="guard" x="-93" y="-93">!inCovered()</label>
			<nail x="0" y="-102"/>
		</transition>
		<transition id="id38">
			<source ref="id29"/>
			<target ref="id31"/>
			<label kind="synchronisation" x="-153" y="-25">update!</label>
			<label kind="assignment" x="-144" y="0">f(idx)</label>
		</transition>
		<transition id="id39">
			<source ref="id31"/>
			<target ref="id30"/>
			<label kind="guard" x="42" y="-25">inCovered()</label>
			<label kind="assignment" x="34" y="0">allCovered=true</label>
		</transition>
	</template>
	<template>
		<name>syncPrimary</name>
		<declaration>int idx;</declaration>
		<location id="id40" x="-748" y="-306">
		</location>
		<location id="id41" x="-646" y="-306">
			<committed/>
		</location>
		<location id="id42" x="-510" y="-306">
			<committed/>
		</location>
		<init ref="id40"/>
		<transition id="id43">
			<source ref="id42"/>
			<target ref="id40"/>
			<label kind="guard" x="-646" y="-399">idx&gt;=NPI</label>
			<nail x="-510" y="-374"/>
			<nail x="-748" y="-374"/>
		</transition>
		<transition id="id44">
			<source ref="id42"/>
			<target ref="id41"/>
			<label kind="guard" x="-595" y="-323">idx&lt;NPI</label>
			<nail x="-578" y="-272"/>
		</transition>
		<transition id="id45">
			<source ref="id41"/>
			<target ref="id42"/>
			<label kind="synchronisation" x="-612" y="-340">change[idx]!</label>
			<label kind="assignment" x="-629" y="-280">idx++</label>
		</transition>
		<transition id="id46">
			<source ref="id40"/>
			<target ref="id41"/>
			<label kind="synchronisation" x="-730" y="-323">update?</label>
			<label kind="assignment" x="-714" y="-306">idx=0</label>
		</transition>
	</template>
	<template>
		<name>eval_diff</name>
		<parameter>const int dly</parameter>
		<declaration>clock x;</declaration>
		<location id="id47" x="-238" y="0">
			<label kind="invariant" x="-297" y="-8">x&lt;=dly</label>
		</location>
		<location id="id48" x="-102" y="0">
			<committed/>
		</location>
		<init ref="id47"/>
		<transition id="id49">
			<source ref="id48"/>
			<target ref="id47"/>
			<label kind="synchronisation" x="-178" y="51">cmpDone!</label>
			<label kind="assignment" x="-246" y="110">outcnt=0, diffctrl=0, x=0</label>
			<nail x="-102" y="110"/>
			<nail x="-238" y="110"/>
		</transition>
		<transition id="id50">
			<source ref="id47"/>
			<target ref="id47"/>
			<label kind="guard" x="-331" y="-93">diffctrl&lt;2
&amp;&amp; x==dly</label>
			<label kind="assignment" x="-289" y="-42">x=0</label>
			<nail x="-263" y="-76"/>
			<nail x="-229" y="-76"/>
		</transition>
		<transition id="id51">
			<source ref="id47"/>
			<target ref="id48"/>
			<label kind="guard" x="-204" y="0">diffctrl==2</label>
			<label kind="assignment" x="-212" y="-68">err_magn_v=0,
err_magn_r=0.0,
diff()</label>
		</transition>
	</template>
	<template>
		<name>gate2</name>
		<parameter>const int id, const int a0, const int a1, const int y0, broadcast chan &amp;cin0, broadcast chan &amp;cin1, broadcast chan &amp;cout0</parameter>
		<declaration>clock x;

void inits(){
    int i;

    // collect info about the approx.circuit topology 
    gates[id].active = true;
    gates[id].in0 = a0; 
    gates[id].in1 = a1; 
    gates[id].inAvail = 0; 
    gates[id].out0 = y0; 
    gates[id].dly = duration(tbl_op[id]);
    gates[id].depth = -1;
    gates[id].flag = false;

    approxCircGates++;    
}

void outGen(tOp op){
 //   outSync(y0);

	bool original_bit = bits[y0];

    if(op == OP_AND){
        bits[y0] = bits[a0] &amp; bits[a1];        
    }
    else if(op == OP_NAND){
        bits[y0] = not (bits[a0] &amp; bits[a1]);        
    }
    else if(op == OP_OR){
        bits[y0] = bits[a0] | bits[a1];        
    }
    else if(op == OP_NOR){
        bits[y0] = not (bits[a0] | bits[a1]);        
    }
    else if(op == OP_XOR){
        bits[y0] = (bits[a0] != bits[a1]);        
    }
    else if(op == OP_XNOR){
        bits[y0] = (bits[a0] == bits[a1]);
    }
    else if(op == OP_SET){
        //not really a gate but should be fine
        bits[y0] = bits[a0];
    }
    else {    // unsupported operation
    }

	if(original_bit != bits[y0]) {
		bit_flips = bit_flips + 1;
        bit_flips_sum = bit_flips_sum + 1;
	}

    if(id==2){ 
        if(diffctrl&lt;2) diffctrl++;
    }

    //delay between input and output
    current_delay = current_delay + duration(tbl_op[id]);
    if(current_delay &gt; worst_delay) {
        worst_delay = current_delay;
    }

    delay_sum = delay_sum + duration(tbl_op[id]); 
}
</declaration>
		<location id="id52" x="-170" y="0">
		</location>
		<location id="id53" x="0" y="0">
			<label kind="invariant" x="-17" y="17">x&lt;=duration(tbl_op[id])</label>
		</location>
		<location id="id54" x="-272" y="0">
			<committed/>
		</location>
		<init ref="id54"/>
		<transition id="id55">
			<source ref="id54"/>
			<target ref="id52"/>
			<label kind="assignment" x="-238" y="0">inits()</label>
		</transition>
		<transition id="id56">
			<source ref="id52"/>
			<target ref="id53"/>
			<label kind="synchronisation" x="-144" y="0">cin1?</label>
			<label kind="assignment" x="-76" y="0">x=0</label>
			<nail x="-85" y="0"/>
		</transition>
		<transition id="id57">
			<source ref="id53"/>
			<target ref="id52"/>
			<label kind="guard" x="-110" y="-127">x==duration(tbl_op[id])</label>
			<label kind="synchronisation" x="8" y="-68">cout0!</label>
			<label kind="assignment" x="-144" y="-102">outGen(tbl_op[id])</label>
			<nail x="0" y="-102"/>
			<nail x="-170" y="-102"/>
		</transition>
		<transition id="id58">
			<source ref="id52"/>
			<target ref="id53"/>
			<label kind="synchronisation" x="-136" y="-42">cin0?</label>
			<label kind="assignment" x="-59" y="-42">x=0</label>
			<nail x="-85" y="-34"/>
		</transition>
	</template>
	<system>
// Place template instantiations here.

synPri = syncPrimary();
mul2A = tmul2any(PIxy, POx, tbl_acc_any, DLY_MUL2);

//mul2Atb = tmul2_tb_exhaust(PIxy, DLY_MUL2, COVERAGE_RATIO);
//mul2Atb = tmul2_tb_nondet(PIxy[0], PIxy[7], DLY_MUL2, COVERAGE_RATIO);
mul2Atb = tmul2_tb_random(DLY_MUL2, COVERAGE_RATIO);

ediff = eval_diff(5);

//gates
g117 = gate2(0, PIxy[4], PIxy[15], POy[10], change[4], change[15], change[117]);
g297 = gate2(1, PIxy[14], PIxy[6], 297, change[14], change[6], change[297]);
g307 = gate2(2, PIxy[13], PIxy[4], POy[2], change[13], change[4], change[307]);
g308 = gate2(3, PIxy[15], PIxy[5], 308, change[15], change[5], change[308]);
g327 = gate2(4, PIxy[12], PIxy[7], 327, change[12], change[7], change[327]);
g338 = gate2(5, PIxy[13], 327, 338, change[13], change[327], change[338]);
g339 = gate2(6, POy[2], 327, 339, change[307], change[327], change[339]);
g340 = gate2(7, 308, 338, 340, change[308], change[338], change[340]);
g341 = gate2(8, 297, 308, 341, change[297], change[308], change[341]);
g343 = gate2(9, 297, 338, 343, change[297], change[338], change[343]);
g344 = gate2(10, 341, 340, 344, change[341], change[340], change[344]);
g345 = gate2(11, 308, 343, 345, change[308], change[343], change[345]);
g353 = gate2(12, PIxy[15], PIxy[6], 353, change[15], change[6], change[353]);
g381 = gate2(13, 344, 297, POy[0], change[344], change[297], change[381]);
g382 = gate2(14, 344, 297, 382, change[344], change[297], change[382]);
g386 = gate2(15, 345, 353, 386, change[345], change[353], change[386]);
g387 = gate2(16, PIxy[14], 353, 387, change[14], change[353], change[387]);
g388 = gate2(17, PIxy[5], 353, POy[5], change[5], change[353], change[388]);
g389 = gate2(18, 386, 382, 389, change[386], change[382], change[389]);
g390 = gate2(19, 387, POy[5], 390, change[387], change[388], change[390]);
g396 = gate2(20, PIxy[13], PIxy[7], 396, change[13], change[7], change[396]);
g397 = gate2(21, PIxy[14], PIxy[7], 397, change[14], change[7], change[397]);
g398 = gate2(22, PIxy[15], PIxy[7], 398, change[15], change[7], change[398]);
g420 = gate2(23, 339, 396, 420, change[339], change[396], change[420]);
g421 = gate2(24, POy[0], 396, 421, change[381], change[396], change[421]);
g424 = gate2(25, 421, 420, POy[12], change[421], change[420], change[424]);
g426 = gate2(26, 389, 397, 426, change[389], change[397], change[426]);
g427 = gate2(27, 389, 397, 427, change[389], change[397], change[427]);
g428 = gate2(28, 426, 396, 428, change[426], change[396], change[428]);
g429 = gate2(29, 426, 396, POy[13], change[426], change[396], change[429]);
g430 = gate2(30, 427, 428, 430, change[427], change[428], change[430]);
g431 = gate2(31, 390, 398, 431, change[390], change[398], change[431]);
g432 = gate2(32, 390, PIxy[7], 432, change[390], change[7], change[432]);
g433 = gate2(33, 398, 430, 433, change[398], change[430], change[433]);
g434 = gate2(34, 431, 430, POy[14], change[431], change[430], change[434]);
g435 = gate2(35, 432, 433, POy[15], change[432], change[433], change[435]);
g436 = gate2(36, PIxy[4], PIxy[15], POy[9], change[4], change[15], change[436]);
g437 = gate2(37, PIxy[4], PIxy[15], POy[7], change[4], change[15], change[437]);
g438 = gate2(38, 421, 420, POy[1], change[421], change[420], change[438]);

// List one or more processes to be composed into a system.
system
synPri,
mul2A, 
mul2Atb,
ediff,
g117,
g297,
g307,
g308,
g327,
g338,
g339,
g340,
g341,
g343,
g344,
g345,
g353,
g381,
g382,
g386,
g387,
g388,
g389,
g390,
g396,
g397,
g398,
g420,
g421,
g424,
g426,
g427,
g428,
g429,
g430,
g431,
g432,
g433,
g434,
g435,
g436,
g437,
g438;
</system>
	<queries>
		<query>
			<formula>simulate[&lt;=20000;1] {res_acc, res_approx}</formula>
			<comment>Accurate results vs approximate results</comment>
			<result outcome="success" type="quality" timestamp="2024-03-26 17:10:40 +0100">
				<plot title="Simulations (1)" xaxis="time" yaxis="value">
					<series title="res_acc" type="l" color="0xff0000" encoding="csv">0.0,0.0
504.861686991062,0.0
504.861686991062,13756.0
1005.1071274338756,13756.0
1005.1071274338756,0.0
1505.1071274338756,0.0
1505.1071274338756,46228.0
2005.1071274338756,46228.0
2005.1071274338756,15912.0
2507.011787125375,15912.0
2507.011787125375,0.0
3009.892854160862,0.0
3009.892854160862,21546.0
3509.892854160862,21546.0
3509.892854160862,1740.0
4009.892854160862,1740.0
4009.892854160862,16224.0
4509.892854160862,16224.0
4509.892854160862,9916.0
5009.892854160862,9916.0
5009.892854160862,42676.0
5509.892854160862,42676.0
5509.892854160862,1100.0
6014.601842387347,1100.0
6014.601842387347,3280.0
6514.601842387347,3280.0
6514.601842387347,8060.0
7015.005084577715,8060.0
7015.005084577715,4830.0
7519.294862966053,4830.0
7519.294862966053,7776.0
8019.294862966053,7776.0
8019.294862966053,47304.0
8519.294862966053,47304.0
8519.294862966053,1404.0
9019.294862966053,1404.0
9019.294862966053,16637.0
9519.294862966053,16637.0
9519.294862966053,15921.0
10022.36417339067,15921.0
10022.36417339067,2472.0
10522.386177739827,2472.0
10522.386177739827,30160.0
11022.386177739827,30160.0
11022.386177739827,10360.0
11522.386177739827,10360.0
11522.386177739827,22500.0
12026.531198548619,22500.0
12026.531198548619,870.0
12528.48475769977,870.0
12528.48475769977,10385.0
13028.521267118631,10385.0
13028.521267118631,970.0
13528.93130720593,970.0
13528.93130720593,59000.0
14032.83138578292,59000.0
14032.83138578292,32604.0
14532.83138578292,32604.0
14532.83138578292,180.0
15037.452615170041,180.0
15037.452615170041,4150.0
15541.944822042715,4150.0
15541.944822042715,13900.0
16041.944822042715,13900.0
16041.944822042715,1958.0
16541.944822042715,1958.0
16541.944822042715,34290.0
17041.944822042715,34290.0
17041.944822042715,836.0
17541.944822042715,836.0
17541.944822042715,10292.0
18041.944822042715,10292.0
18041.944822042715,7500.0
18541.944822042715,7500.0
18541.944822042715,36975.0
19044.96111519169,36975.0
19044.96111519169,16745.0
19544.96111519169,16745.0
19544.96111519169,32319.0
20000.0,32319.0
					</series>
					<series title="res_approx" type="l" color="0x00ffff" encoding="csv">0.0,0.0
504.861686991062,0.0
504.861686991062,8192.0
1005.1071274338756,8192.0
1005.1071274338756,0.0
1505.1071274338756,0.0
1505.1071274338756,42628.0
2005.1071274338756,42628.0
2005.1071274338756,16388.0
2507.011787125375,16388.0
2507.011787125375,0.0
3009.892854160862,0.0
3009.892854160862,20487.0
3509.892854160862,20487.0
3509.892854160862,0.0
4009.892854160862,0.0
4009.892854160862,16416.0
4509.892854160862,16416.0
4509.892854160862,8192.0
5009.892854160862,8192.0
5009.892854160862,42628.0
5509.892854160862,42628.0
5509.892854160862,0.0
6014.601842387347,0.0
6014.601842387347,5766.0
6514.601842387347,5766.0
6514.601842387347,12291.0
7015.005084577715,12291.0
7015.005084577715,8192.0
7519.294862966053,8192.0
7519.294862966053,12295.0
8019.294862966053,12295.0
8019.294862966053,46722.0
8519.294862966053,46722.0
8519.294862966053,0.0
9019.294862966053,0.0
9019.294862966053,18080.0
9519.294862966053,18080.0
9519.294862966053,12290.0
10022.36417339067,12290.0
10022.36417339067,4102.0
10522.386177739827,4102.0
10522.386177739827,32768.0
11022.386177739827,32768.0
11022.386177739827,8192.0
11522.386177739827,8192.0
11522.386177739827,22146.0
12026.531198548619,22146.0
12026.531198548619,0.0
12528.48475769977,0.0
12528.48475769977,8192.0
13028.521267118631,8192.0
13028.521267118631,0.0
13528.93130720593,0.0
13528.93130720593,59044.0
14032.83138578292,59044.0
14032.83138578292,34464.0
14532.83138578292,34464.0
14532.83138578292,0.0
15037.452615170041,0.0
15037.452615170041,5766.0
15541.944822042715,5766.0
15541.944822042715,16416.0
16041.944822042715,16416.0
16041.944822042715,0.0
16541.944822042715,0.0
16541.944822042715,34464.0
17041.944822042715,34464.0
17041.944822042715,0.0
17541.944822042715,0.0
17541.944822042715,13958.0
18041.944822042715,13958.0
18041.944822042715,4102.0
18541.944822042715,4102.0
18541.944822042715,38562.0
19044.96111519169,38562.0
19044.96111519169,18048.0
19544.96111519169,18048.0
19544.96111519169,32768.0
20000.0,32768.0
					</series>
					<comment/>
				</plot>
			</result>
		</query>
		<query>
			<formula>simulate[&lt;=20000;1] {current_delay}</formula>
			<comment>Jitter of delay for each result</comment>
			<result outcome="success" type="quality" timestamp="2024-04-11 13:45:02 +0200">
				<plot title="Simulations (1)" xaxis="time" yaxis="value">
					<series title="current_delay" type="l" color="0xff0000" encoding="csv">0.0,0.0
10.0,0.0
10.0,150.0
20.0,150.0
20.0,280.0
30.0,280.0
30.0,440.0
40.0,440.0
40.0,550.0
50.0,550.0
50.0,610.0
60.0,610.0
60.0,660.0
70.0,660.0
70.0,700.0
80.0,700.0
80.0,760.0
90.0,760.0
90.0,790.0
100.0,790.0
100.0,870.0
110.0,870.0
110.0,900.0
120.0,900.0
120.0,910.0
130.0,910.0
130.0,940.0
502.225455326261,940.0
502.225455326261,0.0
512.225455326261,0.0
512.225455326261,150.0
522.225455326261,150.0
522.225455326261,270.0
532.225455326261,270.0
532.225455326261,450.0
542.225455326261,450.0
542.225455326261,550.0
552.225455326261,550.0
552.225455326261,610.0
562.225455326261,610.0
562.225455326261,660.0
572.225455326261,660.0
572.225455326261,720.0
582.225455326261,720.0
582.225455326261,780.0
592.225455326261,780.0
592.225455326261,810.0
602.225455326261,810.0
602.225455326261,890.0
612.225455326261,890.0
612.225455326261,920.0
622.225455326261,920.0
622.225455326261,930.0
632.225455326261,930.0
632.225455326261,960.0
1006.5374806872569,960.0
1006.5374806872569,0.0
1016.5374806872569,0.0
1016.5374806872569,150.0
1026.537480687257,150.0
1026.537480687257,290.0
1036.537480687257,290.0
1036.537480687257,470.0
1046.537480687257,470.0
1046.537480687257,590.0
1056.537480687257,590.0
1056.537480687257,670.0
1066.537480687257,670.0
1066.537480687257,720.0
1076.537480687257,720.0
1076.537480687257,780.0
1086.537480687257,780.0
1086.537480687257,840.0
1096.537480687257,840.0
1096.537480687257,870.0
1106.537480687257,870.0
1106.537480687257,950.0
1116.537480687257,950.0
1116.537480687257,980.0
1126.537480687257,980.0
1126.537480687257,990.0
1136.537480687257,990.0
1136.537480687257,1020.0
1506.9641288684215,1020.0
1506.9641288684215,0.0
1516.9641288684215,0.0
1516.9641288684215,150.0
1526.9641288684215,150.0
1526.9641288684215,270.0
1536.9641288684215,270.0
1536.9641288684215,470.0
1546.9641288684215,470.0
1546.9641288684215,580.0
1556.9641288684215,580.0
1556.9641288684215,660.0
1566.9641288684215,660.0
1566.9641288684215,730.0
1576.9641288684215,730.0
1576.9641288684215,830.0
1586.9641288684215,830.0
1586.9641288684215,890.0
1596.9641288684215,890.0
1596.9641288684215,930.0
1606.9641288684215,930.0
1606.9641288684215,1010.0
1616.9641288684215,1010.0
1616.9641288684215,1040.0
1626.9641288684215,1040.0
1626.9641288684215,1050.0
1636.9641288684215,1050.0
1636.9641288684215,1080.0
2006.9641288684215,1080.0
2006.9641288684215,0.0
2016.9641288684215,0.0
2016.9641288684215,150.0
2026.9641288684215,150.0
2026.9641288684215,270.0
2036.9641288684215,270.0
2036.9641288684215,450.0
2046.9641288684215,450.0
2046.9641288684215,560.0
2056.9641288684215,560.0
2056.9641288684215,650.0
2066.9641288684215,650.0
2066.9641288684215,700.0
2076.9641288684215,700.0
2076.9641288684215,800.0
2086.9641288684215,800.0
2086.9641288684215,860.0
2096.9641288684215,860.0
2096.9641288684215,900.0
2106.9641288684215,900.0
2106.9641288684215,990.0
2116.9641288684215,990.0
2116.9641288684215,1020.0
2126.9641288684215,1020.0
2126.9641288684215,1030.0
2136.9641288684215,1030.0
2136.9641288684215,1060.0
2511.2771709426306,1060.0
2511.2771709426306,0.0
2521.2771709426306,0.0
2521.2771709426306,150.0
2531.2771709426306,150.0
2531.2771709426306,280.0
2541.2771709426306,280.0
2541.2771709426306,460.0
2551.2771709426306,460.0
2551.2771709426306,570.0
2561.2771709426306,570.0
2561.2771709426306,670.0
2571.2771709426306,670.0
2571.2771709426306,740.0
2581.2771709426306,740.0
2581.2771709426306,820.0
2591.2771709426306,820.0
2591.2771709426306,880.0
2601.2771709426306,880.0
2601.2771709426306,910.0
2611.2771709426306,910.0
2611.2771709426306,990.0
2621.2771709426306,990.0
2621.2771709426306,1020.0
2631.2771709426306,1020.0
2631.2771709426306,1030.0
2641.2771709426306,1030.0
2641.2771709426306,1060.0
3011.2771709426306,1060.0
3011.2771709426306,0.0
3021.2771709426306,0.0
3021.2771709426306,150.0
3031.2771709426306,150.0
3031.2771709426306,270.0
3041.2771709426306,270.0
3041.2771709426306,470.0
3051.2771709426306,470.0
3051.2771709426306,580.0
3061.2771709426306,580.0
3061.2771709426306,680.0
3071.2771709426306,680.0
3071.2771709426306,730.0
3081.2771709426306,730.0
3081.2771709426306,790.0
3091.2771709426306,790.0
3091.2771709426306,850.0
3101.2771709426306,850.0
3101.2771709426306,880.0
3111.2771709426306,880.0
3111.2771709426306,960.0
3121.2771709426306,960.0
3121.2771709426306,990.0
3131.2771709426306,990.0
3131.2771709426306,1000.0
3141.2771709426306,1000.0
3141.2771709426306,1030.0
3511.2771709426306,1030.0
3511.2771709426306,0.0
3521.2771709426306,0.0
3521.2771709426306,150.0
3531.2771709426306,150.0
3531.2771709426306,290.0
3541.2771709426306,290.0
3541.2771709426306,490.0
3551.2771709426306,490.0
3551.2771709426306,590.0
3561.2771709426306,590.0
3561.2771709426306,670.0
3571.2771709426306,670.0
3571.2771709426306,720.0
3581.2771709426306,720.0
3581.2771709426306,780.0
3591.2771709426306,780.0
3591.2771709426306,840.0
3601.2771709426306,840.0
3601.2771709426306,870.0
3611.2771709426306,870.0
3611.2771709426306,950.0
3621.2771709426306,950.0
3621.2771709426306,980.0
3631.2771709426306,980.0
3631.2771709426306,990.0
3641.2771709426306,990.0
3641.2771709426306,1020.0
4011.2771709426306,1020.0
4011.2771709426306,0.0
4021.2771709426306,0.0
4021.2771709426306,150.0
4031.2771709426306,150.0
4031.2771709426306,290.0
4041.2771709426306,290.0
4041.2771709426306,480.0
4051.2771709426306,480.0
4051.2771709426306,590.0
4061.2771709426306,590.0
4061.2771709426306,670.0
4071.2771709426306,670.0
4071.2771709426306,750.0
4081.2771709426306,750.0
4081.2771709426306,820.0
4091.2771709426306,820.0
4091.2771709426306,890.0
4101.277170942631,890.0
4101.277170942631,930.0
4111.277170942631,930.0
4111.277170942631,1010.0
4121.277170942631,1010.0
4121.277170942631,1040.0
4131.277170942631,1040.0
4131.277170942631,1050.0
4141.277170942631,1050.0
4141.277170942631,1080.0
4514.5270805223845,1080.0
4514.5270805223845,0.0
4524.5270805223845,0.0
4524.5270805223845,150.0
4534.5270805223845,150.0
4534.5270805223845,280.0
4544.5270805223845,280.0
4544.5270805223845,460.0
4554.5270805223845,460.0
4554.5270805223845,580.0
4564.5270805223845,580.0
4564.5270805223845,680.0
4574.5270805223845,680.0
4574.5270805223845,730.0
4584.5270805223845,730.0
4584.5270805223845,790.0
4594.5270805223845,790.0
4594.5270805223845,850.0
4604.5270805223845,850.0
4604.5270805223845,880.0
4614.5270805223845,880.0
4614.5270805223845,960.0
4624.5270805223845,960.0
4624.5270805223845,990.0
4634.5270805223845,990.0
4634.5270805223845,1000.0
4644.5270805223845,1000.0
4644.5270805223845,1030.0
5014.69768334995,1030.0
5014.69768334995,0.0
5024.69768334995,0.0
5024.69768334995,150.0
5034.69768334995,150.0
5034.69768334995,280.0
5044.69768334995,280.0
5044.69768334995,480.0
5054.69768334995,480.0
5054.69768334995,600.0
5064.69768334995,600.0
5064.69768334995,680.0
5074.69768334995,680.0
5074.69768334995,760.0
5084.69768334995,760.0
5084.69768334995,810.0
5094.69768334995,810.0
5094.69768334995,890.0
5104.69768334995,890.0
5104.69768334995,930.0
5114.69768334995,930.0
5114.69768334995,1010.0
5124.69768334995,1010.0
5124.69768334995,1040.0
5134.69768334995,1040.0
5134.69768334995,1050.0
5144.69768334995,1050.0
5144.69768334995,1080.0
5514.69768334995,1080.0
5514.69768334995,0.0
5524.69768334995,0.0
5524.69768334995,150.0
5534.69768334995,150.0
5534.69768334995,290.0
5544.69768334995,290.0
5544.69768334995,470.0
5554.69768334995,470.0
5554.69768334995,580.0
5564.69768334995,580.0
5564.69768334995,670.0
5574.69768334995,670.0
5574.69768334995,730.0
5584.69768334995,730.0
5584.69768334995,840.0
5594.69768334995,840.0
5594.69768334995,900.0
5604.69768334995,900.0
5604.69768334995,930.0
5614.69768334995,930.0
5614.69768334995,1010.0
5624.69768334995,1010.0
5624.69768334995,1040.0
5634.69768334995,1040.0
5634.69768334995,1050.0
5644.69768334995,1050.0
5644.69768334995,1080.0
6015.272355834022,1080.0
6015.272355834022,0.0
6025.272355834022,0.0
6025.272355834022,150.0
6035.272355834022,150.0
6035.272355834022,280.0
6045.272355834022,280.0
6045.272355834022,480.0
6055.272355834022,480.0
6055.272355834022,580.0
6065.272355834022,580.0
6065.272355834022,660.0
6075.272355834022,660.0
6075.272355834022,720.0
6085.272355834022,720.0
6085.272355834022,820.0
6095.272355834022,820.0
6095.272355834022,880.0
6105.272355834022,880.0
6105.272355834022,910.0
6115.272355834022,910.0
6115.272355834022,990.0
6125.272355834022,990.0
6125.272355834022,1020.0
6135.272355834022,1020.0
6135.272355834022,1030.0
6145.272355834022,1030.0
6145.272355834022,1060.0
6516.60944705829,1060.0
6516.60944705829,0.0
6526.60944705829,0.0
6526.60944705829,150.0
6536.60944705829,150.0
6536.60944705829,270.0
6546.60944705829,270.0
6546.60944705829,460.0
6556.60944705829,460.0
6556.60944705829,580.0
6566.60944705829,580.0
6566.60944705829,640.0
6576.60944705829,640.0
6576.60944705829,720.0
6586.60944705829,720.0
6586.60944705829,760.0
6596.60944705829,760.0
6596.60944705829,840.0
6606.60944705829,840.0
6606.60944705829,870.0
6616.60944705829,870.0
6616.60944705829,950.0
6626.60944705829,950.0
6626.60944705829,980.0
6636.60944705829,980.0
6636.60944705829,990.0
6646.60944705829,990.0
6646.60944705829,1020.0
7016.60944705829,1020.0
7016.60944705829,0.0
7026.60944705829,0.0
7026.60944705829,150.0
7036.60944705829,150.0
7036.60944705829,290.0
7046.60944705829,290.0
7046.60944705829,480.0
7056.60944705829,480.0
7056.60944705829,600.0
7066.60944705829,600.0
7066.60944705829,690.0
7076.60944705829,690.0
7076.60944705829,750.0
7086.60944705829,750.0
7086.60944705829,860.0
7096.60944705829,860.0
7096.60944705829,920.0
7106.60944705829,920.0
7106.60944705829,960.0
7116.60944705829,960.0
7116.60944705829,1050.0
7126.60944705829,1050.0
7126.60944705829,1080.0
7136.60944705829,1080.0
7136.60944705829,1090.0
7146.60944705829,1090.0
7146.60944705829,1120.0
7516.60944705829,1120.0
7516.60944705829,0.0
7526.60944705829,0.0
7526.60944705829,150.0
7536.60944705829,150.0
7536.60944705829,270.0
7546.60944705829,270.0
7546.60944705829,460.0
7556.60944705829,460.0
7556.60944705829,580.0
7566.60944705829,580.0
7566.60944705829,700.0
7576.60944705829,700.0
7576.60944705829,750.0
7586.60944705829,750.0
7586.60944705829,850.0
7596.60944705829,850.0
7596.60944705829,910.0
7606.60944705829,910.0
7606.60944705829,950.0
7616.60944705829,950.0
7616.60944705829,1030.0
7626.60944705829,1030.0
7626.60944705829,1060.0
7636.60944705829,1060.0
7636.60944705829,1070.0
7646.60944705829,1070.0
7646.60944705829,1100.0
8017.36540136626,1100.0
8017.36540136626,0.0
8027.36540136626,0.0
8027.36540136626,150.0
8037.36540136626,150.0
8037.36540136626,280.0
8047.36540136626,280.0
8047.36540136626,470.0
8057.36540136626,470.0
8057.36540136626,580.0
8067.36540136626,580.0
8067.36540136626,680.0
8077.36540136626,680.0
8077.36540136626,750.0
8087.36540136626,750.0
8087.36540136626,850.0
8097.36540136626,850.0
8097.36540136626,910.0
8107.36540136626,910.0
8107.36540136626,950.0
8117.36540136626,950.0
8117.36540136626,1040.0
8127.36540136626,1040.0
8127.36540136626,1080.0
8137.36540136626,1080.0
8137.36540136626,1090.0
8147.36540136626,1090.0
8147.36540136626,1120.0
8517.36540136626,1120.0
8517.36540136626,0.0
8527.36540136626,0.0
8527.36540136626,150.0
8537.36540136626,150.0
8537.36540136626,270.0
8547.36540136626,270.0
8547.36540136626,460.0
8557.36540136626,460.0
8557.36540136626,570.0
8567.36540136626,570.0
8567.36540136626,650.0
8577.36540136626,650.0
8577.36540136626,700.0
8587.36540136626,700.0
8587.36540136626,740.0
8597.36540136626,740.0
8597.36540136626,800.0
8607.36540136626,800.0
8607.36540136626,830.0
8617.36540136626,830.0
8617.36540136626,910.0
8627.36540136626,910.0
8627.36540136626,940.0
8637.36540136626,940.0
8637.36540136626,950.0
8647.36540136626,950.0
8647.36540136626,980.0
9017.36540136626,980.0
9017.36540136626,0.0
9027.36540136626,0.0
9027.36540136626,150.0
9037.36540136626,150.0
9037.36540136626,270.0
9047.36540136626,270.0
9047.36540136626,440.0
9057.36540136626,440.0
9057.36540136626,560.0
9067.36540136626,560.0
9067.36540136626,640.0
9077.36540136626,640.0
9077.36540136626,710.0
9087.36540136626,710.0
9087.36540136626,750.0
9097.36540136626,750.0
9097.36540136626,810.0
9107.36540136626,810.0
9107.36540136626,850.0
9117.36540136626,850.0
9117.36540136626,930.0
9127.36540136626,930.0
9127.36540136626,960.0
9137.36540136626,960.0
9137.36540136626,970.0
9147.36540136626,970.0
9147.36540136626,1000.0
9517.36540136626,1000.0
9517.36540136626,0.0
9527.36540136626,0.0
9527.36540136626,150.0
9537.36540136626,150.0
9537.36540136626,270.0
9547.36540136626,270.0
9547.36540136626,460.0
9557.36540136626,460.0
9557.36540136626,560.0
9567.36540136626,560.0
9567.36540136626,640.0
9577.36540136626,640.0
9577.36540136626,690.0
9587.36540136626,690.0
9587.36540136626,790.0
9597.36540136626,790.0
9597.36540136626,850.0
9607.36540136626,850.0
9607.36540136626,890.0
9617.36540136626,890.0
9617.36540136626,970.0
9627.36540136626,970.0
9627.36540136626,1000.0
9637.36540136626,1000.0
9637.36540136626,1010.0
9647.36540136626,1010.0
9647.36540136626,1040.0
10017.36540136626,1040.0
10017.36540136626,0.0
10027.36540136626,0.0
10027.36540136626,150.0
10037.36540136626,150.0
10037.36540136626,280.0
10047.36540136626,280.0
10047.36540136626,470.0
10057.36540136626,470.0
10057.36540136626,580.0
10067.36540136626,580.0
10067.36540136626,660.0
10077.36540136626,660.0
10077.36540136626,740.0
10087.36540136626,740.0
10087.36540136626,780.0
10097.36540136626,780.0
10097.36540136626,860.0
10107.36540136626,860.0
10107.36540136626,890.0
10117.36540136626,890.0
10117.36540136626,970.0
10127.36540136626,970.0
10127.36540136626,1000.0
10137.36540136626,1000.0
10137.36540136626,1010.0
10147.36540136626,1010.0
10147.36540136626,1040.0
10517.36540136626,1040.0
10517.36540136626,0.0
10527.36540136626,0.0
10527.36540136626,150.0
10537.36540136626,150.0
10537.36540136626,270.0
10547.36540136626,270.0
10547.36540136626,440.0
10557.36540136626,440.0
10557.36540136626,550.0
10567.36540136626,550.0
10567.36540136626,650.0
10577.36540136626,650.0
10577.36540136626,710.0
10587.36540136626,710.0
10587.36540136626,820.0
10597.36540136626,820.0
10597.36540136626,880.0
10607.36540136626,880.0
10607.36540136626,920.0
10617.36540136626,920.0
10617.36540136626,1000.0
10627.36540136626,1000.0
10627.36540136626,1030.0
10637.36540136626,1030.0
10637.36540136626,1040.0
10647.36540136626,1040.0
10647.36540136626,1070.0
11017.36540136626,1070.0
11017.36540136626,0.0
11027.36540136626,0.0
11027.36540136626,150.0
11037.36540136626,150.0
11037.36540136626,270.0
11047.36540136626,270.0
11047.36540136626,460.0
11057.36540136626,460.0
11057.36540136626,560.0
11067.36540136626,560.0
11067.36540136626,680.0
11077.36540136626,680.0
11077.36540136626,740.0
11087.36540136626,740.0
11087.36540136626,820.0
11097.36540136626,820.0
11097.36540136626,900.0
11107.36540136626,900.0
11107.36540136626,930.0
11117.36540136626,930.0
11117.36540136626,1010.0
11127.36540136626,1010.0
11127.36540136626,1040.0
11137.36540136626,1040.0
11137.36540136626,1050.0
11147.36540136626,1050.0
11147.36540136626,1080.0
11519.662586126942,1080.0
11519.662586126942,0.0
11529.662586126942,0.0
11529.662586126942,150.0
11539.662586126942,150.0
11539.662586126942,260.0
11549.662586126942,260.0
11549.662586126942,440.0
11559.662586126942,440.0
11559.662586126942,550.0
11569.662586126942,550.0
11569.662586126942,670.0
11579.662586126942,670.0
11579.662586126942,720.0
11589.662586126942,720.0
11589.662586126942,800.0
11599.662586126942,800.0
11599.662586126942,860.0
11609.662586126942,860.0
11609.662586126942,900.0
11619.662586126942,900.0
11619.662586126942,990.0
11629.662586126942,990.0
11629.662586126942,1030.0
11639.662586126942,1030.0
11639.662586126942,1040.0
11649.662586126942,1040.0
11649.662586126942,1070.0
12022.915845566895,1070.0
12022.915845566895,0.0
12032.915845566895,0.0
12032.915845566895,150.0
12042.915845566895,150.0
12042.915845566895,260.0
12052.915845566895,260.0
12052.915845566895,430.0
12062.915845566895,430.0
12062.915845566895,540.0
12072.915845566895,540.0
12072.915845566895,640.0
12082.915845566895,640.0
12082.915845566895,700.0
12092.915845566895,700.0
12092.915845566895,800.0
12102.915845566895,800.0
12102.915845566895,860.0
12112.915845566895,860.0
12112.915845566895,890.0
12122.915845566895,890.0
12122.915845566895,970.0
12132.915845566895,970.0
12132.915845566895,1000.0
12142.915845566895,1000.0
12142.915845566895,1010.0
12152.915845566895,1010.0
12152.915845566895,1040.0
12522.915845566895,1040.0
12522.915845566895,0.0
12532.915845566895,0.0
12532.915845566895,150.0
12542.915845566895,150.0
12542.915845566895,280.0
12552.915845566895,280.0
12552.915845566895,480.0
12562.915845566895,480.0
12562.915845566895,580.0
12572.915845566895,580.0
12572.915845566895,680.0
12582.915845566895,680.0
12582.915845566895,740.0
12592.915845566895,740.0
12592.915845566895,820.0
12602.915845566895,820.0
12602.915845566895,900.0
12612.915845566895,900.0
12612.915845566895,940.0
12622.915845566895,940.0
12622.915845566895,1030.0
12632.915845566895,1030.0
12632.915845566895,1060.0
12642.915845566895,1060.0
12642.915845566895,1070.0
12652.915845566895,1070.0
12652.915845566895,1100.0
13025.323058840586,1100.0
13025.323058840586,0.0
13035.323058840586,0.0
13035.323058840586,150.0
13045.323058840586,150.0
13045.323058840586,280.0
13055.323058840586,280.0
13055.323058840586,450.0
13065.323058840586,450.0
13065.323058840586,560.0
13075.323058840586,560.0
13075.323058840586,660.0
13085.323058840586,660.0
13085.323058840586,720.0
13095.323058840586,720.0
13095.323058840586,790.0
13105.323058840586,790.0
13105.323058840586,860.0
13115.323058840586,860.0
13115.323058840586,890.0
13125.323058840586,890.0
13125.323058840586,970.0
13135.323058840586,970.0
13135.323058840586,1000.0
13145.323058840586,1000.0
13145.323058840586,1010.0
13155.323058840586,1010.0
13155.323058840586,1040.0
13527.130461658817,1040.0
13527.130461658817,0.0
13537.130461658817,0.0
13537.130461658817,150.0
13547.130461658817,150.0
13547.130461658817,270.0
13557.130461658817,270.0
13557.130461658817,450.0
13567.130461658817,450.0
13567.130461658817,560.0
13577.130461658817,560.0
13577.130461658817,630.0
13587.130461658817,630.0
13587.130461658817,680.0
13597.130461658817,680.0
13597.130461658817,740.0
13607.130461658817,740.0
13607.130461658817,800.0
13617.130461658817,800.0
13617.130461658817,840.0
13627.130461658817,840.0
13627.130461658817,920.0
13637.130461658817,920.0
13637.130461658817,950.0
13647.130461658817,950.0
13647.130461658817,960.0
13657.130461658817,960.0
13657.130461658817,990.0
14030.878903635312,990.0
14030.878903635312,0.0
14040.878903635312,0.0
14040.878903635312,150.0
14050.878903635312,150.0
14050.878903635312,280.0
14060.878903635312,280.0
14060.878903635312,450.0
14070.878903635312,450.0
14070.878903635312,560.0
14080.878903635312,560.0
14080.878903635312,630.0
14090.878903635312,630.0
14090.878903635312,690.0
14100.878903635312,690.0
14100.878903635312,800.0
14110.878903635312,800.0
14110.878903635312,860.0
14120.878903635312,860.0
14120.878903635312,890.0
14130.878903635312,890.0
14130.878903635312,970.0
14140.878903635312,970.0
14140.878903635312,1000.0
14150.878903635312,1000.0
14150.878903635312,1010.0
14160.878903635312,1010.0
14160.878903635312,1040.0
14533.528182995506,1040.0
14533.528182995506,0.0
14543.528182995506,0.0
14543.528182995506,150.0
14553.528182995506,150.0
14553.528182995506,290.0
14563.528182995506,290.0
14563.528182995506,480.0
14573.528182995506,480.0
14573.528182995506,610.0
14583.528182995506,610.0
14583.528182995506,730.0
14593.528182995506,730.0
14593.528182995506,810.0
14603.528182995506,810.0
14603.528182995506,890.0
14613.528182995506,890.0
14613.528182995506,970.0
14623.528182995506,970.0
14623.528182995506,1010.0
14633.528182995506,1010.0
14633.528182995506,1090.0
14643.528182995506,1090.0
14643.528182995506,1120.0
14653.528182995506,1120.0
14653.528182995506,1130.0
14663.528182995506,1130.0
14663.528182995506,1160.0
15037.026635953225,1160.0
15037.026635953225,0.0
15047.026635953225,0.0
15047.026635953225,150.0
15057.026635953225,150.0
15057.026635953225,280.0
15067.026635953225,280.0
15067.026635953225,460.0
15077.026635953225,460.0
15077.026635953225,580.0
15087.026635953225,580.0
15087.026635953225,670.0
15097.026635953225,670.0
15097.026635953225,720.0
15107.026635953225,720.0
15107.026635953225,800.0
15117.026635953225,800.0
15117.026635953225,860.0
15127.026635953225,860.0
15127.026635953225,890.0
15137.026635953225,890.0
15137.026635953225,970.0
15147.026635953225,970.0
15147.026635953225,1000.0
15157.026635953225,1000.0
15157.026635953225,1010.0
15167.026635953225,1010.0
15167.026635953225,1040.0
15540.395745957503,1040.0
15540.395745957503,0.0
15550.395745957503,0.0
15550.395745957503,150.0
15560.395745957503,150.0
15560.395745957503,280.0
15570.395745957503,280.0
15570.395745957503,460.0
15580.395745957503,460.0
15580.395745957503,580.0
15590.395745957503,580.0
15590.395745957503,660.0
15600.395745957503,660.0
15600.395745957503,730.0
15610.395745957503,730.0
15610.395745957503,830.0
15620.395745957503,830.0
15620.395745957503,890.0
15630.395745957503,890.0
15630.395745957503,930.0
15640.395745957503,930.0
15640.395745957503,1010.0
15650.395745957503,1010.0
15650.395745957503,1040.0
15660.395745957503,1040.0
15660.395745957503,1050.0
15670.395745957503,1050.0
15670.395745957503,1080.0
16044.642003816552,1080.0
16044.642003816552,0.0
16054.642003816552,0.0
16054.642003816552,150.0
16064.642003816552,150.0
16064.642003816552,260.0
16074.642003816552,260.0
16074.642003816552,430.0
16084.642003816552,430.0
16084.642003816552,530.0
16094.642003816552,530.0
16094.642003816552,610.0
16104.642003816552,610.0
16104.642003816552,670.0
16114.642003816552,670.0
16114.642003816552,770.0
16124.642003816552,770.0
16124.642003816552,830.0
16134.642003816552,830.0
16134.642003816552,870.0
16144.642003816552,870.0
16144.642003816552,960.0
16154.642003816552,960.0
16154.642003816552,1000.0
16164.642003816552,1000.0
16164.642003816552,1010.0
16174.642003816552,1010.0
16174.642003816552,1040.0
16544.642003816552,1040.0
16544.642003816552,0.0
16554.642003816552,0.0
16554.642003816552,150.0
16564.642003816552,150.0
16564.642003816552,280.0
16574.642003816552,280.0
16574.642003816552,450.0
16584.642003816552,450.0
16584.642003816552,550.0
16594.642003816552,550.0
16594.642003816552,630.0
16604.642003816552,630.0
16604.642003816552,690.0
16614.642003816552,690.0
16614.642003816552,800.0
16624.642003816552,800.0
16624.642003816552,860.0
16634.642003816552,860.0
16634.642003816552,900.0
16644.642003816552,900.0
16644.642003816552,980.0
16654.642003816552,980.0
16654.642003816552,1010.0
16664.642003816552,1010.0
16664.642003816552,1020.0
16674.642003816552,1020.0
16674.642003816552,1050.0
17045.590480476385,1050.0
17045.590480476385,0.0
17055.590480476385,0.0
17055.590480476385,150.0
17065.590480476385,150.0
17065.590480476385,290.0
17075.590480476385,290.0
17075.590480476385,490.0
17085.590480476385,490.0
17085.590480476385,600.0
17095.590480476385,600.0
17095.590480476385,700.0
17105.590480476385,700.0
17105.590480476385,750.0
17115.590480476385,750.0
17115.590480476385,830.0
17125.590480476385,830.0
17125.590480476385,890.0
17135.590480476385,890.0
17135.590480476385,930.0
17145.590480476385,930.0
17145.590480476385,1010.0
17155.590480476385,1010.0
17155.590480476385,1040.0
17165.590480476385,1040.0
17165.590480476385,1050.0
17175.590480476385,1050.0
17175.590480476385,1080.0
17545.590480476385,1080.0
17545.590480476385,0.0
17555.590480476385,0.0
17555.590480476385,150.0
17565.590480476385,150.0
17565.590480476385,290.0
17575.590480476385,290.0
17575.590480476385,500.0
17585.590480476385,500.0
17585.590480476385,630.0
17595.590480476385,630.0
17595.590480476385,750.0
17605.590480476385,750.0
17605.590480476385,820.0
17615.590480476385,820.0
17615.590480476385,920.0
17625.590480476385,920.0
17625.590480476385,980.0
17635.590480476385,980.0
17635.590480476385,1020.0
17645.590480476385,1020.0
17645.590480476385,1110.0
17655.590480476385,1110.0
17655.590480476385,1140.0
17665.590480476385,1140.0
17665.590480476385,1150.0
17675.590480476385,1150.0
17675.590480476385,1180.0
18048.67544159759,1180.0
18048.67544159759,0.0
18058.67544159759,0.0
18058.67544159759,150.0
18068.67544159759,150.0
18068.67544159759,290.0
18078.67544159759,290.0
18078.67544159759,490.0
18088.67544159759,490.0
18088.67544159759,620.0
18098.67544159759,620.0
18098.67544159759,690.0
18108.67544159759,690.0
18108.67544159759,770.0
18118.67544159759,770.0
18118.67544159759,810.0
18128.67544159759,810.0
18128.67544159759,890.0
18138.67544159759,890.0
18138.67544159759,920.0
18148.67544159759,920.0
18148.67544159759,1000.0
18158.67544159759,1000.0
18158.67544159759,1030.0
18168.67544159759,1030.0
18168.67544159759,1040.0
18178.67544159759,1040.0
18178.67544159759,1070.0
18548.797339638695,1070.0
18548.797339638695,0.0
18558.797339638695,0.0
18558.797339638695,150.0
18568.797339638695,150.0
18568.797339638695,280.0
18578.797339638695,280.0
18578.797339638695,450.0
18588.797339638695,450.0
18588.797339638695,560.0
18598.797339638695,560.0
18598.797339638695,640.0
18608.797339638695,640.0
18608.797339638695,700.0
18618.797339638695,700.0
18618.797339638695,750.0
18628.797339638695,750.0
18628.797339638695,840.0
18638.797339638695,840.0
18638.797339638695,870.0
18648.797339638695,870.0
18648.797339638695,950.0
18658.797339638695,950.0
18658.797339638695,980.0
18668.797339638695,980.0
18668.797339638695,990.0
18678.797339638695,990.0
18678.797339638695,1020.0
19049.97378539061,1020.0
19049.97378539061,0.0
19059.97378539061,0.0
19059.97378539061,150.0
19069.97378539061,150.0
19069.97378539061,270.0
19079.97378539061,270.0
19079.97378539061,440.0
19089.97378539061,440.0
19089.97378539061,550.0
19099.97378539061,550.0
19099.97378539061,650.0
19109.97378539061,650.0
19109.97378539061,710.0
19119.97378539061,710.0
19119.97378539061,770.0
19129.97378539061,770.0
19129.97378539061,830.0
19139.97378539061,830.0
19139.97378539061,870.0
19149.97378539061,870.0
19149.97378539061,950.0
19159.97378539061,950.0
19159.97378539061,980.0
19169.97378539061,980.0
19169.97378539061,990.0
19179.97378539061,990.0
19179.97378539061,1020.0
19552.408164174994,1020.0
19552.408164174994,0.0
19562.408164174994,0.0
19562.408164174994,150.0
19572.408164174994,150.0
19572.408164174994,260.0
19582.408164174994,260.0
19582.408164174994,420.0
19592.408164174994,420.0
19592.408164174994,530.0
19602.408164174994,530.0
19602.408164174994,580.0
19612.408164174994,580.0
19612.408164174994,640.0
19622.408164174994,640.0
19622.408164174994,700.0
19632.408164174994,700.0
19632.408164174994,760.0
19642.408164174994,760.0
19642.408164174994,790.0
19652.408164174994,790.0
19652.408164174994,870.0
19662.408164174994,870.0
19662.408164174994,900.0
19672.408164174994,900.0
19672.408164174994,910.0
19682.408164174994,910.0
19682.408164174994,940.0
20000.0,940.0
					</series>
					<comment/>
				</plot>
			</result>
		</query>
		<query>
			<formula>simulate[&lt;=10000000;1] {coverage_percentage, delay_avg, error_prob, mean_abs_error,
mean_relative_error, mean_squared_error, avg_flips_per_res, worst_case_error, 
worst_case_relative_error, max_hamming_distance, max_bit_flips, worst_delay
}</formula>
			<comment/>
		</query>
		<query>
			<formula>E[&lt;=20000;5] (max: current_delay)</formula>
			<comment/>
		</query>
	</queries>
</nta>
