<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134228602-6"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134228602-6');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>üç∑ üöö ‚úèÔ∏è RAM com simula√ß√£o simples de cache mapeado diretamente no FPGA no Verilog üñêüèΩ üí§ üéØ</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="Simula√ß√£o simples de cache mapeado diretamente no FPGA 



 Este artigo √© parte de um curso para alunos do primeiro ano de gradua√ß√£o da Universidade d...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <link href="https://fonts.googleapis.com/css?family=Quicksand&display=swap" rel="stylesheet">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script>document.write('<script src="//pagea' + 'd2.googles' + 'yndication.com/pagea' + 'd/js/a' + 'dsby' + 'google.js"><\/script>')</script>
  <script>
        var superSpecialObject = {};
        superSpecialObject['google_a' + 'd_client'] = 'ca-p' + 'ub-6974184241884155';
        superSpecialObject['enable_page_level_a' + 'ds'] = true;
       (window['a' + 'dsbygoogle'] = window['a' + 'dsbygoogle'] || []).push(superSpecialObject);
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly-es.github.io/index.html"></a>
    <div class="page-header-text">Geekly articles weekly</div>
  </header>
  <section class="page js-page"><h1>RAM com simula√ß√£o simples de cache mapeado diretamente no FPGA no Verilog</h1><div class="post__body post__body_full"><div class="post__text post__text-html post__text_v1" id="post-content-body" data-io-article-url="https://habr.com/ru/post/432320/"><h1 id="simple-direct-mapped-cache-simulation-on-fpga">  Simula√ß√£o simples de cache mapeado diretamente no FPGA </h1><br><hr><br><p>  Este artigo √© parte de um curso para alunos do primeiro ano de gradua√ß√£o da Universidade de Innopolis.  Todo o trabalho √© feito em equipe.  O objetivo deste artigo √© mostrar um entendimento do t√≥pico ou ajudar a entend√™-lo usando simula√ß√£o. </p><br><hr><br><p>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=pt&amp;u=">Link do reposit√≥rio Git</a> </p><br><hr><br><p>  Princ√≠pio do trabalho, mas do lado do usu√°rio deve se parecer com: </p><br><ul><li>  Para gravar quaisquer dados na mem√≥ria, voc√™ precisa acessar a RAM com dados e endere√ßo nos quais queremos escrever. </li><li>  Para acessar os dados, precisamos endere√ßar ao cache.  Se o cache n√£o conseguir encontrar os dados necess√°rios, ele acessar√° a RAM, copiando os dados de l√°. </li></ul><br><p>  Ao trabalhar com a Verilog, deve-se entender que cada bloco individual do programa √© representado como um m√≥dulo.  Como voc√™ sabe, o cache n√£o √© uma parte independente da mem√≥ria r√°pida e, para seu funcionamento adequado, ele precisa coletar dados de outro bloco de mem√≥ria - RAM.  Portanto, para simular o trabalho do cache no FPGA, precisamos simular todo o m√≥dulo de RAM, que tamb√©m inclui o cache, mas o ponto principal √© a simula√ß√£o do cache. </p><br><p>  A implementa√ß√£o consiste em tais m√≥dulos: </p><br><ul><li>  ram.v - m√≥dulo de mem√≥ria RAM </li><li>  cache.v - m√≥dulo de mem√≥ria cache </li><li>  cache_and_ram.v - m√≥dulo que opera com dados e mem√≥ria. </li><li>  testbench.v e testbench2.v - m√≥dulo para mostrar que os m√≥dulos principais funcionam perfeitamente. </li></ul><a name="habracut"></a><br><h3 id="ram-module">  M√≥dulo de RAM: </h3><br><div class="spoiler">  <b class="spoiler_title">C√≥digo</b> <div class="spoiler_text"><pre><code class="plaintext hljs">module ram(); parameter size = 4096; //size of a ram in bits reg [31:0] ram [0:size-1]; //data matrix for ram endmodule</code> </pre> </div></div><br><div class="spoiler">  <b class="spoiler_title">Descri√ß√£o do produto</b> <div class="spoiler_text"><p>  O m√≥dulo representa a mem√≥ria usada como RAM.  Possui 4096 c√©lulas endere√ß√°veis ‚Äã‚Äãde 32 bits para armazenar alguns dados. </p></div></div><br><img src="https://habrastorage.org/webt/03/an/bx/03anbxhid6b_h5kyzrz5ia6dzzc.png"><br><hr><br><h3 id="cache-module">  M√≥dulo de cache: </h3><br><div class="spoiler">  <b class="spoiler_title">C√≥digo</b> <div class="spoiler_text"><pre> <code class="plaintext hljs">module cache(); parameter size = 64; // cache size parameter index_size = 6; // index size reg [31:0] cache [0:size - 1]; //registers for the data in cache reg [11 - index_size:0] tag_array [0:size - 1]; // for all tags in cache reg valid_array [0:size - 1]; //0 - there is no data 1 - there is data initial begin: initialization integer i; for (i = 0; i &lt; size; i = i + 1) begin valid_array[i] = 6'b000000; tag_array[i] = 6'b000000; end end endmodule</code> </pre> </div></div><br><div class="spoiler">  <b class="spoiler_title">Descri√ß√£o do produto</b> <div class="spoiler_text"><p>  Portanto, o cache cont√©m mais do que apenas c√≥pias dos dados em <br>  mem√≥ria  ele tamb√©m possui bits para nos ajudar a encontrar dados no cache e <br>  verifique sua validade. </p></div></div><br><img src="https://habrastorage.org/webt/oy/xg/gw/oyxggwb5ikbgmkyn3mycpj1ft-y.png"><br><hr><br><h3 id="cache-and-ram-module">  M√≥dulo de cache e RAM: </h3><br><div class="spoiler">  <b class="spoiler_title">C√≥digo</b> <div class="spoiler_text"><pre> <code class="plaintext hljs">module cache_and_ram( input [31:0] address, input [31:0] data, input clk, input mode, //mode equal to 1 when we write and equal to 0 when we read output [31:0] out ); //previous values reg [31:0] prev_address, prev_data; reg prev_mode; reg [31:0] temp_out; reg [cache.index_size - 1:0] index; // for keeping index of current address reg [11 - cache.index_size:0] tag; // for keeping tag of ceurrent address ram ram(); cache cache(); initial begin index = 0; tag = 0; prev_address = 0; prev_data = 0; prev_mode = 0; end always @(posedge clk) begin //check if the new input is updated if (prev_address != address || prev_data != data || prev_mode != mode) begin prev_address = address % ram.size; prev_data = data; prev_mode = mode; tag = prev_address &gt;&gt; cache.index_size; // tag = first bits of address except index ones (In our particular case - 6) index = address % cache.size; // index value = last n (n = size of cache) bits of address if (mode == 1) begin ram.ram[prev_address] = data; //write new data to the relevant cache block if there is such one if (cache.valid_array[index] == 1 &amp;&amp; cache.tag_array[index] == tag) cache.cache[index] = data; end else begin //write new data to the relevant cache's block, because the one we addressing to will be possibly addressed one more time soon if (cache.valid_array[index] != 1 || cache.tag_array[index] != tag) begin cache.valid_array[index] = 1; cache.tag_array[index] = tag; cache.cache[index] = ram.ram[prev_address]; end temp_out = cache.cache[index]; end end end assign out = temp_out; endmodule</code> </pre> </div></div><br><div class="spoiler">  <b class="spoiler_title">Descri√ß√£o do produto</b> <div class="spoiler_text"><p>  Representa opera√ß√µes para trabalhar com dados em m√≥dulos de mem√≥ria.  Obt√©m entrada em cada borda positiva do rel√≥gio.  Verifica se h√° novas entradas - dependendo do modo (1 para grava√ß√£o / 0 para leitura) executa opera√ß√µes relevantes.  Se o modo for 1 (grava√ß√£o): <br>  ‚Ä¢ Escreva os dados no endere√ßo e verifique se o endere√ßo de entrada existe no cache; se houver - substitua os dados, caso contr√°rio, fique parado. <br>  Se o modo for 0 (lido): <br>  ‚Ä¢ Verifique se o endere√ßo de entrada existe no cache. Se sim - retorne os dados, caso contr√°rio, obtenha os dados do ram.  Atualize o endere√ßo no cache com novos dados. </p></div></div><br><h3 id="testbenches">  Bancadas de teste: </h3><br><div class="spoiler">  <b class="spoiler_title">Code1</b> <div class="spoiler_text"><pre> <code class="plaintext hljs">module testbench; reg [31:0] address, data; reg mode, clk; wire [31:0] out; cache_and_ram tb( .address(address), .data(data), .mode(mode), .clk(clk), .out(out) ); initial begin clk = 1'b1; address = 32'b00000000000000000000000000000000; // 0 data = 32'b00000000000000000011100011000000; // 14528 mode = 1'b1; #200 address = 32'b10100111111001011111101111011100; // 2816867292 % size = 3036 data = 32'b00000000000010000000100001010101; // 526421 mode = 1'b1; #200 address = 32'b00000000000011110100011111010001; // 1001425 % size = 2001 data = 32'b00000001100000110001101100010110; // 25369366 mode = 1'b1; #200 address = 32'b10100111111001011111101111011100; // 2816867292 % size = 3036 data = 32'b00000000000000000011100011000000; // 14528 mode = 1'b1; #200 address = 32'b00000000000011110100011111010001; // 1001425 % size = 2001 data = 32'b00000000000000000011100011000000; // 14528 mode = 1'b1; #200 address = 32'b00000000000011110100011111010001; // 1001425 % size = 2001 data = 32'b00000000000000000000000000000000; // 0 mode = 1'b0; #200 address = 32'b10100111111001011111101111011100; // 2816867292 % size = 3036 data = 32'b00000000000000000000000000000000; // 0 mode = 1'b0; #200 address = 32'b00000000000000000000000000000000; // 0 data = 32'b00000000000000000011100011000000; // 14528 mode = 1'b0; end initial $monitor("address = %d data = %d mode = %d out = %d", address % 4096, data, mode, out); always #25 clk = ~clk; endmodule</code> </pre> </div></div><br><div class="spoiler">  <b class="spoiler_title">Code2</b> <div class="spoiler_text"><pre> <code class="plaintext hljs">module testbench2; reg [31:0] address, data; reg mode, clk; wire [31:0] out; cache_and_ram tb( .address(address), .data(data), .mode(mode), .clk(clk), .out(out) ); initial begin clk = 1'b1; address = 32'b00000000000000000000000000000000; // 0 data = 32'b00000000000000000011100011000000; // 14528 mode = 1'b1; #200 address = 32'b10100111111001011111101111011100; // 2816867292 % size = 3036 data = 32'b00000000000010000000100001010101; // 526421 mode = 1'b1; #200 address = 32'b00000000000000000000000000000000; // 0 data = 32'b00000000000000000011100011000000; // 14528 mode = 1'b0; #200 address = 32'b10100111111001011111101111011100; // 2816867292 % size = 3036 data = 32'b00000000000010000000100001010101; // 526421 mode = 1'b0; #200 address = 32'b00000000000011110100011111010001; // 1001425 % size = 2001 data = 32'b00000001100000110001101100010110; // 25369366 mode = 1'b1; #200 address = 32'b00000000000011110100011111010001; // 1001425 % size = 2001 data = 32'b00000001100000110001101100010110; // 25369366 mode = 1'b0; #200 address = 32'b10100111111001011111101111011100; // 2816867292 % size = 3036 data = 32'b00000000000000000011100011000000; // 14528 mode = 1'b1; #200 address = 32'b00000000000011110100011111010001; // 1001425 % size = 2001 data = 32'b00000000000000000011100011000000; // 14528 mode = 1'b1; #200 address = 32'b00000000000011110100011111010001; // 1001425 % size = 2001 data = 32'b00000000000000000000000000000000; // 0 mode = 1'b0; #200 address = 32'b10100111111001011111101111011100; // 2816867292 % size = 3036 data = 32'b00000000000000000000000000000000; // 0 mode = 1'b0; end initial $monitor("address = %d data = %d mode = %d out = %d", address % 4096, data, mode, out); always #25 clk = ~clk; endmodule</code> </pre> </div></div><br><div class="spoiler">  <b class="spoiler_title">Descri√ß√£o do produto</b> <div class="spoiler_text"><p>  Para executar um testbench, carregue todos os arquivos no projeto ModelSim e execute uma simula√ß√£o de um dos arquivos testbench. </p><br></div></div></div></div><p>Source: <a rel="nofollow" href="https://habr.com/ru/post/pt432320/">https://habr.com/ru/post/pt432320/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../pt432310/index.html">Ktor como um cliente HTTP para Android</a></li>
<li><a href="../pt432312/index.html">Criar um mapa de formas do mapa de RF no Power BI</a></li>
<li><a href="../pt432314/index.html">Roskachestvo publicou uma lista dos melhores smartphones de 2018</a></li>
<li><a href="../pt432316/index.html">Copa da AI russa 2018: CodeBall. Espetacular competi√ß√£o em 3D</a></li>
<li><a href="../pt432318/index.html">Solu√ß√£o de tarefa Spring Boot com ManyToMany</a></li>
<li><a href="../pt432322/index.html">Uma interface do usu√°rio pequena, mas prejudicial, de uma loja online. Como arruinar a reputa√ß√£o de todos os produtos no site de uma s√≥ vez?</a></li>
<li><a href="../pt432324/index.html">Amizade que tornou o Google t√£o grande</a></li>
<li><a href="../pt432326/index.html">Como organizar o trabalho dos gerentes remotos: convidamos voc√™ para o webinar</a></li>
<li><a href="../pt432328/index.html">Vis√£o geral das inova√ß√µes da Biblioteca de suporte de design do Android v28</a></li>
<li><a href="../pt432332/index.html">Walmart come√ßa a usar rob√¥s de limpeza</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter57283870 = new Ya.Metrika({
                  id:57283870,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/57283870" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134228602-6', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

<footer class="page-footer">
  <div class="page-footer-legal-info-container page-footer-element">
    <p>
      Weekly-Geekly ES | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
    </p>
  </div>
  <div class="page-footer-counters-container page-footer-element">
    <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=9uU9J9pq8z7k8xEBHYSfs6DenIBAHs3vLIHcPIJW9d0&co=3a3a3a&ct=ffffff'/></a>
  </div>
</footer>
  
</body>

</html>