Release 13.3 Map O.76xd (nt)
Xilinx Mapping Report File for Design 'CAM_Wrapper'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o CAM_Wrapper_map.ncd CAM_Wrapper.ngd
CAM_Wrapper.pcf 
Target Device  : xc6vlx240t
Target Package : ff1156
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Fri Jun 01 17:05:56 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 1,301 out of 301,440    1%
    Number used as Flip Flops:               1,301
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,034 out of 150,720    1%
    Number used as logic:                      922 out of 150,720    1%
      Number using O6 output only:             797
      Number using O5 output only:               0
      Number using O5 and O6:                  125
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  58,400    0%
    Number used exclusively as route-thrus:    112
      Number with same-slice register load:    112
      Number with same-slice carry load:         0
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   876 out of  37,680    2%
  Number of LUT Flip Flop pairs used:        1,751
    Number with an unused Flip Flop:           567 out of   1,751   32%
    Number with an unused LUT:                 717 out of   1,751   40%
    Number of fully used LUT-FF pairs:         467 out of   1,751   26%
    Number of unique control sets:             129
    Number of slice register sites lost
      to control set restrictions:               3 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       274 out of     600   45%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     416    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     832    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 0 out of     720    0%
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     768    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           0 out of      12    0%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.54

Peak Memory Usage:  466 MB
Total REAL time to MAP completion:  4 mins 11 secs 
Total CPU time to MAP completion:   3 mins 57 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------

Section 5 - Removed Logic
-------------------------

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| decoded_match_address<0>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<1>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<2>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<3>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<4>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<5>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<6>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<7>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<8>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<9>           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<10>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<11>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<12>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<13>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<14>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<15>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<16>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<17>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<18>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<19>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<20>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<21>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<22>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<23>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<24>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<25>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<26>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<27>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<28>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<29>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<30>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<31>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<32>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<33>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<34>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<35>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<36>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<37>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<38>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<39>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<40>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<41>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<42>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<43>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<44>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<45>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<46>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<47>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<48>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<49>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<50>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<51>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<52>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<53>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<54>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<55>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<56>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<57>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<58>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<59>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<60>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<61>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<62>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<63>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<64>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<65>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<66>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<67>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<68>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<69>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<70>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<71>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<72>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<73>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<74>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<75>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<76>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<77>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<78>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<79>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<80>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<81>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<82>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<83>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<84>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<85>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<86>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<87>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<88>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<89>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<90>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<91>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<92>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<93>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<94>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<95>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<96>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<97>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<98>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<99>          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<100>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<101>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<102>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<103>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<104>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<105>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<106>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<107>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<108>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<109>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<110>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<111>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<112>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<113>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<114>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<115>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<116>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<117>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<118>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<119>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<120>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<121>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<122>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<123>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<124>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<125>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<126>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| decoded_match_address<127>         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dont_care_mask<0>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dont_care_mask<1>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dont_care_mask<2>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dont_care_mask<3>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dont_care_mask<4>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dont_care_mask<5>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dont_care_mask<6>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| dont_care_mask<7>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| rst                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| search_word<0>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| search_word<1>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| search_word<2>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| search_word<3>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| search_word<4>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| search_word<5>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| search_word<6>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| search_word<7>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<0>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<1>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<2>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<3>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<4>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<5>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<6>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<7>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<8>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<9>          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<10>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<11>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<12>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<13>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<14>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<15>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<16>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<17>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<18>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<19>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<20>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<21>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<22>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<23>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<24>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<25>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<26>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<27>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<28>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<29>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<30>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<31>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<32>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<33>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<34>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<35>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<36>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<37>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<38>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<39>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<40>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<41>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<42>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<43>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<44>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<45>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<46>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<47>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<48>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<49>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<50>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<51>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<52>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<53>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<54>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<55>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<56>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<57>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<58>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<59>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<60>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<61>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<62>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<63>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<64>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<65>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<66>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<67>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<68>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<69>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<70>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<71>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<72>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<73>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<74>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<75>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<76>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<77>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<78>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<79>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<80>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<81>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<82>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<83>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<84>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<85>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<86>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<87>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<88>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<89>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<90>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<91>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<92>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<93>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<94>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<95>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<96>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<97>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<98>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<99>         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<100>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<101>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<102>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<103>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<104>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<105>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<106>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<107>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<108>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<109>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<110>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<111>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<112>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<113>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<114>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<115>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<116>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<117>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<118>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<119>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<120>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<121>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<122>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<123>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<124>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<125>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<126>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| we_decoded_row_address<127>        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
