# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BScThesis.srcs/sources_1/new/common/TYPES_pkg.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/DES_encrypt.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/DES_expand.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/DES_key_pc1.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/DES_key_pc2.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/DES_key_schedule.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/DES_left_rotate.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/DES_permutate.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/DES_round.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/SBOX/DES_sbox.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/SBOX/DES_sbox1.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/SBOX/DES_sbox2.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/SBOX/DES_sbox3.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/SBOX/DES_sbox4.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/SBOX/DES_sbox5.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/SBOX/DES_sbox6.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/SBOX/DES_sbox7.vhd" \
"../../../../BScThesis.srcs/sources_1/new/DES/SBOX/DES_sbox8.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../BScThesis.srcs/sources_1/new/DES/DES_initial_permutation.vhd" \

vhdl xil_defaultlib  \
"../../../../BScThesis.srcs/sim_1/new/DES/tb_DES_encrypt.vhd" \

# Do not sort compile order
nosort
