// Seed: 1308030400
module module_0 (
    id_1
);
  input wire id_1;
  logic [7:0] id_2;
  supply1 id_3 = 1;
  assign module_1.id_1 = 0;
  assign id_2[1'd0] = id_2[1];
endmodule
module module_1 #(
    parameter id_5 = 32'd55,
    parameter id_6 = 32'd4
) (
    input supply1 id_0,
    output tri0 id_1,
    input uwire id_2
);
  wire id_4;
  defparam id_5.id_6 = id_5;
  wire id_7;
  assign id_1 = (1) - (1);
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (id_10);
  wire id_13;
endmodule
