#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 17 11:26:48 2019
# Process ID: 10608
# Current directory: C:/Users/User/Desktop/MultiCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20168 C:\Users\User\Desktop\MultiCycle\MultiCycle.xpr
# Log file: C:/Users/User/Desktop/MultiCycle/vivado.log
# Journal file: C:/Users/User/Desktop/MultiCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/MultiCycle/MultiCycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 745.902 ; gain = 67.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sun Mar 17 12:07:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/MultiCycle/MultiCycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Mar 17 12:08:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/MultiCycle/MultiCycle.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/xsim.dir/tb_multi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 17 12:17:30 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 820.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 847.340 ; gain = 27.301
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_multi/DUT/U0/U2/regFile}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_multi/DUT/U0/U1/Mem}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 853.566 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_multi/DUT/U0/U0/PCin}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_multi/DUT/U0/U0/PCout}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 855.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 857.875 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_multi/DUT/U0/U0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 857.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 859.742 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_multi/DUT/U0/U0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 859.742 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_multi/DUT/U1/U0/state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 859.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 859.742 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_multi/DUT/U0/U0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 859.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 862.055 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 862.055 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_multi/DUT/U0/U0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 863.520 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_multi/DUT/U1/U0/state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 863.520 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_multi/DUT/U1/U0/PCWE}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_multi/DUT/U0/U3/Zero}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 868.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 868.082 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_multi/DUT/U0/U0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 868.082 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_multi/DUT/U0/U3/Zero}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 868.082 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_multi/DUT/U0/U3/ALUIn1}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_multi/DUT/U0/U3/ALUIn2}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_multi/DUT/U0/U3/ALUOutR}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 869.707 ; gain = 1.625
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 870.426 ; gain = 0.273
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/MultiCycle/MultiCycle.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Mar 17 12:47:49 2019] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/MultiCycle/MultiCycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Mar 17 12:48:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/MultiCycle/MultiCycle.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 876.488 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_multi/DUT/U0/U2/regFile[0]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 876.488 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_multi/DUT/U1/U0/state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 876.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 876.488 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_multi/DUT/U0/U2/regFile}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_multi/DUT/U0/U1/Mem}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 877.023 ; gain = 0.535
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 879.449 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_multi/DUT/U0/U1/Mem}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 879.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 885.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 885.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 899.285 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
remove_forces { {/tb_multi/DUT/U0/DR/in} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.480 ; gain = 101.195
add_wave {{/tb_multi/DUT/U0/U1/MWD}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.871 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/tb_multi/DUT/U0/U1/MRA}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.871 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/tb_multi/DUT/U0/U1/MWE}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.105 ; gain = 0.000
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb_multi/DUT/U0/U2/regFile[20]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.105 ; gain = 0.000
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb_multi/DUT/U0/U3/ALUOutR}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb_multi/DUT/U0/U3/ALUIn2}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb_multi/DUT/U0/U3/ALUIn1}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb_multi/DUT/U0/U3/ALUSel}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.285 ; gain = 0.180
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.824 ; gain = 0.191
add_wave {{/tb_multi/DUT/U0/U0/PCEn}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.047 ; gain = 0.152
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.793 ; gain = 0.000
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb_multi/DUT/U0/U2/regFile[16]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.793 ; gain = 0.000
current_wave_config {Untitled 21}
Untitled 21
log_wave {/tb_multi/DUT/U1/U0/OpCode} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/tb_multi/DUT/U1/U0/OpCode}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port in2 [C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.793 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/MultiCycle/MultiCycle.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Mar 17 15:10:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/MultiCycle/MultiCycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Mar 17 15:11:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/MultiCycle/MultiCycle.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.145 ; gain = 0.000
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb_multi/DUT/U0/U2/regFile[16]}} 
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb_multi/DUT/U0/ALUMux/in1}} 
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb_multi/DUT/U0/ALUMux/out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.789 ; gain = 0.781
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb_multi/DUT/U0/U0/PCout}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.250 ; gain = 0.379
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb_multi/DUT/U0/U3/Zero}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.656 ; gain = 0.320
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb_multi/DUT/U1/U0/state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.680 ; gain = 0.000
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/tb_multi/DUT/U0/R0/Inst}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.633 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2to1(WL=5)
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 15:44:20 2019...
