<stg><name>yolo_max_pool_top</name>


<trans_list>

<trans id="449" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="9" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="17" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %outStream_V_data), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_V_data), !map !179

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %stride_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %stride_V)

]]></Node>
<StgValue><ssdm name="stride_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %input_fold_ch_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %input_fold_ch_V)

]]></Node>
<StgValue><ssdm name="input_fold_ch_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %input_w_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %input_w_V)

]]></Node>
<StgValue><ssdm name="input_w_V_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %input_h_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %input_h_V)

]]></Node>
<StgValue><ssdm name="input_h_V_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %output_w_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %output_w_V)

]]></Node>
<StgValue><ssdm name="output_w_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %output_h_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %output_h_V)

]]></Node>
<StgValue><ssdm name="output_h_V_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_keep_V), !map !192

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_strb_V), !map !196

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !200

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !204

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !208

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !212

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_keep_V), !map !216

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_strb_V), !map !220

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !228

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !232

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !236

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i9 %output_h_V), !map !240

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i9 %output_w_V), !map !246

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i9 %input_h_V), !map !250

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i9 %input_w_V), !map !254

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i4 %input_fold_ch_V), !map !258

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i2 %stride_V), !map !262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @yolo_max_pool_top_st) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
:27  %line_buff_group_0_va = alloca [3344 x i16], align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
:28  %line_buff_group_0_va_1 = alloca [3344 x i16], align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
:29  %line_buff_group_1_va = alloca [3344 x i16], align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
:30  %line_buff_group_1_va_1 = alloca [3344 x i16], align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
:31  %line_buff_group_2_va = alloca [3344 x i16], align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
:32  %line_buff_group_2_va_1 = alloca [3344 x i16], align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
:33  %line_buff_group_3_va = alloca [3344 x i16], align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
:34  %line_buff_group_3_va_1 = alloca [3344 x i16], align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i2 %stride_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i4 %input_fold_ch_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i9 %input_w_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i9 %input_h_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i9 %output_w_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i9 %output_h_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln14"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln15"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln16"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_V_data, i8* %inStream_V_keep_V, i8* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln17"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:44  br label %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region:0  %phi_ln19 = phi i3 [ 0, %0 ], [ %add_ln19, %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region" ]

]]></Node>
<StgValue><ssdm name="phi_ln19"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region:1  %phi_mul = phi i12 [ 0, %0 ], [ %add_ln627, %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region" ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region:2  %add_ln19 = add i3 %phi_ln19, 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region:3  %add_ln627 = add i12 %phi_mul, 418

]]></Node>
<StgValue><ssdm name="add_ln627"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region:4  %rbegin_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([96 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region:5  %rend_i1336 = call i32 (...)* @_ssdm_op_SpecRegionEnd([96 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i1) nounwind

]]></Node>
<StgValue><ssdm name="rend_i1336"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region:6  %icmp_ln19 = icmp eq i3 %phi_ln19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region:8  br i1 %icmp_ln19, label %LineBuffer.1.region1.preheader, label %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region"

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
LineBuffer.1.region1.preheader:0  br label %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1"

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1:0  %phi_ln20 = phi i3 [ %add_ln20, %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1" ], [ 0, %LineBuffer.1.region1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln20"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1:1  %phi_mul299 = phi i12 [ %add_ln627_1, %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1" ], [ 0, %LineBuffer.1.region1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul299"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1:2  %add_ln20 = add i3 %phi_ln20, 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1:3  %add_ln627_1 = add i12 %phi_mul299, 418

]]></Node>
<StgValue><ssdm name="add_ln627_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1:4  %rbegin_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([96 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1:5  %rend_i1334 = call i32 (...)* @_ssdm_op_SpecRegionEnd([96 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i2) nounwind

]]></Node>
<StgValue><ssdm name="rend_i1334"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1:6  %icmp_ln20 = icmp eq i3 %phi_ln20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1:8  br i1 %icmp_ln20, label %LineBuffer.1.region2.preheader, label %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region1"

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
LineBuffer.1.region2.preheader:0  br label %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2"

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2:0  %phi_ln21 = phi i3 [ %add_ln21, %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2" ], [ 0, %LineBuffer.1.region2.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln21"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2:1  %phi_mul301 = phi i12 [ %add_ln627_2, %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2" ], [ 0, %LineBuffer.1.region2.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul301"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2:2  %add_ln21 = add i3 %phi_ln21, 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2:3  %add_ln627_2 = add i12 %phi_mul301, 418

]]></Node>
<StgValue><ssdm name="add_ln627_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2:4  %rbegin_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([96 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i3"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2:5  %rend_i1332 = call i32 (...)* @_ssdm_op_SpecRegionEnd([96 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i3) nounwind

]]></Node>
<StgValue><ssdm name="rend_i1332"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2:6  %icmp_ln21 = icmp eq i3 %phi_ln21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2:8  br i1 %icmp_ln21, label %LineBuffer.1.region3.preheader, label %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region2"

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
LineBuffer.1.region3.preheader:0  br label %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3"

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3:0  %phi_ln22 = phi i3 [ %add_ln22, %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3" ], [ 0, %LineBuffer.1.region3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln22"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3:1  %phi_mul303 = phi i12 [ %add_ln627_3, %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3" ], [ 0, %LineBuffer.1.region3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul303"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3:2  %add_ln22 = add i3 %phi_ln22, 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3:3  %add_ln627_3 = add i12 %phi_mul303, 418

]]></Node>
<StgValue><ssdm name="add_ln627_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3:4  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([96 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3:5  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([96 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3:6  %icmp_ln22 = icmp eq i3 %phi_ln22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3:8  br i1 %icmp_ln22, label %.preheader.preheader, label %"hls::LineBuffer<2, 418, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, 0>::LineBuffer.1.region3"

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_keep_V = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_strb_V = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_user_V = alloca i2

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_id_V = alloca i5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_dest_V = alloca i6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="2">
<![CDATA[
.preheader.preheader:14  %zext_ln209_6 = zext i2 %stride_V_read to i6

]]></Node>
<StgValue><ssdm name="zext_ln209_6"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %zext_ln209_7 = zext i4 %input_fold_ch_V_read to i6

]]></Node>
<StgValue><ssdm name="zext_ln209_7"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:16  %mul_ln209_2 = mul i6 %zext_ln209_7, %zext_ln209_6

]]></Node>
<StgValue><ssdm name="mul_ln209_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="9">
<![CDATA[
.preheader.preheader:17  %zext_ln209_8 = zext i9 %output_w_V_read to i15

]]></Node>
<StgValue><ssdm name="zext_ln209_8"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="6">
<![CDATA[
.preheader.preheader:18  %zext_ln209_9 = zext i6 %mul_ln209_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln209_9"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:19  %mul_ln209_3 = mul i15 %zext_ln209_9, %zext_ln209_8

]]></Node>
<StgValue><ssdm name="mul_ln209_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="2">
<![CDATA[
.preheader.preheader:20  %zext_ln209_10 = zext i2 %stride_V_read to i17

]]></Node>
<StgValue><ssdm name="zext_ln209_10"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="15">
<![CDATA[
.preheader.preheader:21  %zext_ln209_11 = zext i15 %mul_ln209_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln209_11"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:22  %mul_ln209_4 = mul i17 %zext_ln209_11, %zext_ln209_10

]]></Node>
<StgValue><ssdm name="mul_ln209_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:5  %zext_ln209_2 = zext i2 %stride_V_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln209_2"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader:6  %zext_ln1354 = zext i2 %stride_V_read to i3

]]></Node>
<StgValue><ssdm name="zext_ln1354"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:7  %add_ln1354 = add i3 %zext_ln1354, -1

]]></Node>
<StgValue><ssdm name="add_ln1354"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:8  %zext_ln1354_1 = zext i9 %output_h_V_read to i10

]]></Node>
<StgValue><ssdm name="zext_ln1354_1"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:9  %ret_V = add i10 %zext_ln1354_1, -1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:10  %zext_ln1354_2 = zext i9 %output_w_V_read to i10

]]></Node>
<StgValue><ssdm name="zext_ln1354_2"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:11  %add_ln1354_2 = add i10 %zext_ln1354_2, -1

]]></Node>
<StgValue><ssdm name="add_ln1354_2"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:12  %zext_ln1354_3 = zext i4 %input_fold_ch_V_read to i5

]]></Node>
<StgValue><ssdm name="zext_ln1354_3"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:13  %ret_V_1 = add i5 %zext_ln1354_3, -1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="9">
<![CDATA[
.preheader.preheader:23  %zext_ln209_12 = zext i9 %output_h_V_read to i26

]]></Node>
<StgValue><ssdm name="zext_ln209_12"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="17">
<![CDATA[
.preheader.preheader:24  %zext_ln209_13 = zext i17 %mul_ln209_4 to i26

]]></Node>
<StgValue><ssdm name="zext_ln209_13"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader:25  %mul_ln209_5 = mul i26 %zext_ln209_13, %zext_ln209_12

]]></Node>
<StgValue><ssdm name="mul_ln209_5"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:26  %icmp_ln99_2 = icmp ne i3 %add_ln1354, 0

]]></Node>
<StgValue><ssdm name="icmp_ln99_2"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:27  %icmp_ln123_2 = icmp eq i10 %add_ln1354_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln123_2"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:28  %icmp_ln887_2 = icmp ne i9 %input_w_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:29  %icmp_ln61 = icmp eq i4 %input_fold_ch_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:30  %icmp_ln58 = icmp eq i6 %mul_ln209_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:31  %icmp_ln55 = icmp eq i15 %mul_ln209_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:32  br label %1

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten296 = phi i26 [ 0, %.preheader.preheader ], [ %add_ln49, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten296"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %t_V = phi i9 [ 0, %.preheader.preheader ], [ %select_ln49, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten174 = phi i17 [ 0, %.preheader.preheader ], [ %select_ln52_1, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten174"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:4  %indvar_flatten77 = phi i15 [ 0, %.preheader.preheader ], [ %select_ln55_1, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten77"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:5  %t_V_2 = phi i9 [ 0, %.preheader.preheader ], [ %select_ln55, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:6  %indvar_flatten = phi i6 [ 0, %.preheader.preheader ], [ %select_ln58_1, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:8  %t_V_4 = phi i4 [ 0, %.preheader.preheader ], [ %input_ch_idx_V, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="9">
<![CDATA[
:9  %zext_ln209_3 = zext i9 %t_V to i10

]]></Node>
<StgValue><ssdm name="zext_ln209_3"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %mul_ln209 = mul i9 %zext_ln209_2, %t_V

]]></Node>
<StgValue><ssdm name="mul_ln209"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %icmp_ln123 = icmp eq i10 %zext_ln209_3, %ret_V

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %mul_ln209_1 = mul i9 %zext_ln209_2, %t_V_2

]]></Node>
<StgValue><ssdm name="mul_ln209_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:34  %icmp_ln49 = icmp eq i26 %indvar_flatten296, %mul_ln209_5

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:0  %out_row_V = add i9 %t_V, 1

]]></Node>
<StgValue><ssdm name="out_row_V"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_begin:2  %icmp_ln52 = icmp eq i17 %indvar_flatten174, %mul_ln209_4

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="9">
<![CDATA[
hls_label_4_begin:4  %zext_ln209_14 = zext i9 %out_row_V to i10

]]></Node>
<StgValue><ssdm name="zext_ln209_14"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:5  %mul_ln209_6 = mul i9 %out_row_V, %zext_ln209_2

]]></Node>
<StgValue><ssdm name="mul_ln209_6"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:7  %icmp_ln123_3 = icmp eq i10 %zext_ln209_14, %ret_V

]]></Node>
<StgValue><ssdm name="icmp_ln123_3"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:8  %select_ln209_2 = select i1 %icmp_ln52, i1 %icmp_ln123_3, i1 %icmp_ln123

]]></Node>
<StgValue><ssdm name="select_ln209_2"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4_begin:18  %icmp_ln61_1 = icmp eq i4 %t_V_4, %input_fold_ch_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:20  %icmp_ln58_1 = icmp eq i6 %indvar_flatten, %mul_ln209_2

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_4_begin:22  %icmp_ln55_1 = icmp eq i15 %indvar_flatten77, %mul_ln209_3

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:23  %select_ln209_10 = select i1 %icmp_ln52, i1 %icmp_ln55, i1 %icmp_ln55_1

]]></Node>
<StgValue><ssdm name="select_ln209_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3  %t_V_1 = phi i2 [ 0, %.preheader.preheader ], [ %select_ln52, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:7  %t_V_3 = phi i2 [ 0, %.preheader.preheader ], [ %select_ln58, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="2">
<![CDATA[
:12  %zext_ln209 = zext i2 %t_V_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="2">
<![CDATA[
:13  %zext_ln209_4 = zext i2 %t_V_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln209_4"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14  %row_idx_V = add i9 %zext_ln209, %mul_ln209

]]></Node>
<StgValue><ssdm name="row_idx_V"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %icmp_ln895 = icmp eq i9 %row_idx_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %icmp_ln887 = icmp ult i9 %row_idx_V, %input_h_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  %icmp_ln99 = icmp ne i3 %zext_ln209_4, %add_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="9">
<![CDATA[
:18  %zext_ln209_5 = zext i9 %t_V_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln209_5"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20  %icmp_ln123_1 = icmp eq i10 %zext_ln209_5, %add_ln1354_2

]]></Node>
<StgValue><ssdm name="icmp_ln123_1"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="2">
<![CDATA[
:21  %zext_ln209_1 = zext i2 %t_V_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:22  %col_idx_V = add i9 %zext_ln209_1, %mul_ln209_1

]]></Node>
<StgValue><ssdm name="col_idx_V"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %icmp_ln895_1 = icmp eq i9 %col_idx_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %or_ln70 = or i1 %icmp_ln895, %icmp_ln895_1

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:25  %conv_count_V = add i9 %col_idx_V, -1

]]></Node>
<StgValue><ssdm name="conv_count_V"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:26  %conv_count_V_1 = select i1 %or_ln70, i9 0, i9 %conv_count_V

]]></Node>
<StgValue><ssdm name="conv_count_V_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %icmp_ln887_1 = icmp ult i9 %col_idx_V, %input_w_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %and_ln77 = and i1 %icmp_ln887, %icmp_ln887_1

]]></Node>
<StgValue><ssdm name="and_ln77"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:29  %icmp_ln99_1 = icmp ne i2 %t_V_3, %t_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln99_1"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %or_ln99 = or i1 %icmp_ln99, %or_ln70

]]></Node>
<StgValue><ssdm name="or_ln99"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %or_ln99_1 = or i1 %or_ln99, %icmp_ln99_1

]]></Node>
<StgValue><ssdm name="or_ln99_1"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="9">
<![CDATA[
:32  %rhs_V = zext i9 %conv_count_V_1 to i10

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:33  %add_ln1353 = add i10 %rhs_V, 1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:35  %add_ln49 = add i26 %indvar_flatten296, 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:36  br i1 %icmp_ln49, label %3, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4_begin:3  %select_ln209 = select i1 %icmp_ln52, i2 0, i2 %t_V_1

]]></Node>
<StgValue><ssdm name="select_ln209"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:6  %select_ln209_1 = select i1 %icmp_ln52, i9 %mul_ln209_6, i9 %mul_ln209

]]></Node>
<StgValue><ssdm name="select_ln209_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln52" val="1"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:9  %icmp_ln895_2 = icmp eq i9 %mul_ln209_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:10  %select_ln209_3 = select i1 %icmp_ln52, i1 %icmp_ln895_2, i1 %icmp_ln895

]]></Node>
<StgValue><ssdm name="select_ln209_3"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:11  %icmp_ln887_3 = icmp ult i9 %mul_ln209_6, %input_h_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln887_3"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:12  %select_ln209_4 = select i1 %icmp_ln52, i1 %icmp_ln887_3, i1 %icmp_ln887

]]></Node>
<StgValue><ssdm name="select_ln209_4"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:13  %select_ln209_5 = select i1 %icmp_ln52, i1 %icmp_ln99_2, i1 %icmp_ln99

]]></Node>
<StgValue><ssdm name="select_ln209_5"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:14  %select_ln209_6 = select i1 %icmp_ln52, i1 %icmp_ln123_2, i1 %icmp_ln123_1

]]></Node>
<StgValue><ssdm name="select_ln209_6"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln52" val="1"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:15  %and_ln77_1 = and i1 %icmp_ln887_3, %icmp_ln887_2

]]></Node>
<StgValue><ssdm name="and_ln77_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:16  %select_ln209_7 = select i1 %icmp_ln52, i1 %and_ln77_1, i1 %and_ln77

]]></Node>
<StgValue><ssdm name="select_ln209_7"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:19  %select_ln209_8 = select i1 %icmp_ln52, i1 %icmp_ln61, i1 %icmp_ln61_1

]]></Node>
<StgValue><ssdm name="select_ln209_8"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:21  %select_ln209_9 = select i1 %icmp_ln52, i1 %icmp_ln58, i1 %icmp_ln58_1

]]></Node>
<StgValue><ssdm name="select_ln209_9"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:24  %select_ln49 = select i1 %icmp_ln52, i9 %out_row_V, i9 %t_V

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4_begin:25  %row_stride_V = add i2 %select_ln209, 1

]]></Node>
<StgValue><ssdm name="row_stride_V"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:26  %or_ln209_1 = or i1 %select_ln209_10, %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln209_1"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:27  %select_ln209_11 = select i1 %or_ln209_1, i9 0, i9 %t_V_2

]]></Node>
<StgValue><ssdm name="select_ln209_11"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="2">
<![CDATA[
hls_label_4_begin:28  %zext_ln209_15 = zext i2 %row_stride_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln209_15"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="2">
<![CDATA[
hls_label_4_begin:29  %zext_ln209_16 = zext i2 %row_stride_V to i3

]]></Node>
<StgValue><ssdm name="zext_ln209_16"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:30  %add_ln209_2 = add i9 %select_ln209_1, %zext_ln209_15

]]></Node>
<StgValue><ssdm name="add_ln209_2"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:31  %icmp_ln895_3 = icmp eq i9 %add_ln209_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:32  %select_ln209_12 = select i1 %select_ln209_10, i1 %icmp_ln895_3, i1 %select_ln209_3

]]></Node>
<StgValue><ssdm name="select_ln209_12"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:33  %icmp_ln887_4 = icmp ult i9 %add_ln209_2, %input_h_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln887_4"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:34  %select_ln209_13 = select i1 %select_ln209_10, i1 %icmp_ln887_4, i1 %select_ln209_4

]]></Node>
<StgValue><ssdm name="select_ln209_13"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_begin:35  %icmp_ln99_3 = icmp ne i3 %zext_ln209_16, %add_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln99_3"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:36  %select_ln209_14 = select i1 %select_ln209_10, i1 %icmp_ln99_3, i1 %select_ln209_5

]]></Node>
<StgValue><ssdm name="select_ln209_14"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:38  %select_ln209_16 = select i1 %select_ln209_10, i1 %icmp_ln123_2, i1 %select_ln209_6

]]></Node>
<StgValue><ssdm name="select_ln209_16"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:39  %and_ln77_2 = and i1 %icmp_ln887_4, %icmp_ln887_2

]]></Node>
<StgValue><ssdm name="and_ln77_2"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:40  %select_ln209_17 = select i1 %select_ln209_10, i1 %and_ln77_2, i1 %select_ln209_7

]]></Node>
<StgValue><ssdm name="select_ln209_17"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:45  %select_ln209_21 = select i1 %select_ln209_10, i1 %icmp_ln61, i1 %select_ln209_8

]]></Node>
<StgValue><ssdm name="select_ln209_21"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:46  %select_ln209_22 = select i1 %select_ln209_10, i1 %icmp_ln58, i1 %select_ln209_9

]]></Node>
<StgValue><ssdm name="select_ln209_22"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:48  %out_col_V = add i9 %select_ln209_11, 1

]]></Node>
<StgValue><ssdm name="out_col_V"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:49  %or_ln209_3 = or i1 %select_ln209_22, %select_ln209_10

]]></Node>
<StgValue><ssdm name="or_ln209_3"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:50  %or_ln209_4 = or i1 %or_ln209_3, %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln209_4"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4_begin:51  %select_ln209_23 = select i1 %or_ln209_4, i2 0, i2 %t_V_3

]]></Node>
<StgValue><ssdm name="select_ln209_23"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="9">
<![CDATA[
hls_label_4_begin:52  %zext_ln209_17 = zext i9 %out_col_V to i10

]]></Node>
<StgValue><ssdm name="zext_ln209_17"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:53  %mul_ln209_7 = mul i9 %out_col_V, %zext_ln209_2

]]></Node>
<StgValue><ssdm name="mul_ln209_7"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:55  %icmp_ln123_4 = icmp eq i10 %zext_ln209_17, %add_ln1354_2

]]></Node>
<StgValue><ssdm name="icmp_ln123_4"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:56  %select_ln209_25 = select i1 %select_ln209_22, i1 %icmp_ln123_4, i1 %select_ln209_16

]]></Node>
<StgValue><ssdm name="select_ln209_25"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:73  %select_ln209_31 = select i1 %select_ln209_22, i1 %icmp_ln61, i1 %select_ln209_21

]]></Node>
<StgValue><ssdm name="select_ln209_31"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:74  %select_ln55 = select i1 %select_ln209_22, i9 %out_col_V, i9 %select_ln209_11

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4_begin:75  %col_stride_V = add i2 %select_ln209_23, 1

]]></Node>
<StgValue><ssdm name="col_stride_V"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:76  %or_ln209_5 = or i1 %select_ln209_31, %select_ln209_22

]]></Node>
<StgValue><ssdm name="or_ln209_5"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:77  %or_ln209_6 = or i1 %or_ln209_5, %or_ln209_1

]]></Node>
<StgValue><ssdm name="or_ln209_6"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4_begin:78  %select_ln209_32 = select i1 %or_ln209_6, i4 0, i4 %t_V_4

]]></Node>
<StgValue><ssdm name="select_ln209_32"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:102  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="4">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:4  %zext_ln203 = zext i4 %select_ln209_32 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:5  %mul_ln203 = mul i13 %zext_ln203, 418

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4_end:1  %input_ch_idx_V = add i4 %select_ln209_32, 1

]]></Node>
<StgValue><ssdm name="input_ch_idx_V"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_end:2  %add_ln58 = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_4_end:3  %select_ln58_1 = select i1 %or_ln209_4, i6 1, i6 %add_ln58

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_4_end:4  %add_ln55 = add i15 %indvar_flatten77, 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4_end:5  %select_ln55_1 = select i1 %or_ln209_1, i15 1, i15 %add_ln55

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4_end:6  %add_ln52 = add i17 %indvar_flatten174, 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_4_end:7  %select_ln52_1 = select i1 %icmp_ln52, i17 1, i17 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="239" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:17  %or_ln209 = or i1 %icmp_ln52, %or_ln99_1

]]></Node>
<StgValue><ssdm name="or_ln209"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:37  %select_ln209_15 = select i1 %or_ln209_1, i9 0, i9 %mul_ln209_1

]]></Node>
<StgValue><ssdm name="select_ln209_15"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:41  %select_ln209_18 = select i1 %or_ln209_1, i9 0, i9 %col_idx_V

]]></Node>
<StgValue><ssdm name="select_ln209_18"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:42  %or_ln209_2 = or i1 %select_ln209_10, %or_ln209

]]></Node>
<StgValue><ssdm name="or_ln209_2"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:43  %select_ln209_19 = select i1 %or_ln209_1, i9 0, i9 %conv_count_V_1

]]></Node>
<StgValue><ssdm name="select_ln209_19"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_4_begin:44  %select_ln209_20 = select i1 %or_ln209_1, i10 1, i10 %add_ln1353

]]></Node>
<StgValue><ssdm name="select_ln209_20"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4_begin:47  %select_ln52 = select i1 %select_ln209_10, i2 %row_stride_V, i2 %select_ln209

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:54  %select_ln209_24 = select i1 %select_ln209_22, i9 %mul_ln209_7, i9 %select_ln209_15

]]></Node>
<StgValue><ssdm name="select_ln209_24"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:57  %icmp_ln895_4 = icmp eq i9 %mul_ln209_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_4"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:58  %or_ln70_1 = or i1 %select_ln209_12, %icmp_ln895_4

]]></Node>
<StgValue><ssdm name="or_ln70_1"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:59  %add_ln214_1 = add i9 %mul_ln209_7, -1

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:60  %select_ln70_1 = select i1 %or_ln70_1, i9 0, i9 %add_ln214_1

]]></Node>
<StgValue><ssdm name="select_ln70_1"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="1"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:61  %icmp_ln887_5 = icmp ult i9 %mul_ln209_7, %input_w_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln887_5"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="1"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:62  %and_ln77_3 = and i1 %select_ln209_13, %icmp_ln887_5

]]></Node>
<StgValue><ssdm name="and_ln77_3"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:63  %select_ln209_26 = select i1 %select_ln209_22, i1 %and_ln77_3, i1 %select_ln209_17

]]></Node>
<StgValue><ssdm name="select_ln209_26"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:64  %select_ln209_27 = select i1 %select_ln209_22, i9 %mul_ln209_7, i9 %select_ln209_18

]]></Node>
<StgValue><ssdm name="select_ln209_27"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="1"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4_begin:65  %icmp_ln99_4 = icmp ne i2 %select_ln52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln99_4"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="1"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:66  %or_ln99_2 = or i1 %select_ln209_14, %or_ln70_1

]]></Node>
<StgValue><ssdm name="or_ln99_2"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="1"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:67  %or_ln99_3 = or i1 %or_ln99_2, %icmp_ln99_4

]]></Node>
<StgValue><ssdm name="or_ln99_3"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:68  %select_ln209_28 = select i1 %select_ln209_22, i1 %or_ln99_3, i1 %or_ln209_2

]]></Node>
<StgValue><ssdm name="select_ln209_28"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="1"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="9">
<![CDATA[
hls_label_4_begin:69  %zext_ln215_1 = zext i9 %select_ln70_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:70  %select_ln209_29 = select i1 %select_ln209_22, i9 %select_ln70_1, i9 %select_ln209_19

]]></Node>
<StgValue><ssdm name="select_ln209_29"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_22" val="1"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:71  %add_ln1353_1 = add i10 %zext_ln215_1, 1

]]></Node>
<StgValue><ssdm name="add_ln1353_1"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_4_begin:72  %select_ln209_30 = select i1 %select_ln209_22, i10 %add_ln1353_1, i10 %select_ln209_20

]]></Node>
<StgValue><ssdm name="select_ln209_30"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="2">
<![CDATA[
hls_label_4_begin:79  %zext_ln209_18 = zext i2 %col_stride_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln209_18"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:80  %add_ln209_3 = add i9 %select_ln209_24, %zext_ln209_18

]]></Node>
<StgValue><ssdm name="add_ln209_3"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:81  %icmp_ln895_5 = icmp eq i9 %add_ln209_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_5"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:82  %or_ln70_2 = or i1 %select_ln209_12, %icmp_ln895_5

]]></Node>
<StgValue><ssdm name="or_ln70_2"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:83  %add_ln214_2 = add i9 %add_ln209_3, -1

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:84  %select_ln70_2 = select i1 %or_ln70_2, i9 0, i9 %add_ln214_2

]]></Node>
<StgValue><ssdm name="select_ln70_2"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4_begin:85  %icmp_ln887_6 = icmp ult i9 %add_ln209_3, %input_w_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln887_6"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:86  %and_ln77_4 = and i1 %select_ln209_13, %icmp_ln887_6

]]></Node>
<StgValue><ssdm name="and_ln77_4"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:87  %select_ln209_33 = select i1 %select_ln209_31, i1 %and_ln77_4, i1 %select_ln209_26

]]></Node>
<StgValue><ssdm name="select_ln209_33"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:88  %select_ln209_34 = select i1 %select_ln209_31, i9 %add_ln209_3, i9 %select_ln209_27

]]></Node>
<StgValue><ssdm name="select_ln209_34"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="9">
<![CDATA[
hls_label_4_begin:89  %zext_ln209_19 = zext i9 %select_ln209_34 to i13

]]></Node>
<StgValue><ssdm name="zext_ln209_19"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4_begin:90  %icmp_ln99_5 = icmp ne i2 %col_stride_V, %select_ln52

]]></Node>
<StgValue><ssdm name="icmp_ln99_5"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:91  %or_ln99_4 = or i1 %select_ln209_14, %or_ln70_2

]]></Node>
<StgValue><ssdm name="or_ln99_4"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:92  %or_ln99_5 = or i1 %or_ln99_4, %icmp_ln99_5

]]></Node>
<StgValue><ssdm name="or_ln99_5"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:93  %select_ln209_35 = select i1 %select_ln209_31, i1 %or_ln99_5, i1 %select_ln209_28

]]></Node>
<StgValue><ssdm name="select_ln209_35"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="9">
<![CDATA[
hls_label_4_begin:94  %zext_ln215_2 = zext i9 %select_ln70_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_4_begin:95  %select_ln209_36 = select i1 %select_ln209_31, i9 %select_ln70_2, i9 %select_ln209_29

]]></Node>
<StgValue><ssdm name="select_ln209_36"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:98  %add_ln1353_2 = add i10 %zext_ln215_2, 1

]]></Node>
<StgValue><ssdm name="add_ln1353_2"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_4_begin:99  %select_ln209_37 = select i1 %select_ln209_31, i10 %add_ln1353_2, i10 %select_ln209_30

]]></Node>
<StgValue><ssdm name="select_ln209_37"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4_begin:101  %select_ln58 = select i1 %select_ln209_31, i2 %col_stride_V, i2 %select_ln209_23

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin:104  br i1 %select_ln209_33, label %2, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:6  %add_ln203 = add i13 %mul_ln203, %zext_ln209_19

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="13">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:7  %sext_ln203 = sext i13 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:15  %line_buff_group_0_va_5 = getelementptr [3344 x i16]* %line_buff_group_0_va_1, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_5"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:21  %line_buff_group_1_va_5 = getelementptr [3344 x i16]* %line_buff_group_1_va_1, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_5"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:27  %line_buff_group_2_va_5 = getelementptr [3344 x i16]* %line_buff_group_2_va_1, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_5"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:33  %line_buff_group_3_va_5 = getelementptr [3344 x i16]* %line_buff_group_3_va_1, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_5"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:36  %line_buff_group_0_va_8 = load i16* %line_buff_group_0_va_5, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_8"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:39  %line_buff_group_1_va_8 = load i16* %line_buff_group_1_va_5, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_8"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:42  %line_buff_group_2_va_8 = load i16* %line_buff_group_2_va_5, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_8"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:45  %line_buff_group_3_va_8 = load i16* %line_buff_group_3_va_5, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_8"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:48  br i1 %select_ln209_35, label %hls_label_4_end, label %.preheader.i.preheader.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="4">
<![CDATA[
.preheader.i.preheader.0_ifconv:65  %zext_ln879 = zext i4 %select_ln209_32 to i5

]]></Node>
<StgValue><ssdm name="zext_ln879"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i.preheader.0_ifconv:66  %icmp_ln879 = icmp eq i5 %zext_ln879, %ret_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.preheader.0_ifconv:67  %and_ln879 = and i1 %select_ln209_2, %icmp_ln879

]]></Node>
<StgValue><ssdm name="and_ln879"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.preheader.0_ifconv:68  %and_ln879_1 = and i1 %and_ln879, %select_ln209_25

]]></Node>
<StgValue><ssdm name="and_ln879_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="299" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="94" op_0_bw="94" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:0  %empty = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_V_data, i8* %inStream_V_keep_V, i8* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="94">
<![CDATA[
:1  %tmp_data = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="94">
<![CDATA[
:2  %tmp_keep_V_3 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_3"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="94">
<![CDATA[
:3  %tmp_strb_V_3 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V_3"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="2" op_0_bw="94">
<![CDATA[
:4  %tmp_user_V_3 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V_3"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="94">
<![CDATA[
:5  %tmp_id_V_3 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V_3"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="94">
<![CDATA[
:6  %tmp_dest_V_3 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V_3"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="64">
<![CDATA[
:7  %curr_input_data_sub_s = trunc i64 %tmp_data to i16

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_s"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %curr_input_data_sub_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_1"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %curr_input_data_sub_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_2"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %curr_input_data_sub_3 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_3"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  store i6 %tmp_dest_V_3, i6* %tmp_dest_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  store i5 %tmp_id_V_3, i5* %tmp_id_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:13  store i2 %tmp_user_V_3, i2* %tmp_user_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  store i8 %tmp_strb_V_3, i8* %tmp_strb_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  store i8 %tmp_keep_V_3, i8* %tmp_keep_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln209_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:0  %p_016 = phi i16 [ %curr_input_data_sub_3, %2 ], [ -32768, %hls_label_4_begin ]

]]></Node>
<StgValue><ssdm name="p_016"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:1  %p_018 = phi i16 [ %curr_input_data_sub_2, %2 ], [ -32768, %hls_label_4_begin ]

]]></Node>
<StgValue><ssdm name="p_018"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:2  %p_020 = phi i16 [ %curr_input_data_sub_1, %2 ], [ -32768, %hls_label_4_begin ]

]]></Node>
<StgValue><ssdm name="p_020"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:3  %p_0 = phi i16 [ %curr_input_data_sub_s, %2 ], [ -32768, %hls_label_4_begin ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:8  %line_buff_group_0_va_2 = getelementptr [3344 x i16]* %line_buff_group_0_va, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_2"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:18  %line_buff_group_1_va_2 = getelementptr [3344 x i16]* %line_buff_group_1_va, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_2"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:24  %line_buff_group_2_va_2 = getelementptr [3344 x i16]* %line_buff_group_2_va, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_2"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:30  %line_buff_group_3_va_2 = getelementptr [3344 x i16]* %line_buff_group_3_va, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_2"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:36  %line_buff_group_0_va_8 = load i16* %line_buff_group_0_va_5, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_8"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:37  store i16 %line_buff_group_0_va_8, i16* %line_buff_group_0_va_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:38  store i16 %p_0, i16* %line_buff_group_0_va_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln765"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:39  %line_buff_group_1_va_8 = load i16* %line_buff_group_1_va_5, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_8"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:40  store i16 %line_buff_group_1_va_8, i16* %line_buff_group_1_va_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:41  store i16 %p_020, i16* %line_buff_group_1_va_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln765"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:42  %line_buff_group_2_va_8 = load i16* %line_buff_group_2_va_5, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_8"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:43  store i16 %line_buff_group_2_va_8, i16* %line_buff_group_2_va_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:44  store i16 %p_018, i16* %line_buff_group_2_va_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln765"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:45  %line_buff_group_3_va_8 = load i16* %line_buff_group_3_va_5, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_8"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:46  store i16 %line_buff_group_3_va_8, i16* %line_buff_group_3_va_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="12" op_2_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:47  store i16 %p_016, i16* %line_buff_group_3_va_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln765"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="9">
<![CDATA[
hls_label_4_begin:96  %zext_ln209_20 = zext i9 %select_ln209_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln209_20"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="10">
<![CDATA[
hls_label_4_begin:100  %zext_ln209_22 = zext i10 %select_ln209_37 to i13

]]></Node>
<StgValue><ssdm name="zext_ln209_22"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:9  %add_ln162 = add i13 %mul_ln203, %zext_ln209_20

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="13">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:10  %sext_ln162 = sext i13 %add_ln162 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:11  %line_buff_group_0_va_3 = getelementptr [3344 x i16]* %line_buff_group_0_va, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_3"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:12  %add_ln162_1 = add i13 %mul_ln203, %zext_ln209_22

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="13">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:13  %sext_ln162_1 = sext i13 %add_ln162_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:14  %line_buff_group_0_va_4 = getelementptr [3344 x i16]* %line_buff_group_0_va, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_4"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:16  %line_buff_group_0_va_6 = getelementptr [3344 x i16]* %line_buff_group_0_va_1, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_6"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:17  %line_buff_group_0_va_7 = getelementptr [3344 x i16]* %line_buff_group_0_va_1, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_7"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:19  %line_buff_group_1_va_3 = getelementptr [3344 x i16]* %line_buff_group_1_va, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_3"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:20  %line_buff_group_1_va_4 = getelementptr [3344 x i16]* %line_buff_group_1_va, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_4"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:22  %line_buff_group_1_va_6 = getelementptr [3344 x i16]* %line_buff_group_1_va_1, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_6"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:23  %line_buff_group_1_va_7 = getelementptr [3344 x i16]* %line_buff_group_1_va_1, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_7"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:25  %line_buff_group_2_va_3 = getelementptr [3344 x i16]* %line_buff_group_2_va, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_3"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:26  %line_buff_group_2_va_4 = getelementptr [3344 x i16]* %line_buff_group_2_va, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_4"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:28  %line_buff_group_2_va_6 = getelementptr [3344 x i16]* %line_buff_group_2_va_1, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_6"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:29  %line_buff_group_2_va_7 = getelementptr [3344 x i16]* %line_buff_group_2_va_1, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_7"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:31  %line_buff_group_3_va_3 = getelementptr [3344 x i16]* %line_buff_group_3_va, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_3"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:32  %line_buff_group_3_va_4 = getelementptr [3344 x i16]* %line_buff_group_3_va, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_4"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:34  %line_buff_group_3_va_6 = getelementptr [3344 x i16]* %line_buff_group_3_va_1, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_6"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i137:35  %line_buff_group_3_va_7 = getelementptr [3344 x i16]* %line_buff_group_3_va_1, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_7"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:5  %window_0_val_0_V_0 = load i16* %line_buff_group_0_va_3, align 2

]]></Node>
<StgValue><ssdm name="window_0_val_0_V_0"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:6  %window_0_val_0_V_1 = load i16* %line_buff_group_0_va_4, align 2

]]></Node>
<StgValue><ssdm name="window_0_val_0_V_1"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:9  %window_1_val_0_V_0 = load i16* %line_buff_group_1_va_3, align 2

]]></Node>
<StgValue><ssdm name="window_1_val_0_V_0"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:10  %window_1_val_0_V_1 = load i16* %line_buff_group_1_va_4, align 2

]]></Node>
<StgValue><ssdm name="window_1_val_0_V_1"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:13  %window_2_val_0_V_0 = load i16* %line_buff_group_2_va_3, align 2

]]></Node>
<StgValue><ssdm name="window_2_val_0_V_0"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:14  %window_2_val_0_V_1 = load i16* %line_buff_group_2_va_4, align 2

]]></Node>
<StgValue><ssdm name="window_2_val_0_V_1"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:17  %window_3_val_0_V_0 = load i16* %line_buff_group_3_va_3, align 2

]]></Node>
<StgValue><ssdm name="window_3_val_0_V_0"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:18  %window_3_val_0_V_1 = load i16* %line_buff_group_3_va_4, align 2

]]></Node>
<StgValue><ssdm name="window_3_val_0_V_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_4_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 692224, i64 692224, i64 692224)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="9">
<![CDATA[
hls_label_4_begin:97  %zext_ln209_21 = zext i9 %select_ln209_36 to i10

]]></Node>
<StgValue><ssdm name="zext_ln209_21"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4_begin:103  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln63"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:0  %tmp_keep_V_load = load i8* %tmp_keep_V

]]></Node>
<StgValue><ssdm name="tmp_keep_V_load"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:1  %tmp_strb_V_load = load i8* %tmp_strb_V

]]></Node>
<StgValue><ssdm name="tmp_strb_V_load"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:2  %tmp_user_V_load = load i2* %tmp_user_V

]]></Node>
<StgValue><ssdm name="tmp_user_V_load"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:3  %tmp_id_V_load = load i5* %tmp_id_V

]]></Node>
<StgValue><ssdm name="tmp_id_V_load"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:4  %tmp_dest_V_load = load i6* %tmp_dest_V

]]></Node>
<StgValue><ssdm name="tmp_dest_V_load"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:5  %window_0_val_0_V_0 = load i16* %line_buff_group_0_va_3, align 2

]]></Node>
<StgValue><ssdm name="window_0_val_0_V_0"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:6  %window_0_val_0_V_1 = load i16* %line_buff_group_0_va_4, align 2

]]></Node>
<StgValue><ssdm name="window_0_val_0_V_1"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:9  %window_1_val_0_V_0 = load i16* %line_buff_group_1_va_3, align 2

]]></Node>
<StgValue><ssdm name="window_1_val_0_V_0"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:10  %window_1_val_0_V_1 = load i16* %line_buff_group_1_va_4, align 2

]]></Node>
<StgValue><ssdm name="window_1_val_0_V_1"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:13  %window_2_val_0_V_0 = load i16* %line_buff_group_2_va_3, align 2

]]></Node>
<StgValue><ssdm name="window_2_val_0_V_0"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:14  %window_2_val_0_V_1 = load i16* %line_buff_group_2_va_4, align 2

]]></Node>
<StgValue><ssdm name="window_2_val_0_V_1"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:17  %window_3_val_0_V_0 = load i16* %line_buff_group_3_va_3, align 2

]]></Node>
<StgValue><ssdm name="window_3_val_0_V_0"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:18  %window_3_val_0_V_1 = load i16* %line_buff_group_3_va_4, align 2

]]></Node>
<StgValue><ssdm name="window_3_val_0_V_1"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:21  %icmp_ln1494 = icmp sgt i16 %window_0_val_0_V_1, %window_0_val_0_V_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.i.preheader.0_ifconv:22  %select_ln178 = select i1 %icmp_ln1494, i10 %select_ln209_37, i10 %zext_ln209_21

]]></Node>
<StgValue><ssdm name="select_ln178"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="13" op_0_bw="10">
<![CDATA[
.preheader.i.preheader.0_ifconv:23  %zext_ln178 = zext i10 %select_ln178 to i13

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i.preheader.0_ifconv:24  %add_ln162_2 = add i13 %zext_ln178, %mul_ln203

]]></Node>
<StgValue><ssdm name="add_ln162_2"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:32  %icmp_ln1494_3 = icmp sgt i16 %window_1_val_0_V_1, %window_1_val_0_V_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.i.preheader.0_ifconv:33  %select_ln178_3 = select i1 %icmp_ln1494_3, i10 %select_ln209_37, i10 %zext_ln209_21

]]></Node>
<StgValue><ssdm name="select_ln178_3"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="10">
<![CDATA[
.preheader.i.preheader.0_ifconv:34  %zext_ln178_1 = zext i10 %select_ln178_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i.preheader.0_ifconv:35  %add_ln162_3 = add i13 %zext_ln178_1, %mul_ln203

]]></Node>
<StgValue><ssdm name="add_ln162_3"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:43  %icmp_ln1494_6 = icmp sgt i16 %window_2_val_0_V_1, %window_2_val_0_V_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.i.preheader.0_ifconv:44  %select_ln178_6 = select i1 %icmp_ln1494_6, i10 %select_ln209_37, i10 %zext_ln209_21

]]></Node>
<StgValue><ssdm name="select_ln178_6"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="10">
<![CDATA[
.preheader.i.preheader.0_ifconv:45  %zext_ln178_2 = zext i10 %select_ln178_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln178_2"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i.preheader.0_ifconv:46  %add_ln162_4 = add i13 %zext_ln178_2, %mul_ln203

]]></Node>
<StgValue><ssdm name="add_ln162_4"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:54  %icmp_ln1494_9 = icmp sgt i16 %window_3_val_0_V_1, %window_3_val_0_V_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.i.preheader.0_ifconv:55  %select_ln178_9 = select i1 %icmp_ln1494_9, i10 %select_ln209_37, i10 %zext_ln209_21

]]></Node>
<StgValue><ssdm name="select_ln178_9"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="10">
<![CDATA[
.preheader.i.preheader.0_ifconv:56  %zext_ln178_3 = zext i10 %select_ln178_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln178_3"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i.preheader.0_ifconv:57  %add_ln162_5 = add i13 %zext_ln178_3, %mul_ln203

]]></Node>
<StgValue><ssdm name="add_ln162_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="398" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:7  %window_0_val_1_V_0 = load i16* %line_buff_group_0_va_6, align 2

]]></Node>
<StgValue><ssdm name="window_0_val_1_V_0"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:11  %window_1_val_1_V_0 = load i16* %line_buff_group_1_va_6, align 2

]]></Node>
<StgValue><ssdm name="window_1_val_1_V_0"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:15  %window_2_val_1_V_0 = load i16* %line_buff_group_2_va_6, align 2

]]></Node>
<StgValue><ssdm name="window_2_val_1_V_0"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:19  %window_3_val_1_V_0 = load i16* %line_buff_group_3_va_6, align 2

]]></Node>
<StgValue><ssdm name="window_3_val_1_V_0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="402" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:7  %window_0_val_1_V_0 = load i16* %line_buff_group_0_va_6, align 2

]]></Node>
<StgValue><ssdm name="window_0_val_1_V_0"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:8  %window_0_val_1_V_1 = load i16* %line_buff_group_0_va_7, align 2

]]></Node>
<StgValue><ssdm name="window_0_val_1_V_1"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:11  %window_1_val_1_V_0 = load i16* %line_buff_group_1_va_6, align 2

]]></Node>
<StgValue><ssdm name="window_1_val_1_V_0"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:12  %window_1_val_1_V_1 = load i16* %line_buff_group_1_va_7, align 2

]]></Node>
<StgValue><ssdm name="window_1_val_1_V_1"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:15  %window_2_val_1_V_0 = load i16* %line_buff_group_2_va_6, align 2

]]></Node>
<StgValue><ssdm name="window_2_val_1_V_0"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:16  %window_2_val_1_V_1 = load i16* %line_buff_group_2_va_7, align 2

]]></Node>
<StgValue><ssdm name="window_2_val_1_V_1"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:19  %window_3_val_1_V_0 = load i16* %line_buff_group_3_va_6, align 2

]]></Node>
<StgValue><ssdm name="window_3_val_1_V_0"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:20  %window_3_val_1_V_1 = load i16* %line_buff_group_3_va_7, align 2

]]></Node>
<StgValue><ssdm name="window_3_val_1_V_1"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="13">
<![CDATA[
.preheader.i.preheader.0_ifconv:25  %sext_ln162_2 = sext i13 %add_ln162_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162_2"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i.preheader.0_ifconv:26  %line_buff_group_0_va_9 = getelementptr [3344 x i16]* %line_buff_group_0_va, i64 0, i64 %sext_ln162_2

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_9"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:27  %line_buff_group_0_va_10 = load i16* %line_buff_group_0_va_9, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_10"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="13">
<![CDATA[
.preheader.i.preheader.0_ifconv:36  %sext_ln162_3 = sext i13 %add_ln162_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162_3"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i.preheader.0_ifconv:37  %line_buff_group_1_va_9 = getelementptr [3344 x i16]* %line_buff_group_1_va, i64 0, i64 %sext_ln162_3

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_9"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:38  %line_buff_group_1_va_10 = load i16* %line_buff_group_1_va_9, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_10"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="13">
<![CDATA[
.preheader.i.preheader.0_ifconv:47  %sext_ln162_4 = sext i13 %add_ln162_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162_4"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i.preheader.0_ifconv:48  %line_buff_group_2_va_9 = getelementptr [3344 x i16]* %line_buff_group_2_va, i64 0, i64 %sext_ln162_4

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_9"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:49  %line_buff_group_2_va_10 = load i16* %line_buff_group_2_va_9, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_10"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="13">
<![CDATA[
.preheader.i.preheader.0_ifconv:58  %sext_ln162_5 = sext i13 %add_ln162_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162_5"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i.preheader.0_ifconv:59  %line_buff_group_3_va_9 = getelementptr [3344 x i16]* %line_buff_group_3_va, i64 0, i64 %sext_ln162_5

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_9"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:60  %line_buff_group_3_va_10 = load i16* %line_buff_group_3_va_9, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="422" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:8  %window_0_val_1_V_1 = load i16* %line_buff_group_0_va_7, align 2

]]></Node>
<StgValue><ssdm name="window_0_val_1_V_1"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:12  %window_1_val_1_V_1 = load i16* %line_buff_group_1_va_7, align 2

]]></Node>
<StgValue><ssdm name="window_1_val_1_V_1"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:16  %window_2_val_1_V_1 = load i16* %line_buff_group_2_va_7, align 2

]]></Node>
<StgValue><ssdm name="window_2_val_1_V_1"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:20  %window_3_val_1_V_1 = load i16* %line_buff_group_3_va_7, align 2

]]></Node>
<StgValue><ssdm name="window_3_val_1_V_1"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:27  %line_buff_group_0_va_10 = load i16* %line_buff_group_0_va_9, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_0_va_10"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:38  %line_buff_group_1_va_10 = load i16* %line_buff_group_1_va_9, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_1_va_10"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:49  %line_buff_group_2_va_10 = load i16* %line_buff_group_2_va_9, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_2_va_10"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:60  %line_buff_group_3_va_10 = load i16* %line_buff_group_3_va_9, align 2

]]></Node>
<StgValue><ssdm name="line_buff_group_3_va_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="430" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:28  %icmp_ln1494_1 = icmp slt i16 %line_buff_group_0_va_10, %window_0_val_1_V_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:29  %select_ln178_1 = select i1 %icmp_ln1494_1, i16 %window_0_val_1_V_0, i16 %line_buff_group_0_va_10

]]></Node>
<StgValue><ssdm name="select_ln178_1"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:30  %icmp_ln1494_2 = icmp slt i16 %select_ln178_1, %window_0_val_1_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:31  %val_output_0_V = select i1 %icmp_ln1494_2, i16 %window_0_val_1_V_1, i16 %select_ln178_1

]]></Node>
<StgValue><ssdm name="val_output_0_V"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:39  %icmp_ln1494_4 = icmp slt i16 %line_buff_group_1_va_10, %window_1_val_1_V_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:40  %select_ln178_4 = select i1 %icmp_ln1494_4, i16 %window_1_val_1_V_0, i16 %line_buff_group_1_va_10

]]></Node>
<StgValue><ssdm name="select_ln178_4"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:41  %icmp_ln1494_5 = icmp slt i16 %select_ln178_4, %window_1_val_1_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:42  %val_output_1_V = select i1 %icmp_ln1494_5, i16 %window_1_val_1_V_1, i16 %select_ln178_4

]]></Node>
<StgValue><ssdm name="val_output_1_V"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:50  %icmp_ln1494_7 = icmp slt i16 %line_buff_group_2_va_10, %window_2_val_1_V_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:51  %select_ln178_7 = select i1 %icmp_ln1494_7, i16 %window_2_val_1_V_0, i16 %line_buff_group_2_va_10

]]></Node>
<StgValue><ssdm name="select_ln178_7"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:52  %icmp_ln1494_8 = icmp slt i16 %select_ln178_7, %window_2_val_1_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:53  %val_output_2_V = select i1 %icmp_ln1494_8, i16 %window_2_val_1_V_1, i16 %select_ln178_7

]]></Node>
<StgValue><ssdm name="val_output_2_V"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:61  %icmp_ln1494_10 = icmp slt i16 %line_buff_group_3_va_10, %window_3_val_1_V_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:62  %select_ln178_10 = select i1 %icmp_ln1494_10, i16 %window_3_val_1_V_0, i16 %line_buff_group_3_va_10

]]></Node>
<StgValue><ssdm name="select_ln178_10"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:63  %icmp_ln1494_11 = icmp slt i16 %select_ln178_10, %window_3_val_1_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.preheader.0_ifconv:64  %val_output_3_V = select i1 %icmp_ln1494_11, i16 %window_3_val_1_V_1, i16 %select_ln178_10

]]></Node>
<StgValue><ssdm name="val_output_3_V"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="8" op_6_bw="8" op_7_bw="2" op_8_bw="5" op_9_bw="6" op_10_bw="64" op_11_bw="8" op_12_bw="8" op_13_bw="2" op_14_bw="1" op_15_bw="5" op_16_bw="6" op_17_bw="1">
<![CDATA[
.preheader.i.preheader.0_ifconv:69  call fastcc void @write_output(i16 %val_output_0_V, i16 %val_output_1_V, i16 %val_output_2_V, i16 %val_output_3_V, i8 %tmp_keep_V_load, i8 %tmp_strb_V_load, i2 %tmp_user_V_load, i5 %tmp_id_V_load, i6 %tmp_dest_V_load, i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i1 %and_ln879_1)

]]></Node>
<StgValue><ssdm name="call_ln134"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln209_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader.0_ifconv:70  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln144"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
