// Seed: 1869131924
module module_0 (
    output wand id_0,
    output wire id_1
    , id_6 = 1,
    input  tri0 id_2,
    input  wand id_3,
    input  tri0 id_4
);
  logic id_7 = -1;
  assign id_6 = 1;
  assign id_0 = -1;
  wire id_8;
  always if (1) id_6 <= -1;
  assign module_1.id_1 = 0;
  wire [-1 'b0 : 1] id_9;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri   id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_0,
      id_3
  );
endmodule
