wb_dma_ch_pri_enc/wire_pri27_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -0.100652 -1.588189 -1.455003 0.077189 -0.457170 -0.402127 4.132752 -1.030560 2.648782 0.559697 -1.227839 -0.788853 2.223269 -0.042134 -2.347974 -0.363250 -1.386045 1.466340 1.483283 -3.859490
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.977674 -1.739970 1.063937 -0.785530 -0.564862 2.683681 2.720395 -1.336778 0.179452 -3.556430 -0.082749 2.066742 1.198332 -2.666785 2.220686 0.193137 2.282523 1.565405 0.599463 1.420950
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_rf/assign_1_ch_adr0 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_ch_rf/reg_ch_busy -3.567695 0.250416 3.981684 1.830681 0.143431 1.587115 -2.082280 0.107841 0.540546 -0.696334 -3.368227 -0.616011 -2.799343 -1.073777 -1.714787 2.126724 0.310939 -0.975705 -0.407538 2.807535
wb_dma_wb_slv/always_5 1.222140 -1.971103 0.017741 4.784446 3.562029 -1.771288 -1.374341 1.476257 -1.628973 1.442282 0.793799 -0.750241 1.001646 -2.391612 -0.641064 -0.033728 -2.788042 -1.574875 2.219213 0.244796
wb_dma_wb_slv/always_4 2.607390 -1.145745 -1.584221 2.780613 4.733315 -3.659806 -2.205220 2.761463 -1.409527 3.332451 -0.060601 -1.853319 2.421891 0.676857 -0.932733 -3.511442 -3.768327 -1.426735 3.173889 -1.145662
wb_dma_wb_slv/always_3 0.762122 1.932707 0.020822 -0.727004 2.538828 -0.647833 2.536080 1.114709 0.926140 -0.262715 0.701453 1.209940 3.721694 -3.326269 2.277099 -5.289645 1.438263 -2.450876 -1.960628 1.077178
wb_dma_wb_slv/always_1 2.949425 3.267539 -0.945000 3.755998 3.210649 1.257779 -3.102148 3.256589 -3.104891 1.591495 0.885904 -0.016779 1.064006 -1.065582 -1.884020 -5.866822 -0.521557 -2.513097 3.938277 -0.636794
wb_dma_ch_sel/always_44/case_1/cond -0.673949 -1.219382 2.631379 0.097477 1.640635 -0.971998 -2.025436 1.415990 0.178365 -1.296757 1.537736 -2.298532 4.229527 -2.250125 1.678496 -2.892201 -0.757311 2.437221 1.163481 0.306229
wb_dma_rf/wire_ch0_csr 2.102150 6.784764 -0.506215 1.662675 3.580468 1.164798 -1.002458 -0.205830 0.524830 4.056617 -0.264552 -0.309963 -5.039459 -1.577297 -0.821939 1.139009 0.456721 -3.817436 -0.912929 -0.594023
wb_dma_de/wire_done 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_wb_slv/always_3/stmt_1 0.762122 1.932707 0.020822 -0.727004 2.538828 -0.647833 2.536080 1.114709 0.926140 -0.262715 0.701453 1.209940 3.721694 -3.326269 2.277099 -5.289645 1.438263 -2.450876 -1.960628 1.077178
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.813301 -0.326732 -0.118953 0.488413 -0.743009 1.326578 2.740594 -0.710559 1.690748 -1.117344 -1.374786 2.972726 -2.076638 -1.710442 1.030573 3.114173 1.196682 0.252219 -0.730812 -1.120044
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.012691 -2.512057 0.113655 -1.038477 0.810231 0.841734 3.176419 0.465807 2.912060 -3.145710 -0.153696 0.373712 0.154580 -1.265004 1.177637 2.607833 1.681867 1.295245 0.229822 -0.189390
wb_dma_de/always_13/stmt_1 0.944536 2.023381 2.051898 0.598208 0.017884 1.176191 2.009920 -1.606752 1.668207 0.977608 0.538822 0.936706 -0.160904 -2.470589 -1.384159 -0.403704 -0.051664 0.269449 -2.330442 -4.378240
wb_dma_de/always_4/if_1 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_ch_arb/input_req 2.278860 -1.026786 1.363910 -2.635567 2.065335 -1.792621 3.234688 -0.913395 0.902939 -1.785618 0.704708 1.699610 -1.033579 -3.971618 5.776029 -0.117323 -0.492606 0.161874 -0.716104 0.516215
wb_dma_wb_mast/input_mast_din 0.248090 1.069768 -3.769326 -0.006177 1.729983 -0.325894 1.978323 2.789388 2.429075 0.981882 0.914483 -0.525544 -1.717838 1.700976 -0.934443 0.725797 -0.039532 0.660590 2.832204 -2.264215
wb_dma_ch_pri_enc/wire_pri20_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.400584 0.319766 0.481573 1.739746 -0.082545 2.461261 -1.648841 -2.056126 0.717931 0.545880 -0.861600 2.119902 -0.369189 -1.677992 -3.307481 0.131153 -0.836289 0.308415 -1.392579 -5.199610
wb_dma_ch_rf/always_26/if_1/if_1 2.439559 1.717921 1.265598 1.878278 -1.423743 -0.171558 4.171496 -1.579717 -0.467197 1.224610 0.565086 -0.347154 1.803203 -4.103935 -2.523533 -1.095372 0.158054 -1.727627 -2.796537 -2.230217
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.750692 -1.227325 0.078725 1.486429 0.155991 0.884578 -1.068209 2.028999 -0.436512 -0.017632 0.595928 -2.130496 0.202550 2.655352 -2.106375 1.110601 0.132759 2.751171 3.851116 0.006237
wb_dma_ch_sel/assign_145_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.607139 -1.768955 -0.536945 0.895364 1.692881 0.933315 -1.713024 -0.320825 -1.075224 0.106857 0.219627 -1.088422 -1.209222 0.543606 -3.442582 0.215110 -1.539446 1.291783 2.549515 -2.201124
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_rf/inst_u19 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u18 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u17 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u16 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u15 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u14 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u13 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u12 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u11 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/always_23/block_1/case_1 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.008137 -0.789539 3.339876 3.715120 2.133770 0.256547 -0.029848 3.011108 -1.450040 -0.115794 0.529114 4.473134 -1.307546 4.206755 1.684086 2.812424 3.510035 -0.836954 -2.440099 -0.325081
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.304352 -3.147957 2.900295 -1.863190 5.813055 -1.906725 2.300821 -1.689324 0.021492 1.589790 1.591356 -0.553053 0.140772 2.599524 1.399684 -1.712047 -2.555060 3.527792 1.186808 -2.625041
wb_dma/input_wb1_ack_i 0.460394 -0.822731 -0.361454 1.649648 0.483289 0.083986 0.130624 -0.153085 -2.798923 -0.922593 1.128577 2.448153 -3.621218 -2.054095 0.739645 1.989591 0.794546 0.039617 1.782592 2.635408
wb_dma/wire_slv0_we 1.834126 1.821171 0.394759 0.378531 0.832913 -1.437395 2.089708 1.234048 1.358889 0.014619 -0.739963 2.426787 3.152854 -3.761876 2.739087 -3.156209 1.352239 -3.000968 -3.475455 1.189668
wb_dma_ch_rf/reg_ch_sz_inf -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_ch_rf 1.469816 1.222643 1.540230 1.103153 0.286804 -0.054597 -2.438816 -0.642556 1.374538 0.987312 -0.469647 1.619966 3.125292 -1.015558 1.041740 -1.382536 0.253442 -2.374281 -3.963615 -0.676400
wb_dma_ch_sel/wire_gnt_p1_d -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.373263 -1.343066 -0.110350 0.715555 -1.741321 -1.158078 3.029850 -0.150318 4.469629 0.377254 -3.678761 0.947355 -0.020379 0.445000 -0.657308 3.398739 -0.614362 0.596545 -0.895454 -2.871218
wb_dma_ch_sel/input_ch1_txsz -0.239208 0.963732 -3.704181 0.376138 0.247614 2.605931 2.774139 0.483691 0.790172 -0.168858 -0.119774 0.643775 -1.625919 0.496684 -3.544038 -0.033177 1.379774 0.513072 3.272516 -2.371512
wb_dma/wire_ch3_txsz -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/assign_7_pri2 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_pri_enc/inst_u30 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/assign_3_dma_nd 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_rf/assign_6_pointer 4.617938 -1.822837 4.214993 -1.455776 1.067255 -0.078116 0.618843 2.838932 1.686188 -2.367038 -1.692129 -1.031679 1.089761 3.094279 0.217165 0.223715 2.751623 3.529528 1.774890 -1.202512
wb_dma_ch_rf/wire_ch_adr0_dewe -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_pri_enc/always_2/if_1/cond -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_ch_sel/input_ch0_txsz 1.145805 -0.202801 -0.624655 2.043005 -0.929418 -0.968670 2.542161 -0.043723 3.087706 2.206753 -2.074745 0.249268 -0.652061 0.596715 -2.104490 2.959923 -1.452737 0.503016 -0.210054 -3.787326
wb_dma_ch_sel/always_2 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_sel/always_3 1.740201 -1.501840 -1.250590 -0.493218 1.066779 -0.958413 4.115141 0.773571 4.358803 -1.151826 0.463572 1.126197 -0.323003 -1.680059 2.938557 3.468908 0.152615 0.858331 -0.359589 -1.796828
wb_dma_rf/input_de_txsz_we 1.679191 0.462448 -0.076724 2.361066 0.115376 -1.882218 3.297402 1.487440 0.907270 2.464671 -1.516252 -0.553789 -2.312517 0.378111 -1.446759 1.944005 -1.472192 0.720104 2.590429 -2.151421
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_sel/assign_145_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_de/always_3/if_1/if_1/cond 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_rf/always_1/case_1 1.147408 -0.196791 -0.533376 2.120919 -1.642569 1.469912 -4.844904 3.092133 -1.114830 -1.692985 -0.608204 -0.205729 0.937661 0.112931 -2.767391 1.202119 2.277981 3.171119 0.912046 1.120170
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.490512 -1.314697 2.169821 2.729073 2.101971 0.932658 -1.138498 0.384972 -2.241840 0.672960 -1.139262 -1.348077 -0.083038 -0.705220 -5.272423 -1.633152 -0.836057 0.669568 2.206481 -1.010302
wb_dma_ch_sel/assign_99_valid/expr_1 1.160675 -2.415092 1.649030 2.043574 2.017026 -1.584520 -2.610660 -0.771081 1.803093 0.074580 0.544857 0.913319 4.074622 -2.162132 2.786929 0.672060 -1.851893 -1.865858 -3.909381 -0.617728
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_wb_slv/reg_slv_adr 2.949425 3.267539 -0.945000 3.755998 3.210649 1.257779 -3.102148 3.256589 -3.104891 1.591495 0.885904 -0.016779 1.064006 -1.065582 -1.884020 -5.866822 -0.521557 -2.513097 3.938277 -0.636794
wb_dma_ch_sel/assign_8_pri2 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_wb_mast/wire_wb_cyc_o -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/wire_paused -0.607139 -1.768955 -0.536945 0.895364 1.692881 0.933315 -1.713024 -0.320825 -1.075224 0.106857 0.219627 -1.088422 -1.209222 0.543606 -3.442582 0.215110 -1.539446 1.291783 2.549515 -2.201124
wb_dma_ch_rf/always_8/stmt_1/expr_1 -3.567695 0.250416 3.981684 1.830681 0.143431 1.587115 -2.082280 0.107841 0.540546 -0.696334 -3.368227 -0.616011 -2.799343 -1.073777 -1.714787 2.126724 0.310939 -0.975705 -0.407538 2.807535
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/assign_67_dma_done_all 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_ch_rf/always_6/if_1/if_1/block_1 2.822213 -0.644608 -0.458168 -2.504258 2.150544 -0.225243 -2.709022 -1.866470 1.248024 -1.641788 0.885326 2.496292 -1.932827 -2.072286 2.719073 0.178254 -1.271094 -1.098257 -2.813367 -2.553098
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -1.065237 -2.505329 1.044484 -1.132885 0.377187 0.682332 3.102638 -0.217640 2.637942 -3.125653 0.518758 0.221963 2.030077 -2.151679 2.890954 1.511722 1.322049 1.702591 -0.055378 0.670185
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.977674 -1.739970 1.063937 -0.785530 -0.564862 2.683681 2.720395 -1.336778 0.179452 -3.556430 -0.082749 2.066742 1.198332 -2.666785 2.220686 0.193137 2.282523 1.565405 0.599463 1.420950
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.132202 -3.005980 -0.278174 0.464532 1.924691 -2.428793 2.357563 -0.126018 1.065453 -1.171085 0.901512 0.494502 1.495672 -3.208000 4.778968 1.983028 -1.116324 -1.016232 -0.370799 1.701555
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_wb_slv/always_1/stmt_1 2.949425 3.267539 -0.945000 3.755998 3.210649 1.257779 -3.102148 3.256589 -3.104891 1.591495 0.885904 -0.016779 1.064006 -1.065582 -1.884020 -5.866822 -0.521557 -2.513097 3.938277 -0.636794
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_pri_enc/wire_pri14_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/always_39/case_1/stmt_1 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_rf/wire_ch6_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.796726 -0.275003 -0.920074 4.957034 3.129076 -0.195216 -0.596907 2.861659 -0.697452 1.399851 0.614760 1.199337 -1.682692 -1.474419 -0.088334 1.588492 -1.119976 -0.425296 3.247515 -0.230476
wb_dma_wb_if/input_wb_we_i -0.341890 -0.068523 -0.531732 3.591578 5.106895 0.181121 1.532041 0.740692 -4.525488 2.321890 5.120358 1.530538 -1.232313 2.024585 -0.359423 -1.499890 -0.458577 -2.228967 1.547312 -1.235866
wb_dma_ch_sel/assign_141_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.353387 1.798780 -0.904950 1.394224 3.731833 0.190689 -1.794534 2.181926 1.490524 0.000180 3.751884 -0.261717 -1.922670 -4.470576 3.462224 1.064263 -1.201614 -0.489588 1.251959 0.583963
wb_dma_ch_rf/reg_ch_dis 2.751514 1.261287 2.463545 1.522518 0.372451 -0.745937 2.749569 -2.075265 0.686377 1.737012 0.152390 0.855298 0.095803 -3.637155 -1.011860 -0.292313 -1.183917 -1.204726 -3.030617 -3.973037
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_rf/wire_ch0_am1 -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_ch_rf/wire_pointer_we -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_sel/always_46/case_1/stmt_1 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_pri_enc/wire_pri11_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/always_2/if_1/if_1 -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_pri_enc_sub/assign_1_pri_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/input_ch0_adr0 0.113389 0.474417 0.907144 1.613181 2.250591 -0.266391 -1.602822 1.826990 0.799452 0.437951 2.466980 -3.254717 3.663725 -1.305256 -0.981429 -1.992088 -0.581275 1.142802 0.876933 -1.143421
wb_dma_ch_sel/input_ch0_adr1 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_wb_slv/assign_4 -2.641879 -2.356087 -1.859352 -0.447730 3.887013 -0.931711 -1.509673 0.963497 -1.583458 -2.471545 0.640400 -0.933295 -1.072442 -0.355053 0.659684 -1.147592 0.301892 0.146415 5.118444 4.144283
wb_dma_wb_mast/input_wb_data_i 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -1.065237 -2.505329 1.044484 -1.132885 0.377187 0.682332 3.102638 -0.217640 2.637942 -3.125653 0.518758 0.221963 2.030077 -2.151679 2.890954 1.511722 1.322049 1.702591 -0.055378 0.670185
wb_dma_de/wire_adr1_cnt_next1 0.237992 -1.111207 -5.087491 -0.330875 1.321669 2.732413 -0.572391 1.427999 2.969696 -2.826623 1.590099 -0.602869 0.548911 -0.471867 -1.153328 2.749660 1.990220 -1.714867 0.063717 0.010249
wb_dma_ch_sel/inst_u2 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/inst_u1 2.462318 -0.656558 -0.149278 -2.571105 1.780719 -1.990540 2.351166 1.140117 3.896466 -2.491720 2.464432 -1.426459 1.204238 -3.631658 4.006965 1.450817 0.654973 -1.222579 -2.501653 -0.105715
wb_dma_ch_sel/inst_u0 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/wire_adr0 -0.673949 -1.219382 2.631379 0.097477 1.640635 -0.971998 -2.025436 1.415990 0.178365 -1.296757 1.537736 -2.298532 4.229527 -2.250125 1.678496 -2.892201 -0.757311 2.437221 1.163481 0.306229
wb_dma/wire_adr1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.935839 -2.451377 1.618641 1.830411 0.503545 -2.572706 0.858773 -0.561200 0.845157 -0.138503 -0.780844 0.850111 0.354349 -2.948854 4.443335 3.710708 -1.485905 -1.374970 -1.707101 2.203962
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_rf/assign_18_pointer_we -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_sel/wire_req_p0 1.456130 -1.427164 1.358450 -3.146566 1.505352 -3.400000 3.193741 0.010437 2.812634 -1.816869 0.607929 -0.870736 -0.760195 -3.814020 5.166043 1.374253 -1.097497 0.035194 -1.200862 0.794731
wb_dma_ch_sel/wire_req_p1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma/wire_ndnr 1.740201 -1.501840 -1.250590 -0.493218 1.066779 -0.958413 4.115141 0.773571 4.358803 -1.151826 0.463572 1.126197 -0.323003 -1.680059 2.938557 3.468908 0.152615 0.858331 -0.359589 -1.796828
wb_dma_de/reg_mast0_drdy_r -0.660550 0.040015 -0.882393 -0.149633 1.099766 -2.026119 4.082861 -0.086809 2.273533 1.224287 1.827352 -1.892532 1.584535 -2.899831 1.026686 -1.421124 -2.922197 1.764015 2.390387 -3.069223
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_ch_sel/assign_137_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_rf/wire_pointer3 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_rf/wire_pointer0 4.073384 -2.862849 2.725783 -0.317144 -1.106029 -0.486566 -0.145313 2.071290 0.914795 -2.322713 -1.934690 0.707593 1.276090 2.589271 1.040639 1.649371 1.900811 4.309107 2.131055 -1.490794
wb_dma_rf/wire_pointer1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf/wire_sw_pointer0 -1.689723 -1.272622 0.189640 1.617637 -0.725871 2.304910 0.504272 0.572716 -0.596130 -2.135755 -0.109983 -1.681487 2.568471 -1.708343 -3.377849 -0.551139 1.496778 0.239880 0.880146 0.999649
wb_dma_de/always_21/stmt_1 -0.660550 0.040015 -0.882393 -0.149633 1.099766 -2.026119 4.082861 -0.086809 2.273533 1.224287 1.827352 -1.892532 1.584535 -2.899831 1.026686 -1.421124 -2.922197 1.764015 2.390387 -3.069223
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 2.545335 -2.272337 -2.910560 -0.574536 0.323100 -1.487930 5.073418 0.167997 5.447431 -0.602204 -1.649617 1.611657 2.338784 -0.783785 0.944308 0.763565 -0.893377 1.078019 0.668488 -4.239729
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.758871 0.426766 -0.063432 5.669651 1.474946 0.002635 -1.320338 2.251630 -0.588511 2.565457 -0.773439 0.534223 -2.044853 -0.236531 -1.965130 2.462511 -1.400248 -0.687408 2.300685 -0.581702
wb_dma_ch_arb/input_advance 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_de/always_7/stmt_1 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_de/always_3/if_1/cond 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.353387 1.798780 -0.904950 1.394224 3.731833 0.190689 -1.794534 2.181926 1.490524 0.000180 3.751884 -0.261717 -1.922670 -4.470576 3.462224 1.064263 -1.201614 -0.489588 1.251959 0.583963
wb_dma_ch_sel/assign_101_valid 1.160675 -2.415092 1.649030 2.043574 2.017026 -1.584520 -2.610660 -0.771081 1.803093 0.074580 0.544857 0.913319 4.074622 -2.162132 2.786929 0.672060 -1.851893 -1.865858 -3.909381 -0.617728
wb_dma_ch_sel/assign_98_valid 1.160675 -2.415092 1.649030 2.043574 2.017026 -1.584520 -2.610660 -0.771081 1.803093 0.074580 0.544857 0.913319 4.074622 -2.162132 2.786929 0.672060 -1.851893 -1.865858 -3.909381 -0.617728
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_rf/wire_ch7_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_ch_sel/reg_csr 2.074198 5.785212 1.439253 1.549247 1.966307 0.752337 -0.092325 1.907477 0.789206 3.496410 3.806202 0.798589 -4.491821 0.975564 3.059556 2.026063 0.616532 0.051633 -0.052040 -1.690172
wb_dma_de/reg_next_state 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 2.703462 0.650720 4.093600 0.511715 4.631507 -0.729074 0.552041 5.455865 2.124059 -0.452023 1.954446 1.965923 -1.546772 5.097341 3.250994 1.370653 3.741024 2.280827 -0.542657 -1.220599
wb_dma_de/always_11/stmt_1/expr_1 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_rf/input_ptr_set -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_sel/assign_12_pri3 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/assign_65_done/expr_1/expr_1 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.353387 1.798780 -0.904950 1.394224 3.731833 0.190689 -1.794534 2.181926 1.490524 0.000180 3.751884 -0.261717 -1.922670 -4.470576 3.462224 1.064263 -1.201614 -0.489588 1.251959 0.583963
assert_wb_dma_ch_sel/input_valid -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma/input_wb0_stb_i 1.222140 -1.971103 0.017741 4.784446 3.562029 -1.771288 -1.374341 1.476257 -1.628973 1.442282 0.793799 -0.750241 1.001646 -2.391612 -0.641064 -0.033728 -2.788042 -1.574875 2.219213 0.244796
wb_dma/wire_ch1_csr 1.795183 3.697490 0.444317 2.791018 0.791143 -0.652577 1.691992 -0.828463 1.864058 5.044174 2.237297 1.405541 0.074049 0.524969 1.516871 0.752528 -1.814103 -0.851488 -2.416151 -4.372892
wb_dma_rf/assign_5_pause_req 1.035550 0.935379 5.507117 -0.268682 1.973104 1.296643 -1.170565 -1.202903 -2.917395 -0.813477 -0.641850 0.479157 -3.977869 -2.637204 -1.691602 -1.513830 0.308885 0.668174 -0.173871 -0.796480
wb_dma_de/always_12/stmt_1 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_wb_if/wire_wb_ack_o -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
wb_dma_ch_rf/always_5/if_1/block_1 -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_arb/assign_1_gnt 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_rf/input_dma_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma/wire_wb0_addr_o 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/assign_73_dma_busy/expr_1 -3.492045 0.031366 5.961413 0.481358 -0.559541 0.891722 -0.496772 -0.758708 1.658839 -0.983105 -5.359302 -0.394367 -2.626028 -1.379061 -1.811710 0.879496 -0.158978 0.620795 -0.370327 1.257288
wb_dma/input_dma_nd_i 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -2.717230 -0.078186 4.099869 3.878416 0.461166 -0.241955 -1.480647 -0.257400 0.491979 2.170834 0.018389 -2.762125 1.368334 -1.164319 -2.737451 0.890080 -2.321608 0.621067 -0.327424 -1.700958
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -2.717230 -0.078186 4.099869 3.878416 0.461166 -0.241955 -1.480647 -0.257400 0.491979 2.170834 0.018389 -2.762125 1.368334 -1.164319 -2.737451 0.890080 -2.321608 0.621067 -0.327424 -1.700958
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_3_pri0 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_de/always_23/block_1/stmt_8 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_arb/always_2/block_1/stmt_1 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_de/always_23/block_1/stmt_1 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_de/always_23/block_1/stmt_2 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_de/always_23/block_1/stmt_4 0.680805 0.796074 3.191790 0.041591 0.538465 -2.127571 2.409019 -0.126629 2.666924 1.676309 -0.417710 -1.914517 -0.366242 -1.085744 -1.160727 0.232440 -1.692755 1.047941 -0.969332 -3.732885
wb_dma_de/always_23/block_1/stmt_5 2.067040 1.225512 0.710673 1.410647 2.893724 -2.139433 2.276187 3.813660 -0.083368 1.714897 2.574231 1.515678 -3.735760 1.411692 4.158478 2.452952 0.449493 2.185317 2.142117 -0.121268
wb_dma_de/always_23/block_1/stmt_6 1.796726 -0.275003 -0.920074 4.957034 3.129076 -0.195216 -0.596907 2.861659 -0.697452 1.399851 0.614760 1.199337 -1.682692 -1.474419 -0.088334 1.588492 -1.119976 -0.425296 3.247515 -0.230476
wb_dma_ch_rf/wire_ch_am1_we -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_wb_mast/input_mast_go -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.091279 0.146292 0.377552 4.132304 0.423267 0.333854 -1.185211 1.329241 -0.144312 1.661379 -0.857059 0.003752 -1.396399 -0.059760 -1.802517 2.516210 -0.842472 -0.411130 1.242666 -0.147439
wb_dma_ch_sel/assign_125_de_start/expr_1 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.698970 -1.436988 2.854351 0.192735 2.153941 1.824116 -3.647875 -0.395161 -1.472398 -1.709806 -0.932791 -1.435186 -2.066364 -0.899394 -2.987556 -0.528950 -0.502774 0.447057 1.433660 0.812108
wb_dma_ch_sel/assign_151_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.231731 -0.079185 -0.484294 0.552000 2.070360 -0.192985 4.076671 -0.757131 0.999151 0.029646 1.537399 1.901474 -0.217058 -4.023552 1.791758 -0.684711 -1.049656 0.728743 1.080809 -3.033355
wb_dma_wb_mast/reg_mast_dout 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/assign_100_valid 1.160675 -2.415092 1.649030 2.043574 2.017026 -1.584520 -2.610660 -0.771081 1.803093 0.074580 0.544857 0.913319 4.074622 -2.162132 2.786929 0.672060 -1.851893 -1.865858 -3.909381 -0.617728
wb_dma_ch_sel/assign_131_req_p0 1.935839 -2.451377 1.618641 1.830411 0.503545 -2.572706 0.858773 -0.561200 0.845157 -0.138503 -0.780844 0.850111 0.354349 -2.948854 4.443335 3.710708 -1.485905 -1.374970 -1.707101 2.203962
wb_dma_ch_sel/assign_135_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_rf/input_dma_done_all 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 1.779493 2.075573 -0.501284 -1.484143 2.790138 -2.100980 3.956639 2.855519 3.196475 1.502753 2.310296 -0.450891 -3.804068 0.798880 2.343715 1.726834 -0.143451 1.936917 1.374223 -2.680642
wb_dma_pri_enc_sub/wire_pri_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/input_wb_rf_din 0.641862 -0.690736 -2.801727 5.015595 1.509096 -4.282827 -1.292532 4.855669 3.202790 3.059635 -2.169939 -0.818605 3.365894 1.871932 0.392952 0.273098 -3.166443 -2.132780 1.387203 -0.653646
wb_dma_ch_sel/wire_ch_sel 1.424911 2.439468 5.115285 0.176677 0.758572 0.241151 -1.411336 -1.301132 1.383318 -0.652717 -0.952593 1.857319 -1.310308 -4.713342 2.762581 -0.632346 0.002914 -2.173872 -3.835962 -0.069321
wb_dma_ch_sel/assign_157_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/assign_139_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/always_38/case_1 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.671213 -2.364342 0.189339 -4.209606 2.401883 0.750433 -2.338555 -3.493650 0.999483 -2.958641 1.455293 0.750877 1.098570 -2.191965 1.755947 -2.436938 -1.497652 0.374882 -1.715325 -2.703411
wb_dma/constraint_wb0_cyc_o -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma/input_wb0_addr_i 2.860466 2.835327 -1.005889 3.509843 2.241307 0.370562 -3.347242 1.752743 -4.311241 0.995998 1.088081 0.385401 -0.240982 -1.677987 -2.384181 -6.020310 -0.602343 -3.154606 4.685138 0.922978
wb_dma_de/input_mast1_drdy 0.052557 -0.202861 -0.690538 1.807527 1.295532 2.792377 -1.421000 -0.022831 -1.210649 -1.367279 1.205082 2.437667 -1.792952 -2.420815 0.556903 1.471490 1.022127 -0.310780 0.575683 1.130979
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_wb_if/input_wb_ack_i 1.045875 0.439472 0.432522 -2.613541 2.337183 -3.693353 5.479599 -1.179025 -0.292105 1.835530 1.135776 1.230202 -2.229234 0.414416 1.550635 -3.381040 -1.821787 2.611572 2.124707 -3.381623
wb_dma_ch_sel/wire_pri_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/assign_3_ch_am0 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_rf/input_ch_sel -3.646410 3.677838 4.867847 -1.764055 1.525076 -0.434167 0.884882 -0.231837 3.416874 1.243021 -3.137371 -3.859620 -4.197550 -2.717505 -1.761708 -1.445763 -2.201879 -0.084376 0.743106 -0.040499
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.634625 0.252460 4.788139 1.270441 0.763622 1.111900 -3.411289 -0.172322 0.377374 0.274950 1.666088 0.284762 0.938826 -0.960917 0.975410 -0.630205 -1.082477 3.517075 -0.824200 -0.966579
wb_dma_rf/inst_u10 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma/wire_pause_req 1.035550 0.935379 5.507117 -0.268682 1.973104 1.296643 -1.170565 -1.202903 -2.917395 -0.813477 -0.641850 0.479157 -3.977869 -2.637204 -1.691602 -1.513830 0.308885 0.668174 -0.173871 -0.796480
wb_dma_wb_if/input_mast_go -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/input_de_csr -1.112128 0.403749 1.101394 -2.151838 0.732534 -0.187492 3.885193 -0.002556 3.017644 -0.051240 0.900685 -1.871376 -0.738835 0.045378 -0.177730 0.400600 -0.062212 2.581718 0.899799 -2.625598
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/input_mast0_din 0.200112 2.627699 -0.301167 -2.319349 3.997496 -1.219502 3.342429 1.936833 2.411625 1.291417 3.234572 -2.436544 -1.026531 -0.622163 1.338313 -2.987488 -1.195289 1.672303 2.905135 -2.905210
wb_dma_pri_enc_sub/always_3 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_pri_enc_sub/always_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/reg_adr0 -0.673949 -1.219382 2.631379 0.097477 1.640635 -0.971998 -2.025436 1.415990 0.178365 -1.296757 1.537736 -2.298532 4.229527 -2.250125 1.678496 -2.892201 -0.757311 2.437221 1.163481 0.306229
wb_dma_ch_sel/reg_adr1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_sel/assign_1_pri0 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_pri_enc/wire_pri26_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -0.266680 0.874039 -0.220807 1.962137 3.964994 -2.653049 -2.218560 4.593524 2.460808 1.377305 1.549375 -4.122751 -1.983026 0.289433 -1.768712 1.913054 -1.616012 -3.534667 -0.492360 -1.332305
wb_dma/wire_ptr_set -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 1.449184 -1.025149 -0.645488 4.419240 3.499373 0.576149 -0.836587 2.200448 0.746240 0.085731 1.457680 1.860037 -1.669975 -2.831503 1.489968 3.463136 -0.621320 -0.473515 1.395594 -0.071445
wb_dma_de/reg_ptr_set -2.347322 -0.365610 1.050682 0.977047 -0.465999 0.958834 0.464818 -1.966784 4.428652 0.658406 -0.825937 -2.395929 3.599799 -1.781756 -4.031782 -0.460729 -2.207213 0.414973 -1.415065 -5.687738
wb_dma/wire_dma_nd 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_rf/assign_3_csr -0.607139 -1.768955 -0.536945 0.895364 1.692881 0.933315 -1.713024 -0.320825 -1.075224 0.106857 0.219627 -1.088422 -1.209222 0.543606 -3.442582 0.215110 -1.539446 1.291783 2.549515 -2.201124
wb_dma_rf/assign_4_dma_abort 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_123_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.612986 1.100276 -2.340760 2.012801 2.703297 1.115104 -1.598850 2.392219 2.024749 -0.205788 2.803113 1.299437 -2.490448 -2.614508 3.703060 3.609728 -0.069129 -0.624698 0.955906 1.103903
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_rf/wire_ch4_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_rf/always_1/case_1/cond 1.147408 -0.196791 -0.533376 2.120919 -1.642569 1.469912 -4.844904 3.092133 -1.114830 -1.692985 -0.608204 -0.205729 0.937661 0.112931 -2.767391 1.202119 2.277981 3.171119 0.912046 1.120170
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_ch_pri_enc/wire_pri0_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/assign_10_ch_enable 0.671213 -2.364342 0.189339 -4.209606 2.401883 0.750433 -2.338555 -3.493650 0.999483 -2.958641 1.455293 0.750877 1.098570 -2.191965 1.755947 -2.436938 -1.497652 0.374882 -1.715325 -2.703411
wb_dma_wb_slv/reg_slv_we 0.762122 1.932707 0.020822 -0.727004 2.538828 -0.647833 2.536080 1.114709 0.926140 -0.262715 0.701453 1.209940 3.721694 -3.326269 2.277099 -5.289645 1.438263 -2.450876 -1.960628 1.077178
wb_dma_de/input_txsz 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_wb_if/wire_mast_dout 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_ch_rf/wire_ch_enable 0.671213 -2.364342 0.189339 -4.209606 2.401883 0.750433 -2.338555 -3.493650 0.999483 -2.958641 1.455293 0.750877 1.098570 -2.191965 1.755947 -2.436938 -1.497652 0.374882 -1.715325 -2.703411
wb_dma_rf/wire_csr_we 1.591794 1.943821 6.276985 1.846466 1.172178 -0.765834 1.875596 1.018999 -2.287076 1.168373 0.191995 -0.067912 -1.133262 -2.057599 -0.405869 -1.482057 1.188249 0.922710 -0.488398 0.098594
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/assign_9_ch_txsz 2.878397 -0.754164 -1.034280 2.167437 -0.917163 0.608514 3.452566 0.777512 1.682667 0.198306 -4.965272 4.972360 0.602681 1.119390 -0.008999 0.105206 1.324591 0.346242 1.217277 -1.955895
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_de/assign_65_done 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.559229 -1.127027 -0.334627 -0.872696 2.631871 -0.604120 3.561925 -1.781612 -0.006459 -0.652325 2.114296 -0.905479 2.074963 -3.568078 -1.996834 -2.920938 -0.847805 -1.127606 -0.733492 -3.778533
wb_dma_de/always_2/if_1/if_1 -4.255841 -0.266385 -0.577108 0.069777 2.241828 3.547802 -1.681811 0.461365 2.875318 -1.822927 4.043598 -1.597693 2.835762 -0.193307 -0.230416 0.415187 1.274380 -0.401576 -1.044433 -0.855105
wb_dma_ch_sel/assign_154_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/assign_156_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_112_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_de/always_23/block_1/case_1/block_8 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_de/always_23/block_1/case_1/block_9 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_rf/assign_28_this_ptr_set -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_ch_rf/always_22 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_de/always_23/block_1/case_1/block_1 6.032193 1.196860 -0.792856 -0.341999 1.416902 -1.179170 -0.839016 -0.013338 1.258030 0.751534 0.709893 3.774111 -2.475244 -1.944713 1.164649 0.903335 -0.528869 -1.006156 -3.757320 -4.936213
wb_dma_de/always_23/block_1/case_1/block_2 -2.698970 -1.436988 2.854351 0.192735 2.153941 1.824116 -3.647875 -0.395161 -1.472398 -1.709806 -0.932791 -1.435186 -2.066364 -0.899394 -2.987556 -0.528950 -0.502774 0.447057 1.433660 0.812108
wb_dma_de/always_23/block_1/case_1/block_3 3.176190 1.466009 -2.949466 0.949073 1.272222 1.904082 -2.054384 3.077060 2.768625 -1.528861 0.839301 4.056940 -2.096389 0.094586 2.092044 3.398357 3.147081 -2.131031 -2.380463 -0.682856
wb_dma_ch_rf/always_26 2.439559 1.717921 1.265598 1.878278 -1.423743 -0.171558 4.171496 -1.579717 -0.467197 1.224610 0.565086 -0.347154 1.803203 -4.103935 -2.523533 -1.095372 0.158054 -1.727627 -2.796537 -2.230217
wb_dma_de/always_23/block_1/case_1/block_5 -0.053191 3.155173 1.037993 -0.839491 -0.501314 2.469295 -0.617848 2.840007 2.416055 -1.161455 0.081622 4.519458 -2.956671 0.430543 0.319919 0.477136 3.470467 3.251136 -2.114857 -3.196904
wb_dma_de/always_23/block_1/case_1/block_7 -1.161658 -1.566542 0.232780 -1.888939 2.961151 -1.493001 3.370469 -1.819553 2.722257 1.629324 0.112161 -1.508538 2.074312 0.862497 -0.747393 -2.835454 -3.112637 2.275750 1.261904 -4.627322
wb_dma/assign_4_dma_rest -2.183193 0.082015 1.384645 -2.433194 2.494777 1.301330 0.949197 0.568146 1.436988 -1.280412 1.648255 -2.875372 -0.819501 0.737713 -1.556451 -1.013001 0.738768 1.955308 1.607584 -1.078805
wb_dma_ch_rf/always_23/if_1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_sel/reg_ndr_r 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_de/assign_66_dma_done/expr_1 0.944536 2.023381 2.051898 0.598208 0.017884 1.176191 2.009920 -1.606752 1.668207 0.977608 0.538822 0.936706 -0.160904 -2.470589 -1.384159 -0.403704 -0.051664 0.269449 -2.330442 -4.378240
wb_dma_ch_sel/reg_req_r -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_ch_rf/reg_pointer_r -3.736399 -1.623881 0.519827 0.248148 0.172960 1.155529 -0.631775 1.731886 0.976630 -0.548141 0.323379 -2.200704 2.310070 2.831362 -1.401577 -0.031697 0.921556 3.416709 4.184167 0.947024
wb_dma_ch_sel/assign_105_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_pri_enc/wire_pri5_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/always_39/case_1 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_sel/always_6 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_sel/always_7 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_sel/always_4 2.170384 0.088946 1.168513 3.152846 0.260981 0.444191 0.779126 -1.708435 0.978978 1.181987 -0.553762 1.854285 1.276716 -3.430662 -1.368967 0.589125 -1.062819 -1.619785 -2.850071 -3.416970
wb_dma_ch_sel/always_5 1.400584 0.319766 0.481573 1.739746 -0.082545 2.461261 -1.648841 -2.056126 0.717931 0.545880 -0.861600 2.119902 -0.369189 -1.677992 -3.307481 0.131153 -0.836289 0.308415 -1.392579 -5.199610
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.424911 2.439468 5.115285 0.176677 0.758572 0.241151 -1.411336 -1.301132 1.383318 -0.652717 -0.952593 1.857319 -1.310308 -4.713342 2.762581 -0.632346 0.002914 -2.173872 -3.835962 -0.069321
wb_dma_ch_sel/assign_120_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_sel/always_1 -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/always_8 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_ch_sel/always_9 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/wire_ch1_adr1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma_ch_rf/wire_ch_txsz 2.878397 -0.754164 -1.034280 2.167437 -0.917163 0.608514 3.452566 0.777512 1.682667 0.198306 -4.965272 4.972360 0.602681 1.119390 -0.008999 0.105206 1.324591 0.346242 1.217277 -1.955895
wb_dma_ch_sel/assign_99_valid 1.160675 -2.415092 1.649030 2.043574 2.017026 -1.584520 -2.610660 -0.771081 1.803093 0.074580 0.544857 0.913319 4.074622 -2.162132 2.786929 0.672060 -1.851893 -1.865858 -3.909381 -0.617728
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.771292 1.958176 -1.556176 -0.591472 3.155750 -1.387351 -1.231868 0.517944 1.995054 -0.047061 1.186823 2.303324 0.455367 -3.683721 5.477149 -1.266498 -0.650293 -2.672506 -2.405729 0.184052
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.819497 -0.440029 -0.660217 5.278996 1.056081 1.690951 0.598487 -2.407385 -3.717929 2.076557 0.939572 0.500257 0.600362 -1.936438 -1.874269 0.161342 -1.795237 -3.188805 1.322738 0.321944
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -1.065237 -2.505329 1.044484 -1.132885 0.377187 0.682332 3.102638 -0.217640 2.637942 -3.125653 0.518758 0.221963 2.030077 -2.151679 2.890954 1.511722 1.322049 1.702591 -0.055378 0.670185
wb_dma/wire_ch2_txsz -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.420970 2.839928 -2.436571 0.860152 0.840237 3.081137 -2.382684 3.144497 3.556600 -1.162269 0.715403 4.682681 -2.001311 -0.043218 2.042151 1.997729 2.939633 -0.366443 -1.681186 -1.889492
wb_dma_de/always_23/block_1 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_ch_rf/always_22/if_1 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_de/wire_mast1_dout 0.248090 1.069768 -3.769326 -0.006177 1.729983 -0.325894 1.978323 2.789388 2.429075 0.981882 0.914483 -0.525544 -1.717838 1.700976 -0.934443 0.725797 -0.039532 0.660590 2.832204 -2.264215
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_de/always_8/stmt_1 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_rf/wire_ch_done_we 2.482718 0.759762 1.571681 1.754968 1.407411 0.164499 2.518041 -0.671193 1.025902 0.688829 0.348861 2.336716 -2.183706 -3.555685 1.026204 1.433355 -0.692843 0.318216 -0.543752 -3.028696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_wb_slv/wire_wb_ack_o -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -1.065237 -2.505329 1.044484 -1.132885 0.377187 0.682332 3.102638 -0.217640 2.637942 -3.125653 0.518758 0.221963 2.030077 -2.151679 2.890954 1.511722 1.322049 1.702591 -0.055378 0.670185
wb_dma_de/reg_ld_desc_sel -0.110360 -0.312393 5.095584 1.162756 1.524258 -0.690938 -4.109403 2.298815 2.995619 -0.735957 -2.019065 3.147123 -2.878386 -0.451986 1.715573 2.976652 0.144730 1.990691 -3.227789 -1.430915
wb_dma_wb_mast/assign_2_mast_pt_out -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
wb_dma_de/assign_83_wr_ack 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma/wire_dma_done_all 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
assert_wb_dma_rf/input_ch0_am1 -1.689723 -1.272622 0.189640 1.617637 -0.725871 2.304910 0.504272 0.572716 -0.596130 -2.135755 -0.109983 -1.681487 2.568471 -1.708343 -3.377849 -0.551139 1.496778 0.239880 0.880146 0.999649
wb_dma_ch_arb/reg_state 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_sel/input_ch0_csr 4.940649 4.641773 0.226246 2.036151 -0.215698 1.021512 -1.520303 0.453492 -0.059171 2.582834 3.710578 -0.188657 -3.125677 -1.070108 -0.747214 2.696529 0.186232 -1.643213 -2.183528 -4.257392
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 3.176190 1.466009 -2.949466 0.949073 1.272222 1.904082 -2.054384 3.077060 2.768625 -1.528861 0.839301 4.056940 -2.096389 0.094586 2.092044 3.398357 3.147081 -2.131031 -2.380463 -0.682856
wb_dma_ch_sel/assign_153_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_wb_mast 2.844690 -0.521986 -1.597153 -1.786764 3.070219 -4.255665 4.941762 -1.207084 -1.302529 1.657188 2.761909 0.060623 -1.444298 -0.873892 1.581496 -2.195651 -2.202813 -0.133428 1.564563 -2.312944
wb_dma_ch_sel/assign_124_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_de/always_18/stmt_1 -1.560499 -5.217477 -2.551665 0.068259 2.668319 -2.791642 1.581146 -1.044944 1.082565 0.868320 0.294195 -1.569009 1.990842 1.916867 0.563031 1.727734 -3.390606 0.613985 1.457915 -0.444331
wb_dma_ch_rf/wire_ch_csr_dewe 1.779493 2.075573 -0.501284 -1.484143 2.790138 -2.100980 3.956639 2.855519 3.196475 1.502753 2.310296 -0.450891 -3.804068 0.798880 2.343715 1.726834 -0.143451 1.936917 1.374223 -2.680642
wb_dma_ch_pri_enc/input_pri2 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_pri_enc/input_pri3 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_pri_enc/input_pri0 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_pri_enc/input_pri1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_wb_if/input_slv_pt_in -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma/wire_de_adr1_we 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_sel/assign_6_pri1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/input_de_csr_we 1.779493 2.075573 -0.501284 -1.484143 2.790138 -2.100980 3.956639 2.855519 3.196475 1.502753 2.310296 -0.450891 -3.804068 0.798880 2.343715 1.726834 -0.143451 1.936917 1.374223 -2.680642
wb_dma_ch_sel/assign_129_req_p0/expr_1 2.631545 -0.372068 -1.922477 3.071512 1.542377 -0.537931 0.739356 0.714997 0.703317 1.253337 1.149253 1.455802 -2.741164 -1.824852 3.206585 5.551439 -0.971453 -1.571367 0.121193 1.006579
wb_dma_rf/wire_csr -0.607139 -1.768955 -0.536945 0.895364 1.692881 0.933315 -1.713024 -0.320825 -1.075224 0.106857 0.219627 -1.088422 -1.209222 0.543606 -3.442582 0.215110 -1.539446 1.291783 2.549515 -2.201124
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_sel/assign_147_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/always_37/if_1 -0.031044 3.611905 5.289918 -1.203743 0.948083 1.679179 -1.682420 -0.979036 3.002579 -1.159296 -1.025679 1.876354 -1.294605 -4.114839 2.552268 -1.995200 0.681860 -0.731879 -3.112314 -1.156937
wb_dma_de/always_6/if_1/cond 1.567334 -0.033203 -0.927970 2.720691 -0.038244 -1.567298 3.387545 0.587214 1.645689 2.822269 -2.032071 -0.494742 -0.454744 0.668055 -3.013125 0.991643 -1.997302 0.244659 2.071347 -3.725375
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 3.176190 1.466009 -2.949466 0.949073 1.272222 1.904082 -2.054384 3.077060 2.768625 -1.528861 0.839301 4.056940 -2.096389 0.094586 2.092044 3.398357 3.147081 -2.131031 -2.380463 -0.682856
wb_dma_ch_rf/always_8/stmt_1 -3.567695 0.250416 3.981684 1.830681 0.143431 1.587115 -2.082280 0.107841 0.540546 -0.696334 -3.368227 -0.616011 -2.799343 -1.073777 -1.714787 2.126724 0.310939 -0.975705 -0.407538 2.807535
wb_dma_ch_sel/assign_108_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_pri_enc/wire_pri9_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_sel/wire_pri2 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/wire_pri3 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/wire_pri0 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_sel/wire_pri1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_rf/input_ptr_set -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf/always_2/if_1/if_1 3.421524 0.636694 5.540811 1.150003 2.037031 -0.230428 -0.004541 0.730692 -3.841601 0.909521 1.243308 -0.163626 -1.840817 -1.088402 -1.995589 -1.369835 0.889292 2.153116 0.134292 -2.034658
wb_dma_de/assign_77_read_hold -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_wb_slv/always_5/stmt_1 1.222140 -1.971103 0.017741 4.784446 3.562029 -1.771288 -1.374341 1.476257 -1.628973 1.442282 0.793799 -0.750241 1.001646 -2.391612 -0.641064 -0.033728 -2.788042 -1.574875 2.219213 0.244796
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.984580 1.298774 -1.966433 0.970323 2.685214 0.635552 0.763715 1.488228 2.477557 0.199674 3.606780 1.084415 -2.260424 -2.661730 4.994635 3.579134 -0.248512 0.028155 0.754281 0.283640
wb_dma_ch_rf/always_27/stmt_1 2.751514 1.261287 2.463545 1.522518 0.372451 -0.745937 2.749569 -2.075265 0.686377 1.737012 0.152390 0.855298 0.095803 -3.637155 -1.011860 -0.292313 -1.183917 -1.204726 -3.030617 -3.973037
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -0.393313 3.038460 -6.817756 -1.205480 0.993672 1.902292 0.692428 0.375149 0.384988 0.388550 0.043797 0.990254 -5.528036 -1.477637 1.280045 0.272121 -1.110118 -0.969408 4.979463 1.810554
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_sel/wire_valid 0.671213 -2.364342 0.189339 -4.209606 2.401883 0.750433 -2.338555 -3.493650 0.999483 -2.958641 1.455293 0.750877 1.098570 -2.191965 1.755947 -2.436938 -1.497652 0.374882 -1.715325 -2.703411
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/wire_chunk_cnt_is_0_d 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_sel/assign_109_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 0.499587 -1.601572 3.153235 4.617217 3.558663 -1.368949 -1.958760 1.510162 -3.085096 0.352383 -0.208759 -1.135529 0.518745 -3.885602 -1.280842 -1.208689 -1.571374 -2.451864 1.239051 2.711575
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_de/assign_75_mast1_dout 0.248090 1.069768 -3.769326 -0.006177 1.729983 -0.325894 1.978323 2.789388 2.429075 0.981882 0.914483 -0.525544 -1.717838 1.700976 -0.934443 0.725797 -0.039532 0.660590 2.832204 -2.264215
wb_dma/constraint_csr -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_ch_rf/always_5/if_1 -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_pri_enc/wire_pri21_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/assign_157_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_wb_mast/assign_1/expr_1 2.984180 -0.659001 -6.877134 -0.513086 4.010805 0.744773 3.346892 0.740428 -1.037777 -0.506689 3.810651 -0.278910 -0.516928 0.067093 -0.960571 -0.707552 0.744062 -2.571503 3.309349 -1.647945
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_de/reg_mast1_adr -1.194973 0.508470 -2.745658 -1.848629 3.385183 1.602765 -2.638351 0.548994 1.837075 -2.691364 3.387460 -2.576774 -0.566480 -5.823738 -1.877563 -1.406562 -0.831160 -1.602654 -0.181937 -0.962055
wb_dma/wire_dma_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_141_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/input_ch2_csr 1.795183 3.697490 0.444317 2.791018 0.791143 -0.652577 1.691992 -0.828463 1.864058 5.044174 2.237297 1.405541 0.074049 0.524969 1.516871 0.752528 -1.814103 -0.851488 -2.416151 -4.372892
wb_dma_ch_rf/assign_13_ch_txsz_we 1.373263 -1.343066 -0.110350 0.715555 -1.741321 -1.158078 3.029850 -0.150318 4.469629 0.377254 -3.678761 0.947355 -0.020379 0.445000 -0.657308 3.398739 -0.614362 0.596545 -0.895454 -2.871218
wb_dma_ch_sel/assign_130_req_p0 2.631545 -0.372068 -1.922477 3.071512 1.542377 -0.537931 0.739356 0.714997 0.703317 1.253337 1.149253 1.455802 -2.741164 -1.824852 3.206585 5.551439 -0.971453 -1.571367 0.121193 1.006579
wb_dma_ch_arb/always_1/if_1/stmt_2 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_sel/assign_106_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.091279 0.146292 0.377552 4.132304 0.423267 0.333854 -1.185211 1.329241 -0.144312 1.661379 -0.857059 0.003752 -1.396399 -0.059760 -1.802517 2.516210 -0.842472 -0.411130 1.242666 -0.147439
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_rf/always_11/if_1/if_1 2.119534 -0.957021 0.810373 1.761340 2.235987 1.666204 3.146739 -0.259272 0.215914 -1.496823 0.637353 2.860567 -1.885825 -4.025369 1.050007 1.577151 0.767939 0.716158 1.098471 -1.439726
wb_dma_wb_if/wire_slv_adr 2.949425 3.267539 -0.945000 3.755998 3.210649 1.257779 -3.102148 3.256589 -3.104891 1.591495 0.885904 -0.016779 1.064006 -1.065582 -1.884020 -5.866822 -0.521557 -2.513097 3.938277 -0.636794
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_sel/input_ch1_csr 1.795183 3.697490 0.444317 2.791018 0.791143 -0.652577 1.691992 -0.828463 1.864058 5.044174 2.237297 1.405541 0.074049 0.524969 1.516871 0.752528 -1.814103 -0.851488 -2.416151 -4.372892
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma/wire_pt1_sel_i 1.010106 1.347244 -5.390240 -0.647176 2.662578 -0.560544 1.747929 3.205877 3.299506 0.239842 2.697929 -1.508343 -1.027308 0.224188 0.349875 0.886704 0.173794 -0.674325 2.704107 -1.641834
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.410492 -1.152099 -1.433831 0.728320 1.220583 2.687907 -1.371697 0.059710 2.279015 -1.721377 1.525309 -1.321060 2.071497 -1.265617 -2.797152 1.068645 0.672210 -0.528562 -0.911819 -1.875209
wb_dma/wire_pt1_sel_o -1.552697 0.498337 -2.535001 0.505630 -1.197224 4.823379 0.570350 -0.107295 -0.641027 -0.865443 0.248195 1.581760 -1.186621 0.288557 -0.564947 0.998063 0.932504 1.838943 2.340560 -0.139429
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_pri_enc/inst_u16 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_sel/assign_116_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_pri_enc/inst_u10 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
assert_wb_dma_rf/input_ch0_txsz -0.957541 -2.268379 -1.471122 3.361722 0.425074 0.026101 2.302591 1.463523 -0.699949 0.178834 -1.603243 0.265229 2.758029 0.002220 -1.477522 -0.751415 -0.205021 -0.232128 2.909919 1.214176
assert_wb_dma_rf -0.723643 -1.948652 -1.068173 3.347146 -0.390654 1.301496 1.398356 1.122620 -1.043928 -0.956323 -0.995028 -0.727533 3.778775 -1.283768 -3.278159 -1.111358 0.719065 -0.619565 1.522244 0.967140
wb_dma_ch_rf/reg_ch_am0_r -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_rf/always_4/if_1 -3.736399 -1.623881 0.519827 0.248148 0.172960 1.155529 -0.631775 1.731886 0.976630 -0.548141 0.323379 -2.200704 2.310070 2.831362 -1.401577 -0.031697 0.921556 3.416709 4.184167 0.947024
wb_dma_de/always_4/if_1/if_1/stmt_1 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_de/always_14/stmt_1/expr_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/wire_use_ed 1.577500 2.609209 3.574119 0.565113 4.920626 -0.407849 -0.443086 5.863309 2.343956 0.757090 2.911256 1.732174 -2.733581 3.848420 3.208764 0.615168 2.738701 2.933506 0.111326 -2.026215
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.698970 -1.436988 2.854351 0.192735 2.153941 1.824116 -3.647875 -0.395161 -1.472398 -1.709806 -0.932791 -1.435186 -2.066364 -0.899394 -2.987556 -0.528950 -0.502774 0.447057 1.433660 0.812108
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_sel/input_nd_i 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
assert_wb_dma_ch_sel/input_req_i -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_rf/reg_ch_rl -2.717230 -0.078186 4.099869 3.878416 0.461166 -0.241955 -1.480647 -0.257400 0.491979 2.170834 0.018389 -2.762125 1.368334 -1.164319 -2.737451 0.890080 -2.321608 0.621067 -0.327424 -1.700958
wb_dma_de/reg_paused -0.607139 -1.768955 -0.536945 0.895364 1.692881 0.933315 -1.713024 -0.320825 -1.075224 0.106857 0.219627 -1.088422 -1.209222 0.543606 -3.442582 0.215110 -1.539446 1.291783 2.549515 -2.201124
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_wb_if/wire_mast_drdy -0.937381 -1.645334 -0.814132 0.288737 2.553031 -0.676725 2.749107 -2.870362 -0.396062 2.818179 1.170223 4.872629 -0.058690 0.744008 4.661647 -0.896505 -3.069164 3.850336 1.610139 -2.749979
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.828619 -1.319730 3.123875 0.564509 2.402290 -0.421009 2.207133 -0.495575 0.690556 -0.550807 1.378774 -1.387374 2.058114 -3.104921 -0.030460 -1.830352 -1.214428 1.805597 1.044958 -2.093049
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_sel/assign_100_valid/expr_1 1.160675 -2.415092 1.649030 2.043574 2.017026 -1.584520 -2.610660 -0.771081 1.803093 0.074580 0.544857 0.913319 4.074622 -2.162132 2.786929 0.672060 -1.851893 -1.865858 -3.909381 -0.617728
wb_dma_wb_if/inst_u1 2.465738 -0.267588 -2.657605 -2.233327 1.277311 1.190144 -0.644213 -0.596330 0.593795 -2.176715 -0.963029 2.671332 2.211927 -2.245571 1.867695 -4.213104 0.596772 -1.801338 0.190943 0.910164
wb_dma_wb_if/inst_u0 2.844690 -0.521986 -1.597153 -1.786764 3.070219 -4.255665 4.941762 -1.207084 -1.302529 1.657188 2.761909 0.060623 -1.444298 -0.873892 1.581496 -2.195651 -2.202813 -0.133428 1.564563 -2.312944
wb_dma_ch_sel 2.207802 1.767104 2.903107 -0.235626 0.817525 -0.192397 -2.092055 -1.582642 0.918658 1.037736 0.075309 1.875011 -2.231556 -1.235228 1.619044 0.872477 -0.780241 -1.229349 -4.013194 -2.217456
wb_dma_rf/input_de_csr_we 1.779493 2.075573 -0.501284 -1.484143 2.790138 -2.100980 3.956639 2.855519 3.196475 1.502753 2.310296 -0.450891 -3.804068 0.798880 2.343715 1.726834 -0.143451 1.936917 1.374223 -2.680642
wb_dma_rf/wire_ch0_adr0 -2.411972 1.014896 2.293753 3.732115 4.218559 0.613103 -4.154602 2.785542 1.078747 1.845256 3.340268 -1.539392 1.660947 0.865512 -0.173328 -0.615279 -1.181921 0.541887 0.473372 -1.539147
wb_dma_rf/wire_ch0_adr1 0.386499 -3.781651 -2.121576 3.359925 0.231971 -1.084722 1.987096 0.881790 -0.581206 -0.121086 -1.344170 -0.163778 3.469038 -0.477696 -0.983026 0.850697 -0.689353 -1.561419 1.569971 1.712541
wb_dma_de/always_9/stmt_1/expr_1 0.513477 0.834751 -2.762189 3.234241 -0.221659 -0.425791 -0.165928 1.351742 2.923580 2.461137 -0.926121 -0.003533 -2.856569 -0.494599 -1.615506 4.686767 -2.007516 -0.676486 0.723839 -2.032385
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_wb_slv/input_wb_cyc_i 0.468176 2.472118 -5.485404 -0.103665 0.748960 -1.306111 0.677065 0.609580 0.407946 2.059831 1.475948 -2.549828 -2.418855 -4.199232 1.878992 -0.616660 -4.813824 -1.917844 3.880781 1.246676
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_de/reg_tsz_cnt 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_ch_sel/reg_ndr 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_de/assign_83_wr_ack/expr_1 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_de/reg_de_txsz_we 1.679191 0.462448 -0.076724 2.361066 0.115376 -1.882218 3.297402 1.487440 0.907270 2.464671 -1.516252 -0.553789 -2.312517 0.378111 -1.446759 1.944005 -1.472192 0.720104 2.590429 -2.151421
wb_dma_ch_rf/reg_pointer_sr -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf/input_de_adr1_we 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.420970 2.839928 -2.436571 0.860152 0.840237 3.081137 -2.382684 3.144497 3.556600 -1.162269 0.715403 4.682681 -2.001311 -0.043218 2.042151 1.997729 2.939633 -0.366443 -1.681186 -1.889492
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/always_43/case_1/cond 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_ch_rf/reg_ch_adr0_r -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_ch_pri_enc/input_valid -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_pri_enc/reg_pri_out1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.725313 -3.661396 -1.974810 -0.994028 3.140487 -1.651939 1.268941 -0.513773 1.796832 0.749511 0.760562 -1.043717 1.395666 2.458817 0.751754 0.105431 -2.788507 2.291124 2.086008 -1.537760
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -2.183193 0.082015 1.384645 -2.433194 2.494777 1.301330 0.949197 0.568146 1.436988 -1.280412 1.648255 -2.875372 -0.819501 0.737713 -1.556451 -1.013001 0.738768 1.955308 1.607584 -1.078805
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_sel/input_req_i -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_rf/assign_4_dma_abort/expr_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/always_1/case_1/stmt_8 -0.878859 0.732340 1.591952 1.319795 -0.180673 1.814358 -2.814517 1.838775 1.133851 -0.778505 0.197490 -0.085643 0.646847 0.160369 -0.962040 0.891087 1.375557 3.167032 -0.277092 -0.434364
wb_dma_ch_rf/wire_ptr_inv 0.012691 -2.512057 0.113655 -1.038477 0.810231 0.841734 3.176419 0.465807 2.912060 -3.145710 -0.153696 0.373712 0.154580 -1.265004 1.177637 2.607833 1.681867 1.295245 0.229822 -0.189390
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.138034 0.211256 -1.512144 2.807992 1.788086 1.621917 -0.113396 1.037259 -2.093561 0.128679 0.625142 2.173872 -1.504189 -1.250357 -0.395800 -0.194725 0.348974 -0.473421 2.626178 0.318485
wb_dma_ch_sel/assign_138_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_rf/always_1/case_1/stmt_1 -0.607139 -1.768955 -0.536945 0.895364 1.692881 0.933315 -1.713024 -0.320825 -1.075224 0.106857 0.219627 -1.088422 -1.209222 0.543606 -3.442582 0.215110 -1.539446 1.291783 2.549515 -2.201124
wb_dma_rf/always_1/case_1/stmt_6 -3.221398 -0.016507 -0.575293 2.425409 3.207223 1.560471 -3.481151 2.093236 -1.778870 -0.363850 -0.656233 -0.871258 -0.557069 -2.253378 0.229760 -0.789025 -0.594456 0.025341 3.576795 4.493622
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/always_43/case_1 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_ch_sel/assign_9_pri2 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_pri_enc_sub/always_1/case_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_rf/always_2/if_1 3.421524 0.636694 5.540811 1.150003 2.037031 -0.230428 -0.004541 0.730692 -3.841601 0.909521 1.243308 -0.163626 -1.840817 -1.088402 -1.995589 -1.369835 0.889292 2.153116 0.134292 -2.034658
wb_dma/wire_dma_abort 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_wb_if/input_wb_stb_i 1.222140 -1.971103 0.017741 4.784446 3.562029 -1.771288 -1.374341 1.476257 -1.628973 1.442282 0.793799 -0.750241 1.001646 -2.391612 -0.641064 -0.033728 -2.788042 -1.574875 2.219213 0.244796
wb_dma_rf/input_de_txsz 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_ch_pri_enc/wire_pri3_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/wire_gnt_p1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/wire_gnt_p0 2.462318 -0.656558 -0.149278 -2.571105 1.780719 -1.990540 2.351166 1.140117 3.896466 -2.491720 2.464432 -1.426459 1.204238 -3.631658 4.006965 1.450817 0.654973 -1.222579 -2.501653 -0.105715
wb_dma_ch_sel/always_42/case_1/cond -1.653828 2.393760 4.552746 -0.779487 -0.300581 0.911114 2.074231 -1.574375 0.528125 0.682466 0.779702 -1.180640 -2.119415 -2.128679 -0.691425 -0.318826 -0.282596 2.175714 -0.489681 -2.378218
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.607139 -1.768955 -0.536945 0.895364 1.692881 0.933315 -1.713024 -0.320825 -1.075224 0.106857 0.219627 -1.088422 -1.209222 0.543606 -3.442582 0.215110 -1.539446 1.291783 2.549515 -2.201124
wb_dma/input_wb0_err_i 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/always_44/case_1/stmt_4 -3.534294 -0.926921 1.746201 -1.473870 1.893380 1.662223 -1.139409 0.890156 0.840973 -3.162403 2.387422 -1.514843 0.921150 -2.460230 1.586033 -0.694111 1.065845 1.840734 0.917637 1.775252
wb_dma_ch_sel/always_44/case_1/stmt_1 0.113389 0.474417 0.907144 1.613181 2.250591 -0.266391 -1.602822 1.826990 0.799452 0.437951 2.466980 -3.254717 3.663725 -1.305256 -0.981429 -1.992088 -0.581275 1.142802 0.876933 -1.143421
wb_dma_wb_mast/wire_wb_data_o 0.248090 1.069768 -3.769326 -0.006177 1.729983 -0.325894 1.978323 2.789388 2.429075 0.981882 0.914483 -0.525544 -1.717838 1.700976 -0.934443 0.725797 -0.039532 0.660590 2.832204 -2.264215
wb_dma_de/always_6/if_1/if_1/stmt_1 1.813301 -0.326732 -0.118953 0.488413 -0.743009 1.326578 2.740594 -0.710559 1.690748 -1.117344 -1.374786 2.972726 -2.076638 -1.710442 1.030573 3.114173 1.196682 0.252219 -0.730812 -1.120044
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/always_38/case_1/cond 2.170384 0.088946 1.168513 3.152846 0.260981 0.444191 0.779126 -1.708435 0.978978 1.181987 -0.553762 1.854285 1.276716 -3.430662 -1.368967 0.589125 -1.062819 -1.619785 -2.850071 -3.416970
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -0.100652 -1.588189 -1.455003 0.077189 -0.457170 -0.402127 4.132752 -1.030560 2.648782 0.559697 -1.227839 -0.788853 2.223269 -0.042134 -2.347974 -0.363250 -1.386045 1.466340 1.483283 -3.859490
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_de/assign_4_use_ed 1.577500 2.609209 3.574119 0.565113 4.920626 -0.407849 -0.443086 5.863309 2.343956 0.757090 2.911256 1.732174 -2.733581 3.848420 3.208764 0.615168 2.738701 2.933506 0.111326 -2.026215
assert_wb_dma_wb_if/assert_a_wb_stb -2.220984 -0.761407 -2.777018 -0.211733 -0.573944 2.949512 0.209936 0.830555 0.636551 -1.083733 0.736393 -0.589942 -0.745760 0.955649 0.171338 2.007626 -0.142021 2.122652 2.550985 0.414972
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_ch_sel/assign_132_req_p0 1.935839 -2.451377 1.618641 1.830411 0.503545 -2.572706 0.858773 -0.561200 0.845157 -0.138503 -0.780844 0.850111 0.354349 -2.948854 4.443335 3.710708 -1.485905 -1.374970 -1.707101 2.203962
wb_dma_ch_rf/always_25/if_1 -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_de/wire_rd_ack 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma/wire_slv0_adr 2.268550 3.123531 -1.267123 5.045765 2.403037 1.814043 -4.201553 3.501357 -2.645039 2.029269 -0.963688 0.533862 0.434010 -0.278152 -2.651664 -4.014228 -0.458716 -3.261468 3.340910 -0.258054
wb_dma_rf/input_dma_busy -3.567695 0.250416 3.981684 1.830681 0.143431 1.587115 -2.082280 0.107841 0.540546 -0.696334 -3.368227 -0.616011 -2.799343 -1.073777 -1.714787 2.126724 0.310939 -0.975705 -0.407538 2.807535
wb_dma_ch_sel/assign_96_valid/expr_1 2.073576 -1.294248 3.559800 3.187804 6.470176 0.004027 1.137761 -1.912334 -1.917132 2.390098 3.229405 1.479329 1.632204 1.440304 -0.306884 -0.565563 -0.018869 -2.402067 -4.186521 -1.542387
wb_dma_ch_sel/always_4/stmt_1 2.170384 0.088946 1.168513 3.152846 0.260981 0.444191 0.779126 -1.708435 0.978978 1.181987 -0.553762 1.854285 1.276716 -3.430662 -1.368967 0.589125 -1.062819 -1.619785 -2.850071 -3.416970
wb_dma_rf/wire_pointer2_s -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_de/reg_chunk_dec 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_de/reg_chunk_cnt_is_0_r 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma/wire_wb0_cyc_o -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.727558 0.505068 0.523966 -4.688770 3.456100 -0.145577 0.065401 -1.394385 2.652221 -2.901409 1.815618 0.539563 -1.002048 -2.603559 3.780994 -2.490712 -0.236690 -1.367148 -2.106567 -1.083563
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.630112 2.252707 3.710021 -1.356876 -0.001527 -1.038114 2.391477 -0.238673 2.687840 -0.131481 0.529000 1.335558 -0.806135 -3.481934 7.000942 0.628603 0.169153 1.166684 -1.076551 0.207814
wb_dma_ch_rf/always_23/if_1/block_1/if_1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_rf/reg_ch_adr1_r 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma/input_wb0_cyc_i 1.051661 2.104274 -3.981610 -0.372593 4.200198 -4.385342 1.175333 1.234538 1.349225 1.166950 0.397433 -2.078239 -3.245873 -3.265811 -0.085183 -1.543247 -1.724363 -2.991174 4.315345 1.310564
wb_dma_ch_sel/always_8/stmt_1 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -1.112128 0.403749 1.101394 -2.151838 0.732534 -0.187492 3.885193 -0.002556 3.017644 -0.051240 0.900685 -1.871376 -0.738835 0.045378 -0.177730 0.400600 -0.062212 2.581718 0.899799 -2.625598
wb_dma_wb_slv 2.465738 -0.267588 -2.657605 -2.233327 1.277311 1.190144 -0.644213 -0.596330 0.593795 -2.176715 -0.963029 2.671332 2.211927 -2.245571 1.867695 -4.213104 0.596772 -1.801338 0.190943 0.910164
wb_dma_de/inst_u0 -4.255841 -0.266385 -0.577108 0.069777 2.241828 3.547802 -1.681811 0.461365 2.875318 -1.822927 4.043598 -1.597693 2.835762 -0.193307 -0.230416 0.415187 1.274380 -0.401576 -1.044433 -0.855105
wb_dma_de/inst_u1 0.237992 -1.111207 -5.087491 -0.330875 1.321669 2.732413 -0.572391 1.427999 2.969696 -2.826623 1.590099 -0.602869 0.548911 -0.471867 -1.153328 2.749660 1.990220 -1.714867 0.063717 0.010249
wb_dma_pri_enc_sub/input_pri_in -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.679191 0.462448 -0.076724 2.361066 0.115376 -1.882218 3.297402 1.487440 0.907270 2.464671 -1.516252 -0.553789 -2.312517 0.378111 -1.446759 1.944005 -1.472192 0.720104 2.590429 -2.151421
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_sel/assign_146_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/assign_101_valid/expr_1 1.160675 -2.415092 1.649030 2.043574 2.017026 -1.584520 -2.610660 -0.771081 1.803093 0.074580 0.544857 0.913319 4.074622 -2.162132 2.786929 0.672060 -1.851893 -1.865858 -3.909381 -0.617728
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/reg_de_adr1_we 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.559229 -1.127027 -0.334627 -0.872696 2.631871 -0.604120 3.561925 -1.781612 -0.006459 -0.652325 2.114296 -0.905479 2.074963 -3.568078 -1.996834 -2.920938 -0.847805 -1.127606 -0.733492 -3.778533
wb_dma_ch_sel/always_46/case_1 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_rf/assign_11_ch_csr_we 2.771292 1.958176 -1.556176 -0.591472 3.155750 -1.387351 -1.231868 0.517944 1.995054 -0.047061 1.186823 2.303324 0.455367 -3.683721 5.477149 -1.266498 -0.650293 -2.672506 -2.405729 0.184052
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -0.929905 0.335107 0.824182 0.740337 -1.655383 0.259611 3.137300 0.123908 2.719341 1.061672 -1.812301 -0.679552 -2.193341 0.994548 -2.141121 3.481279 -0.132029 2.175130 0.786141 -2.644603
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma/wire_de_adr0_we -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_wb_slv/wire_rf_sel 0.492795 -2.867093 3.278587 2.131153 2.051217 -3.308042 -1.207641 -0.189811 -4.359025 -0.427944 0.022822 -1.526053 -3.432843 -3.355061 0.144358 0.743545 -2.883264 -1.533069 2.307561 4.085618
assert_wb_dma_wb_if -2.220984 -0.761407 -2.777018 -0.211733 -0.573944 2.949512 0.209936 0.830555 0.636551 -1.083733 0.736393 -0.589942 -0.745760 0.955649 0.171338 2.007626 -0.142021 2.122652 2.550985 0.414972
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma/wire_wb1s_data_o 0.248090 1.069768 -3.769326 -0.006177 1.729983 -0.325894 1.978323 2.789388 2.429075 0.981882 0.914483 -0.525544 -1.717838 1.700976 -0.934443 0.725797 -0.039532 0.660590 2.832204 -2.264215
wb_dma_de/wire_adr0_cnt_next1 -4.255841 -0.266385 -0.577108 0.069777 2.241828 3.547802 -1.681811 0.461365 2.875318 -1.822927 4.043598 -1.597693 2.835762 -0.193307 -0.230416 0.415187 1.274380 -0.401576 -1.044433 -0.855105
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma/wire_pt0_sel_o 1.010106 1.347244 -5.390240 -0.647176 2.662578 -0.560544 1.747929 3.205877 3.299506 0.239842 2.697929 -1.508343 -1.027308 0.224188 0.349875 0.886704 0.173794 -0.674325 2.704107 -1.641834
wb_dma/wire_pt0_sel_i -1.552697 0.498337 -2.535001 0.505630 -1.197224 4.823379 0.570350 -0.107295 -0.641027 -0.865443 0.248195 1.581760 -1.186621 0.288557 -0.564947 0.998063 0.932504 1.838943 2.340560 -0.139429
wb_dma_ch_rf/always_11 2.119534 -0.957021 0.810373 1.761340 2.235987 1.666204 3.146739 -0.259272 0.215914 -1.496823 0.637353 2.860567 -1.885825 -4.025369 1.050007 1.577151 0.767939 0.716158 1.098471 -1.439726
wb_dma_ch_rf/always_10 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_rf/always_17 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_ch_rf/always_19 -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.340488 -0.446702 -1.184916 0.646703 0.503153 0.570380 3.651118 -2.405673 -0.058978 0.904299 0.097540 0.433908 2.777886 -2.416277 -1.639511 -4.048324 -2.213099 1.084283 2.669693 -3.853938
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.840373 -0.550035 -0.375665 3.389259 2.047182 0.143668 -0.581296 1.829364 -0.306932 0.493964 0.452340 0.595785 -1.093028 -1.346741 -0.066557 1.608593 -0.619031 -0.236341 2.085839 0.236514
wb_dma_wb_if/wire_slv_dout 2.607390 -1.145745 -1.584221 2.780613 4.733315 -3.659806 -2.205220 2.761463 -1.409527 3.332451 -0.060601 -1.853319 2.421891 0.676857 -0.932733 -3.511442 -3.768327 -1.426735 3.173889 -1.145662
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 2.181694 0.609086 0.908043 2.298361 0.256083 0.684078 0.107685 -1.658189 -0.959132 2.101300 -1.062979 1.896027 -2.154776 -1.113889 -2.926007 -0.116152 -1.897280 0.882212 0.644614 -4.752046
wb_dma/wire_pointer -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_de/assign_75_mast1_dout/expr_1 0.248090 1.069768 -3.769326 -0.006177 1.729983 -0.325894 1.978323 2.789388 2.429075 0.981882 0.914483 -0.525544 -1.717838 1.700976 -0.934443 0.725797 -0.039532 0.660590 2.832204 -2.264215
wb_dma/wire_ch3_csr 1.795183 3.697490 0.444317 2.791018 0.791143 -0.652577 1.691992 -0.828463 1.864058 5.044174 2.237297 1.405541 0.074049 0.524969 1.516871 0.752528 -1.814103 -0.851488 -2.416151 -4.372892
wb_dma_ch_rf/assign_27_ptr_inv 0.012691 -2.512057 0.113655 -1.038477 0.810231 0.841734 3.176419 0.465807 2.912060 -3.145710 -0.153696 0.373712 0.154580 -1.265004 1.177637 2.607833 1.681867 1.295245 0.229822 -0.189390
wb_dma_de/reg_adr1_inc 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_sel/input_ch6_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_de/input_mast0_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/assign_68_de_txsz/expr_1 1.145805 -0.202801 -0.624655 2.043005 -0.929418 -0.968670 2.542161 -0.043723 3.087706 2.206753 -2.074745 0.249268 -0.652061 0.596715 -2.104490 2.959923 -1.452737 0.503016 -0.210054 -3.787326
wb_dma/wire_ch2_csr 1.795183 3.697490 0.444317 2.791018 0.791143 -0.652577 1.691992 -0.828463 1.864058 5.044174 2.237297 1.405541 0.074049 0.524969 1.516871 0.752528 -1.814103 -0.851488 -2.416151 -4.372892
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf/input_ndnr 1.740201 -1.501840 -1.250590 -0.493218 1.066779 -0.958413 4.115141 0.773571 4.358803 -1.151826 0.463572 1.126197 -0.323003 -1.680059 2.938557 3.468908 0.152615 0.858331 -0.359589 -1.796828
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/always_19/stmt_1 -1.194973 0.508470 -2.745658 -1.848629 3.385183 1.602765 -2.638351 0.548994 1.837075 -2.691364 3.387460 -2.576774 -0.566480 -5.823738 -1.877563 -1.406562 -0.831160 -1.602654 -0.181937 -0.962055
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.201882 0.142752 0.108262 3.951520 0.659944 0.219721 -0.969940 1.393885 0.125443 1.850252 -0.727425 0.089571 -1.164712 0.357620 -1.693546 2.302750 -0.904689 -0.261351 1.157386 -0.600053
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.580023 -0.388967 -0.481877 1.730344 2.992164 1.850909 0.457850 2.536157 0.326790 -0.602907 0.386381 1.675557 0.399457 3.250136 -1.104009 0.792335 3.481447 -1.850514 -0.893340 -2.200432
wb_dma_ch_sel/assign_139_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_de/assign_78_mast0_go/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma/assign_6_pt1_sel_i 1.010106 1.347244 -5.390240 -0.647176 2.662578 -0.560544 1.747929 3.205877 3.299506 0.239842 2.697929 -1.508343 -1.027308 0.224188 0.349875 0.886704 0.173794 -0.674325 2.704107 -1.641834
wb_dma/wire_mast1_adr -1.194973 0.508470 -2.745658 -1.848629 3.385183 1.602765 -2.638351 0.548994 1.837075 -2.691364 3.387460 -2.576774 -0.566480 -5.823738 -1.877563 -1.406562 -0.831160 -1.602654 -0.181937 -0.962055
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_wb_slv/input_wb_stb_i 1.222140 -1.971103 0.017741 4.784446 3.562029 -1.771288 -1.374341 1.476257 -1.628973 1.442282 0.793799 -0.750241 1.001646 -2.391612 -0.641064 -0.033728 -2.788042 -1.574875 2.219213 0.244796
wb_dma_de/reg_adr1_cnt 1.015945 -3.290982 -4.769273 0.055843 1.440329 1.024766 -0.452856 0.449223 1.769335 -2.729827 0.643459 -1.029630 1.618364 -0.847605 -1.543037 2.530143 0.618641 -2.620381 -0.220746 0.411801
wb_dma_ch_sel/always_42/case_1/stmt_4 -1.112128 0.403749 1.101394 -2.151838 0.732534 -0.187492 3.885193 -0.002556 3.017644 -0.051240 0.900685 -1.871376 -0.738835 0.045378 -0.177730 0.400600 -0.062212 2.581718 0.899799 -2.625598
wb_dma_ch_sel/always_42/case_1/stmt_2 0.296201 -0.061869 -1.332824 -0.296818 -0.819010 1.656940 4.673184 -0.791965 0.621099 -0.569340 -0.718757 1.201355 -1.722639 -0.743391 -1.474815 0.692886 0.772976 1.904290 2.475714 -2.170309
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_sel/always_42/case_1/stmt_1 1.014327 5.256074 0.544669 2.958658 0.646135 -0.019985 -1.803656 2.736853 3.196419 3.843425 3.317544 0.508680 -3.357014 0.320433 3.746205 4.381155 -0.669379 0.286602 -0.877311 -2.117328
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.736399 -1.623881 0.519827 0.248148 0.172960 1.155529 -0.631775 1.731886 0.976630 -0.548141 0.323379 -2.200704 2.310070 2.831362 -1.401577 -0.031697 0.921556 3.416709 4.184167 0.947024
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.950997 -0.744965 0.391720 1.834112 1.381940 -2.360883 -1.698591 2.234879 1.663294 0.239972 0.617689 -5.207697 0.069953 -1.163746 -0.883109 3.413151 -1.309383 -3.787108 -0.695722 1.184979
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 0.676287 0.326589 -1.819054 1.532927 2.566216 2.669818 -0.302415 1.772555 0.943436 -0.410337 0.093452 1.290088 -0.020435 2.325890 -0.312977 1.205768 2.733771 -2.522330 0.068679 -1.396288
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.740201 -1.501840 -1.250590 -0.493218 1.066779 -0.958413 4.115141 0.773571 4.358803 -1.151826 0.463572 1.126197 -0.323003 -1.680059 2.938557 3.468908 0.152615 0.858331 -0.359589 -1.796828
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.612986 1.100276 -2.340760 2.012801 2.703297 1.115104 -1.598850 2.392219 2.024749 -0.205788 2.803113 1.299437 -2.490448 -2.614508 3.703060 3.609728 -0.069129 -0.624698 0.955906 1.103903
wb_dma/wire_txsz 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_de/always_14/stmt_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_wb_slv/reg_rf_ack 1.222140 -1.971103 0.017741 4.784446 3.562029 -1.771288 -1.374341 1.476257 -1.628973 1.442282 0.793799 -0.750241 1.001646 -2.391612 -0.641064 -0.033728 -2.788042 -1.574875 2.219213 0.244796
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.170384 0.088946 1.168513 3.152846 0.260981 0.444191 0.779126 -1.708435 0.978978 1.181987 -0.553762 1.854285 1.276716 -3.430662 -1.368967 0.589125 -1.062819 -1.619785 -2.850071 -3.416970
wb_dma/wire_de_csr_we 1.779493 2.075573 -0.501284 -1.484143 2.790138 -2.100980 3.956639 2.855519 3.196475 1.502753 2.310296 -0.450891 -3.804068 0.798880 2.343715 1.726834 -0.143451 1.936917 1.374223 -2.680642
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_wb_slv/assign_1_rf_sel/expr_1 0.492795 -2.867093 3.278587 2.131153 2.051217 -3.308042 -1.207641 -0.189811 -4.359025 -0.427944 0.022822 -1.526053 -3.432843 -3.355061 0.144358 0.743545 -2.883264 -1.533069 2.307561 4.085618
wb_dma/wire_ch1_txsz -0.239208 0.963732 -3.704181 0.376138 0.247614 2.605931 2.774139 0.483691 0.790172 -0.168858 -0.119774 0.643775 -1.625919 0.496684 -3.544038 -0.033177 1.379774 0.513072 3.272516 -2.371512
wb_dma_rf/inst_u9 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u8 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u7 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_rf/inst_u6 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_rf/inst_u5 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_rf/inst_u4 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_rf/inst_u3 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_rf/inst_u1 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_rf/inst_u0 3.083759 1.324558 1.260416 1.339862 0.740007 -0.171961 -3.789457 -0.454606 0.308191 1.302090 -0.275433 1.514270 0.281902 -0.568535 0.439255 -0.161202 -0.807759 -2.285419 -3.706368 -1.811689
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 3.176190 1.466009 -2.949466 0.949073 1.272222 1.904082 -2.054384 3.077060 2.768625 -1.528861 0.839301 4.056940 -2.096389 0.094586 2.092044 3.398357 3.147081 -2.131031 -2.380463 -0.682856
wb_dma_inc30r/assign_2_out -0.235574 -0.683321 -3.579645 0.992819 0.462804 3.707198 -3.039916 1.026767 2.626818 -2.577382 1.097114 -0.397309 -0.274103 0.783346 -1.912863 4.670806 2.617558 -1.563071 -0.875075 1.050065
wb_dma/wire_mast1_din 0.248090 1.069768 -3.769326 -0.006177 1.729983 -0.325894 1.978323 2.789388 2.429075 0.981882 0.914483 -0.525544 -1.717838 1.700976 -0.934443 0.725797 -0.039532 0.660590 2.832204 -2.264215
wb_dma_ch_sel/assign_2_pri0 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_rf/input_de_adr0_we -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_wb_mast/always_1/if_1/stmt_1 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_ch_sel/always_48/case_1/cond -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_rf/input_wb_rf_we 1.834126 1.821171 0.394759 0.378531 0.832913 -1.437395 2.089708 1.234048 1.358889 0.014619 -0.739963 2.426787 3.152854 -3.761876 2.739087 -3.156209 1.352239 -3.000968 -3.475455 1.189668
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/assign_7_pt0_sel_i -1.552697 0.498337 -2.535001 0.505630 -1.197224 4.823379 0.570350 -0.107295 -0.641027 -0.865443 0.248195 1.581760 -1.186621 0.288557 -0.564947 0.998063 0.932504 1.838943 2.340560 -0.139429
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.012691 -2.512057 0.113655 -1.038477 0.810231 0.841734 3.176419 0.465807 2.912060 -3.145710 -0.153696 0.373712 0.154580 -1.265004 1.177637 2.607833 1.681867 1.295245 0.229822 -0.189390
wb_dma_wb_mast/wire_mast_pt_out -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
assert_wb_dma_ch_arb/input_state 1.449184 -1.025149 -0.645488 4.419240 3.499373 0.576149 -0.836587 2.200448 0.746240 0.085731 1.457680 1.860037 -1.669975 -2.831503 1.489968 3.463136 -0.621320 -0.473515 1.395594 -0.071445
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma/wire_ch0_csr 1.979327 4.975435 -1.127635 1.283987 1.848481 2.831433 0.319925 -1.405493 0.969952 2.409016 2.373188 0.325850 -3.398001 -0.970274 -1.341133 0.513202 -0.290114 -4.683526 -1.520841 -3.865590
wb_dma_de/assign_69_de_adr0/expr_1 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_wb_slv/wire_pt_sel -0.393313 3.038460 -6.817756 -1.205480 0.993672 1.902292 0.692428 0.375149 0.384988 0.388550 0.043797 0.990254 -5.528036 -1.477637 1.280045 0.272121 -1.110118 -0.969408 4.979463 1.810554
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 2.947608 -0.981850 4.313049 -0.313859 2.272073 0.309184 -1.384777 -1.133204 -3.061152 -0.175908 2.564581 -0.059803 -2.705462 -0.411686 -1.291685 0.522092 -0.163839 2.640483 -0.456552 -3.708306
wb_dma_ch_sel/wire_de_start 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_wb_mast/assign_3_mast_drdy -0.937381 -1.645334 -0.814132 0.288737 2.553031 -0.676725 2.749107 -2.870362 -0.396062 2.818179 1.170223 4.872629 -0.058690 0.744008 4.661647 -0.896505 -3.069164 3.850336 1.610139 -2.749979
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_de/always_5/stmt_1 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/input_mast1_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/reg_mast0_adr -1.560499 -5.217477 -2.551665 0.068259 2.668319 -2.791642 1.581146 -1.044944 1.082565 0.868320 0.294195 -1.569009 1.990842 1.916867 0.563031 1.727734 -3.390606 0.613985 1.457915 -0.444331
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.660550 0.040015 -0.882393 -0.149633 1.099766 -2.026119 4.082861 -0.086809 2.273533 1.224287 1.827352 -1.892532 1.584535 -2.899831 1.026686 -1.421124 -2.922197 1.764015 2.390387 -3.069223
wb_dma_ch_rf/assign_15_ch_am0_we -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf/inst_u2 1.153502 1.162726 0.930644 -1.233851 0.418248 -0.848109 2.143408 -0.918901 3.725568 0.991972 1.169339 2.317745 2.053363 -0.116114 4.441156 0.401594 0.810392 0.037303 -2.908380 -1.791677
wb_dma_ch_rf/wire_ch_adr1_dewe 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_rf/always_17/if_1 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_de/assign_71_de_csr -1.112128 0.403749 1.101394 -2.151838 0.732534 -0.187492 3.885193 -0.002556 3.017644 -0.051240 0.900685 -1.871376 -0.738835 0.045378 -0.177730 0.400600 -0.062212 2.581718 0.899799 -2.625598
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/always_42/case_1 2.074198 5.785212 1.439253 1.549247 1.966307 0.752337 -0.092325 1.907477 0.789206 3.496410 3.806202 0.798589 -4.491821 0.975564 3.059556 2.026063 0.616532 0.051633 -0.052040 -1.690172
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_ch_sel/always_6/stmt_1 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_rf/reg_ch_chk_sz_r 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_ch_sel/always_3/stmt_1 1.740201 -1.501840 -1.250590 -0.493218 1.066779 -0.958413 4.115141 0.773571 4.358803 -1.151826 0.463572 1.126197 -0.323003 -1.680059 2.938557 3.468908 0.152615 0.858331 -0.359589 -1.796828
wb_dma/wire_pointer2_s -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -2.010628 -2.522749 0.575435 -1.294925 1.614298 0.115457 -0.571676 -0.239343 -1.754363 -2.824974 0.177289 -1.242271 -3.314425 -0.246082 -0.956355 0.732219 0.274220 1.317283 3.890769 2.431732
wb_dma_ch_rf/input_de_txsz 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_wb_if/input_pt_sel_i 0.745015 1.533374 -7.256452 -0.584767 1.004234 3.661877 1.273860 1.161328 0.511227 0.163290 3.419729 1.046251 -1.412936 -0.326643 1.297305 0.435851 -0.584837 0.223627 2.892405 -1.785975
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -1.713322 -2.890159 -1.980036 -0.971420 1.976351 -1.922578 3.893003 -1.327599 2.575756 1.972036 0.194254 1.347511 0.924491 2.346948 3.065684 0.835200 -2.958301 3.671223 1.926441 -2.739736
wb_dma/wire_mast0_go -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_1/stmt_1 -2.717230 -0.078186 4.099869 3.878416 0.461166 -0.241955 -1.480647 -0.257400 0.491979 2.170834 0.018389 -2.762125 1.368334 -1.164319 -2.737451 0.890080 -2.321608 0.621067 -0.327424 -1.700958
wb_dma_ch_rf/always_10/if_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_165_req_p1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_sel/always_2/stmt_1 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_sel/assign_115_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.053191 3.155173 1.037993 -0.839491 -0.501314 2.469295 -0.617848 2.840007 2.416055 -1.161455 0.081622 4.519458 -2.956671 0.430543 0.319919 0.477136 3.470467 3.251136 -2.114857 -3.196904
wb_dma/wire_de_txsz 1.145805 -0.202801 -0.624655 2.043005 -0.929418 -0.968670 2.542161 -0.043723 3.087706 2.206753 -2.074745 0.249268 -0.652061 0.596715 -2.104490 2.959923 -1.452737 0.503016 -0.210054 -3.787326
wb_dma_wb_slv/input_slv_pt_in -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
assert_wb_dma_ch_sel/input_ch0_csr -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -1.105967 -3.022823 -2.638574 -0.598154 0.977436 -0.919625 3.639668 -2.054600 2.922843 1.468886 -1.316749 0.895346 2.226295 1.988473 -0.353911 -0.362661 -2.842570 2.494210 1.559319 -4.358772
wb_dma_ch_sel/assign_149_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_de/wire_adr0_cnt_next -4.255841 -0.266385 -0.577108 0.069777 2.241828 3.547802 -1.681811 0.461365 2.875318 -1.822927 4.043598 -1.597693 2.835762 -0.193307 -0.230416 0.415187 1.274380 -0.401576 -1.044433 -0.855105
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 6.032193 1.196860 -0.792856 -0.341999 1.416902 -1.179170 -0.839016 -0.013338 1.258030 0.751534 0.709893 3.774111 -2.475244 -1.944713 1.164649 0.903335 -0.528869 -1.006156 -3.757320 -4.936213
wb_dma_ch_rf/always_23/if_1/block_1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_rf/wire_ch0_txsz 1.165969 0.974100 -0.527934 4.737214 -2.246666 -1.598675 4.302147 2.060652 2.466352 3.347249 -4.140957 1.577173 1.128577 0.300580 -1.763532 1.440722 -0.616840 -0.103339 0.565114 -1.701413
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.935839 -2.451377 1.618641 1.830411 0.503545 -2.572706 0.858773 -0.561200 0.845157 -0.138503 -0.780844 0.850111 0.354349 -2.948854 4.443335 3.710708 -1.485905 -1.374970 -1.707101 2.203962
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -0.974875 -1.308939 4.629751 -0.014980 2.238211 -0.824548 2.194069 -1.291660 0.398301 0.347005 0.253013 -2.772015 2.824404 -0.719897 -2.994054 -3.293911 -1.221499 1.486258 0.086688 -3.268869
wb_dma_de/always_6/if_1/if_1 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_ch_sel/assign_128_req_p0 2.631545 -0.372068 -1.922477 3.071512 1.542377 -0.537931 0.739356 0.714997 0.703317 1.253337 1.149253 1.455802 -2.741164 -1.824852 3.206585 5.551439 -0.971453 -1.571367 0.121193 1.006579
wb_dma_de/assign_77_read_hold/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/wire_de_adr0 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_de/wire_de_adr1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma_wb_mast/always_4 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_wb_mast/always_1 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_rf/wire_ch3_csr 1.795183 3.697490 0.444317 2.791018 0.791143 -0.652577 1.691992 -0.828463 1.864058 5.044174 2.237297 1.405541 0.074049 0.524969 1.516871 0.752528 -1.814103 -0.851488 -2.416151 -4.372892
wb_dma_ch_rf/reg_ptr_valid -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_sel/always_9/stmt_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf/assign_6_csr_we/expr_1 1.591794 1.943821 6.276985 1.846466 1.172178 -0.765834 1.875596 1.018999 -2.287076 1.168373 0.191995 -0.067912 -1.133262 -2.057599 -0.405869 -1.482057 1.188249 0.922710 -0.488398 0.098594
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.222140 -1.971103 0.017741 4.784446 3.562029 -1.771288 -1.374341 1.476257 -1.628973 1.442282 0.793799 -0.750241 1.001646 -2.391612 -0.641064 -0.033728 -2.788042 -1.574875 2.219213 0.244796
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.679191 0.462448 -0.076724 2.361066 0.115376 -1.882218 3.297402 1.487440 0.907270 2.464671 -1.516252 -0.553789 -2.312517 0.378111 -1.446759 1.944005 -1.472192 0.720104 2.590429 -2.151421
wb_dma/wire_ch5_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_ch_pri_enc/wire_pri10_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/assign_20_ch_done_we 2.482718 0.759762 1.571681 1.754968 1.407411 0.164499 2.518041 -0.671193 1.025902 0.688829 0.348861 2.336716 -2.183706 -3.555685 1.026204 1.433355 -0.692843 0.318216 -0.543752 -3.028696
wb_dma_wb_mast/input_wb_ack_i 1.045875 0.439472 0.432522 -2.613541 2.337183 -3.693353 5.479599 -1.179025 -0.292105 1.835530 1.135776 1.230202 -2.229234 0.414416 1.550635 -3.381040 -1.821787 2.611572 2.124707 -3.381623
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_rf/input_dma_rest -2.183193 0.082015 1.384645 -2.433194 2.494777 1.301330 0.949197 0.568146 1.436988 -1.280412 1.648255 -2.875372 -0.819501 0.737713 -1.556451 -1.013001 0.738768 1.955308 1.607584 -1.078805
wb_dma_ch_sel/always_5/stmt_1 1.400584 0.319766 0.481573 1.739746 -0.082545 2.461261 -1.648841 -2.056126 0.717931 0.545880 -0.861600 2.119902 -0.369189 -1.677992 -3.307481 0.131153 -0.836289 0.308415 -1.392579 -5.199610
wb_dma_ch_sel/always_40/case_1 -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma/wire_de_csr -1.112128 0.403749 1.101394 -2.151838 0.732534 -0.187492 3.885193 -0.002556 3.017644 -0.051240 0.900685 -1.871376 -0.738835 0.045378 -0.177730 0.400600 -0.062212 2.581718 0.899799 -2.625598
wb_dma_de/assign_82_rd_ack 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_ch_sel/always_37/if_1/if_1 -0.031044 3.611905 5.289918 -1.203743 0.948083 1.679179 -1.682420 -0.979036 3.002579 -1.159296 -1.025679 1.876354 -1.294605 -4.114839 2.552268 -1.995200 0.681860 -0.731879 -3.112314 -1.156937
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_rf/always_10/if_1/if_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/input_ch3_adr0 -3.534294 -0.926921 1.746201 -1.473870 1.893380 1.662223 -1.139409 0.890156 0.840973 -3.162403 2.387422 -1.514843 0.921150 -2.460230 1.586033 -0.694111 1.065845 1.840734 0.917637 1.775252
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/wire_de_txsz 1.145805 -0.202801 -0.624655 2.043005 -0.929418 -0.968670 2.542161 -0.043723 3.087706 2.206753 -2.074745 0.249268 -0.652061 0.596715 -2.104490 2.959923 -1.452737 0.503016 -0.210054 -3.787326
wb_dma_rf/input_de_adr1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma_rf/input_de_adr0 -4.634625 0.252460 4.788139 1.270441 0.763622 1.111900 -3.411289 -0.172322 0.377374 0.274950 1.666088 0.284762 0.938826 -0.960917 0.975410 -0.630205 -1.082477 3.517075 -0.824200 -0.966579
wb_dma_de/always_2/if_1 -2.932531 0.026924 2.885684 1.393412 1.967835 1.805444 -3.542595 1.050987 2.107851 -0.934378 2.666080 -1.494163 3.986500 -1.216375 -0.111397 -1.072705 0.359980 0.783791 -1.784416 -1.278149
wb_dma_ch_sel/assign_102_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.038781 2.094332 -2.158028 -1.622747 4.224287 -0.635167 -0.538598 0.326403 1.651284 -0.463822 2.175655 0.949474 0.914646 -3.218570 4.643888 -3.288432 -0.776725 -2.124424 -0.662800 -0.475470
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_wb_mast/assign_4_mast_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.660550 0.040015 -0.882393 -0.149633 1.099766 -2.026119 4.082861 -0.086809 2.273533 1.224287 1.827352 -1.892532 1.584535 -2.899831 1.026686 -1.421124 -2.922197 1.764015 2.390387 -3.069223
wb_dma_ch_rf/always_2/if_1 -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma/input_wb1_err_i 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.935839 -2.451377 1.618641 1.830411 0.503545 -2.572706 0.858773 -0.561200 0.845157 -0.138503 -0.780844 0.850111 0.354349 -2.948854 4.443335 3.710708 -1.485905 -1.374970 -1.707101 2.203962
wb_dma_ch_sel/assign_136_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_sel/input_dma_busy -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/assign_4_pri1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_rf/reg_ch_csr_r 1.535119 -1.138795 -0.796845 -4.440678 3.537108 0.424729 -1.834205 -1.690778 0.996867 -2.537281 2.209035 0.812724 -0.864721 -1.113523 1.655361 -2.353443 -0.809953 -0.040395 -0.989727 -2.885171
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_wb_if/wire_slv_we 0.762122 1.932707 0.020822 -0.727004 2.538828 -0.647833 2.536080 1.114709 0.926140 -0.262715 0.701453 1.209940 3.721694 -3.326269 2.277099 -5.289645 1.438263 -2.450876 -1.960628 1.077178
wb_dma_de/assign_70_de_adr1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma_ch_sel/always_38/case_1/stmt_4 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_sel/reg_ch_sel_r -0.031044 3.611905 5.289918 -1.203743 0.948083 1.679179 -1.682420 -0.979036 3.002579 -1.159296 -1.025679 1.876354 -1.294605 -4.114839 2.552268 -1.995200 0.681860 -0.731879 -3.112314 -1.156937
wb_dma_ch_sel/always_38/case_1/stmt_1 2.364392 -1.356326 0.594495 1.387829 0.023821 -0.931909 -1.723385 -0.884842 1.862717 0.368547 -1.535471 -1.691713 0.233810 -2.194548 -4.210759 1.697129 -2.234290 -1.350930 -2.056576 -4.113187
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_sel/always_38/case_1/stmt_2 0.296201 -0.061869 -1.332824 -0.296818 -0.819010 1.656940 4.673184 -0.791965 0.621099 -0.569340 -0.718757 1.201355 -1.722639 -0.743391 -1.474815 0.692886 0.772976 1.904290 2.475714 -2.170309
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_pri_enc/wire_pri30_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/reg_ch_sel_d 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_rf/assign_14_ch_adr0_we -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_rf/wire_ch1_csr 1.795183 3.697490 0.444317 2.791018 0.791143 -0.652577 1.691992 -0.828463 1.864058 5.044174 2.237297 1.405541 0.074049 0.524969 1.516871 0.752528 -1.814103 -0.851488 -2.416151 -4.372892
wb_dma_inc30r/always_1/stmt_1/expr_1 0.262819 -2.910555 -1.723732 1.513700 1.996256 1.898693 -0.615804 2.488106 4.581893 -2.493524 0.862548 -1.811384 6.252554 2.821900 -1.168673 1.056910 2.151894 -0.779285 0.052014 -1.769616
wb_dma_rf/wire_pause_req 1.035550 0.935379 5.507117 -0.268682 1.973104 1.296643 -1.170565 -1.202903 -2.917395 -0.813477 -0.641850 0.479157 -3.977869 -2.637204 -1.691602 -1.513830 0.308885 0.668174 -0.173871 -0.796480
wb_dma_ch_sel/assign_95_valid 1.417428 0.327226 1.239949 5.331882 2.069613 -0.126258 -1.170733 -1.845240 1.252422 3.932493 -0.114194 4.425756 2.075855 -0.921683 1.552796 0.582846 -2.684482 -1.725503 -3.663105 -3.430851
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.012691 -2.512057 0.113655 -1.038477 0.810231 0.841734 3.176419 0.465807 2.912060 -3.145710 -0.153696 0.373712 0.154580 -1.265004 1.177637 2.607833 1.681867 1.295245 0.229822 -0.189390
wb_dma_ch_rf/reg_ch_stop 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_146_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/always_45/case_1/stmt_1 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/input_dma_abort 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/input_adr1 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/input_adr0 -0.673949 -1.219382 2.631379 0.097477 1.640635 -0.971998 -2.025436 1.415990 0.178365 -1.296757 1.537736 -2.298532 4.229527 -2.250125 1.678496 -2.892201 -0.757311 2.437221 1.163481 0.306229
wb_dma_ch_arb/reg_next_state 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_wb_mast/input_wb_err_i 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_wb_if/wire_wbs_data_o 0.248090 1.069768 -3.769326 -0.006177 1.729983 -0.325894 1.978323 2.789388 2.429075 0.981882 0.914483 -0.525544 -1.717838 1.700976 -0.934443 0.725797 -0.039532 0.660590 2.832204 -2.264215
wb_dma_de/assign_73_dma_busy -3.492045 0.031366 5.961413 0.481358 -0.559541 0.891722 -0.496772 -0.758708 1.658839 -0.983105 -5.359302 -0.394367 -2.626028 -1.379061 -1.811710 0.879496 -0.158978 0.620795 -0.370327 1.257288
wb_dma_de/always_22/if_1 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_rf/wire_ch2_csr 1.795183 3.697490 0.444317 2.791018 0.791143 -0.652577 1.691992 -0.828463 1.864058 5.044174 2.237297 1.405541 0.074049 0.524969 1.516871 0.752528 -1.814103 -0.851488 -2.416151 -4.372892
wb_dma_de/input_de_start 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_pri_enc_sub/always_3/if_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/wire_pri28_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.935839 -2.451377 1.618641 1.830411 0.503545 -2.572706 0.858773 -0.561200 0.845157 -0.138503 -0.780844 0.850111 0.354349 -2.948854 4.443335 3.710708 -1.485905 -1.374970 -1.707101 2.203962
wb_dma_ch_rf/always_25/if_1/if_1 -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_ch_sel/assign_98_valid/expr_1 1.160675 -2.415092 1.649030 2.043574 2.017026 -1.584520 -2.610660 -0.771081 1.803093 0.074580 0.544857 0.913319 4.074622 -2.162132 2.786929 0.672060 -1.851893 -1.865858 -3.909381 -0.617728
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 2.822213 -0.644608 -0.458168 -2.504258 2.150544 -0.225243 -2.709022 -1.866470 1.248024 -1.641788 0.885326 2.496292 -1.932827 -2.072286 2.719073 0.178254 -1.271094 -1.098257 -2.813367 -2.553098
wb_dma_ch_sel/reg_pointer -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_wb_if/input_wb_err_i 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/input_de_csr -1.112128 0.403749 1.101394 -2.151838 0.732534 -0.187492 3.885193 -0.002556 3.017644 -0.051240 0.900685 -1.871376 -0.738835 0.045378 -0.177730 0.400600 -0.062212 2.581718 0.899799 -2.625598
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/input_de_adr0_we -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_sel/assign_161_req_p1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 1.535119 -1.138795 -0.796845 -4.440678 3.537108 0.424729 -1.834205 -1.690778 0.996867 -2.537281 2.209035 0.812724 -0.864721 -1.113523 1.655361 -2.353443 -0.809953 -0.040395 -0.989727 -2.885171
wb_dma_ch_sel/assign_129_req_p0 2.631545 -0.372068 -1.922477 3.071512 1.542377 -0.537931 0.739356 0.714997 0.703317 1.253337 1.149253 1.455802 -2.741164 -1.824852 3.206585 5.551439 -0.971453 -1.571367 0.121193 1.006579
wb_dma_de/wire_de_ack -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_ch_arb 3.530118 -0.213875 1.467063 -1.093288 1.286201 -1.306257 2.053357 -0.504912 1.581940 -1.690143 1.540855 1.391453 0.016389 -4.587505 5.060243 1.515936 0.629148 -1.567625 -3.297868 0.377815
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_pri_enc_sub/always_3/if_1/cond -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.012691 -2.512057 0.113655 -1.038477 0.810231 0.841734 3.176419 0.465807 2.912060 -3.145710 -0.153696 0.373712 0.154580 -1.265004 1.177637 2.607833 1.681867 1.295245 0.229822 -0.189390
wb_dma/wire_de_txsz_we 1.679191 0.462448 -0.076724 2.361066 0.115376 -1.882218 3.297402 1.487440 0.907270 2.464671 -1.516252 -0.553789 -2.312517 0.378111 -1.446759 1.944005 -1.472192 0.720104 2.590429 -2.151421
wb_dma_ch_pri_enc/wire_pri16_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.119534 -0.957021 0.810373 1.761340 2.235987 1.666204 3.146739 -0.259272 0.215914 -1.496823 0.637353 2.860567 -1.885825 -4.025369 1.050007 1.577151 0.767939 0.716158 1.098471 -1.439726
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_pri_enc/wire_pri7_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_wb_if/wire_mast_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.373263 -1.343066 -0.110350 0.715555 -1.741321 -1.158078 3.029850 -0.150318 4.469629 0.377254 -3.678761 0.947355 -0.020379 0.445000 -0.657308 3.398739 -0.614362 0.596545 -0.895454 -2.871218
wb_dma_wb_if/input_wb_cyc_i 0.468176 2.472118 -5.485404 -0.103665 0.748960 -1.306111 0.677065 0.609580 0.407946 2.059831 1.475948 -2.549828 -2.418855 -4.199232 1.878992 -0.616660 -4.813824 -1.917844 3.880781 1.246676
wb_dma_ch_sel/assign_97_valid 1.296288 -1.534674 1.789963 5.303250 3.765052 -1.212583 -2.590245 -0.626559 1.083881 3.362832 1.008511 2.114136 2.548468 0.295762 0.890974 1.824536 -2.702202 -1.879817 -3.915957 -2.713574
wb_dma/wire_mast0_drdy -4.257370 -0.471125 1.250894 0.267478 1.434875 -0.109921 1.427898 -3.284759 -0.216194 3.147573 -1.041638 3.429571 -1.360338 0.572935 2.236197 -0.761813 -3.226447 3.675874 0.651737 -2.470935
wb_dma_ch_pri_enc/wire_pri8_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_wb_if/wire_pt_sel_o 0.745015 1.533374 -7.256452 -0.584767 1.004234 3.661877 1.273860 1.161328 0.511227 0.163290 3.419729 1.046251 -1.412936 -0.326643 1.297305 0.435851 -0.584837 0.223627 2.892405 -1.785975
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_pri_enc/wire_pri22_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_sel/assign_143_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/assign_135_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/wire_gnt_p0_d 2.462318 -0.656558 -0.149278 -2.571105 1.780719 -1.990540 2.351166 1.140117 3.896466 -2.491720 2.464432 -1.426459 1.204238 -3.631658 4.006965 1.450817 0.654973 -1.222579 -2.501653 -0.105715
wb_dma_de/assign_20_adr0_cnt_next -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.220984 -0.761407 -2.777018 -0.211733 -0.573944 2.949512 0.209936 0.830555 0.636551 -1.083733 0.736393 -0.589942 -0.745760 0.955649 0.171338 2.007626 -0.142021 2.122652 2.550985 0.414972
wb_dma_ch_sel/assign_153_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_de/assign_82_rd_ack/expr_1 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.482718 0.759762 1.571681 1.754968 1.407411 0.164499 2.518041 -0.671193 1.025902 0.688829 0.348861 2.336716 -2.183706 -3.555685 1.026204 1.433355 -0.692843 0.318216 -0.543752 -3.028696
wb_dma_de/reg_de_csr_we 1.779493 2.075573 -0.501284 -1.484143 2.790138 -2.100980 3.956639 2.855519 3.196475 1.502753 2.310296 -0.450891 -3.804068 0.798880 2.343715 1.726834 -0.143451 1.936917 1.374223 -2.680642
wb_dma/wire_wb0_ack_o -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_pri_enc/wire_pri23_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/assign_103_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -2.717230 -0.078186 4.099869 3.878416 0.461166 -0.241955 -1.480647 -0.257400 0.491979 2.170834 0.018389 -2.762125 1.368334 -1.164319 -2.737451 0.890080 -2.321608 0.621067 -0.327424 -1.700958
wb_dma_rf/wire_ch1_txsz -0.239208 0.963732 -3.704181 0.376138 0.247614 2.605931 2.774139 0.483691 0.790172 -0.168858 -0.119774 0.643775 -1.625919 0.496684 -3.544038 -0.033177 1.379774 0.513072 3.272516 -2.371512
wb_dma_de/always_23/block_1/stmt_13 -2.277278 0.776815 -0.676220 1.372424 0.351779 -0.100306 -0.538525 -0.002651 4.804434 1.231036 -0.125767 -4.160461 2.169660 -2.137169 -4.851482 0.244107 -2.584180 -1.426072 -1.191934 -4.471311
wb_dma_de/always_23/block_1/stmt_14 -1.463834 0.712282 4.009387 0.792403 0.566833 1.047986 -3.770212 2.837584 3.734493 -0.905724 -1.690342 3.285054 -3.084804 0.923849 1.975539 3.711667 1.554955 2.801080 -2.523776 -0.899865
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.813301 -0.326732 -0.118953 0.488413 -0.743009 1.326578 2.740594 -0.710559 1.690748 -1.117344 -1.374786 2.972726 -2.076638 -1.710442 1.030573 3.114173 1.196682 0.252219 -0.730812 -1.120044
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_ch_rf/input_ch_sel -3.646410 3.677838 4.867847 -1.764055 1.525076 -0.434167 0.884882 -0.231837 3.416874 1.243021 -3.137371 -3.859620 -4.197550 -2.717505 -1.761708 -1.445763 -2.201879 -0.084376 0.743106 -0.040499
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma_wb_if/wire_wb_addr_o 0.219135 -2.678371 -3.433097 1.334567 2.618202 -0.962966 -0.631720 1.523891 0.432299 -0.666859 2.111503 -1.518501 0.811721 -0.816177 1.395091 2.296954 -1.226225 -1.511745 1.799840 1.883501
wb_dma_ch_rf/wire_ch_txsz_we 1.373263 -1.343066 -0.110350 0.715555 -1.741321 -1.158078 3.029850 -0.150318 4.469629 0.377254 -3.678761 0.947355 -0.020379 0.445000 -0.657308 3.398739 -0.614362 0.596545 -0.895454 -2.871218
wb_dma_de/assign_70_de_adr1/expr_1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma_ch_sel/always_48/case_1 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.892359 -2.313356 2.703449 1.372229 0.897252 -0.488628 1.973959 -1.915889 0.582439 0.409905 -0.819911 -1.101016 4.260470 -1.595617 -2.330774 -2.817559 -2.032796 1.476335 0.645737 -3.326193
wb_dma_ch_rf/always_22/if_1/if_1/cond -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_wb_mast/wire_wb_addr_o 0.219135 -2.678371 -3.433097 1.334567 2.618202 -0.962966 -0.631720 1.523891 0.432299 -0.666859 2.111503 -1.518501 0.811721 -0.816177 1.395091 2.296954 -1.226225 -1.511745 1.799840 1.883501
wb_dma_ch_rf/reg_ch_csr_r2 2.119534 -0.957021 0.810373 1.761340 2.235987 1.666204 3.146739 -0.259272 0.215914 -1.496823 0.637353 2.860567 -1.885825 -4.025369 1.050007 1.577151 0.767939 0.716158 1.098471 -1.439726
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_ch_sel/assign_11_pri3 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de 3.274957 0.742584 2.538037 -0.545924 2.005157 -1.113494 -1.911524 -1.112900 0.198781 0.079678 -0.218309 2.578493 -2.070142 -2.582963 1.740647 -0.663546 -1.046806 -1.687760 -3.717181 -2.147175
wb_dma_wb_slv/wire_wb_data_o -3.485593 -1.345072 -2.948153 0.618189 3.631536 2.245787 -3.561470 1.692421 -0.443989 -2.081890 -0.201746 -0.877295 0.004906 -0.672807 0.246145 -0.708056 -0.096974 0.095095 4.363947 3.574561
wb_dma_inc30r/always_1/stmt_1 -0.198949 -1.426320 -4.131257 1.891711 0.306753 3.431273 -2.682309 1.240564 4.316824 -2.124795 0.895012 -1.386066 4.096533 1.715827 -0.622848 3.035980 1.348179 -1.121196 0.474668 0.253176
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/assign_127_req_p0 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/assign_94_valid 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_ch_pri_enc/wire_pri12_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/always_20/if_1/block_1 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 2.119534 -0.957021 0.810373 1.761340 2.235987 1.666204 3.146739 -0.259272 0.215914 -1.496823 0.637353 2.860567 -1.885825 -4.025369 1.050007 1.577151 0.767939 0.716158 1.098471 -1.439726
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_wb_if/input_slv_din -3.485593 -1.345072 -2.948153 0.618189 3.631536 2.245787 -3.561470 1.692421 -0.443989 -2.081890 -0.201746 -0.877295 0.004906 -0.672807 0.246145 -0.708056 -0.096974 0.095095 4.363947 3.574561
wb_dma_ch_sel/assign_94_valid/expr_1 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.758871 0.426766 -0.063432 5.669651 1.474946 0.002635 -1.320338 2.251630 -0.588511 2.565457 -0.773439 0.534223 -2.044853 -0.236531 -1.965130 2.462511 -1.400248 -0.687408 2.300685 -0.581702
wb_dma_de/always_21 -0.660550 0.040015 -0.882393 -0.149633 1.099766 -2.026119 4.082861 -0.086809 2.273533 1.224287 1.827352 -1.892532 1.584535 -2.899831 1.026686 -1.421124 -2.922197 1.764015 2.390387 -3.069223
wb_dma_de/always_22 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_de/always_23 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_ch_pri_enc/wire_pri1_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/assign_78_mast0_go -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/wire_dma_done 0.944536 2.023381 2.051898 0.598208 0.017884 1.176191 2.009920 -1.606752 1.668207 0.977608 0.538822 0.936706 -0.160904 -2.470589 -1.384159 -0.403704 -0.051664 0.269449 -2.330442 -4.378240
wb_dma_ch_sel/assign_150_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_rf/input_wb_rf_adr 2.268550 3.123531 -1.267123 5.045765 2.403037 1.814043 -4.201553 3.501357 -2.645039 2.029269 -0.963688 0.533862 0.434010 -0.278152 -2.651664 -4.014228 -0.458716 -3.261468 3.340910 -0.258054
wb_dma_wb_if 2.305715 -0.524624 -1.146527 -2.749416 1.096158 -1.127853 0.362781 0.213888 -1.095627 -2.284265 -0.072801 1.481195 1.004091 -2.355599 1.652483 -4.231327 0.402302 -1.124715 -0.335065 0.784199
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 1.779493 2.075573 -0.501284 -1.484143 2.790138 -2.100980 3.956639 2.855519 3.196475 1.502753 2.310296 -0.450891 -3.804068 0.798880 2.343715 1.726834 -0.143451 1.936917 1.374223 -2.680642
wb_dma_ch_pri_enc/wire_pri25_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_wb_mast/reg_mast_cyc -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/input_wb_rf_we 2.418549 0.036756 -1.973510 -1.034468 0.995026 -1.316171 0.841918 0.428123 2.984859 -1.648883 -0.694231 3.030464 3.578345 -2.839222 3.517191 -1.946548 1.330168 -2.992601 -3.183423 0.179892
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_ch_rf/always_20 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_de/always_6/if_1 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_wb_slv/always_4/stmt_1 2.607390 -1.145745 -1.584221 2.780613 4.733315 -3.659806 -2.205220 2.761463 -1.409527 3.332451 -0.060601 -1.853319 2.421891 0.676857 -0.932733 -3.511442 -3.768327 -1.426735 3.173889 -1.145662
wb_dma_de/assign_3_ptr_valid -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_wb_mast/input_pt_sel 1.871671 1.603909 -6.206550 -0.467918 3.504256 1.711649 1.969159 1.932296 0.907499 -0.421060 3.382164 0.653214 -1.321280 -0.046872 -0.319968 -0.946759 1.539069 -1.342695 3.493553 -1.924596
wb_dma_ch_pri_enc/wire_pri15_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_wb_slv/input_wb_we_i -0.341890 -0.068523 -0.531732 3.591578 5.106895 0.181121 1.532041 0.740692 -4.525488 2.321890 5.120358 1.530538 -1.232313 2.024585 -0.359423 -1.499890 -0.458577 -2.228967 1.547312 -1.235866
wb_dma_de/reg_tsz_cnt_is_0_r 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.540042 2.827068 -0.633654 2.159784 -0.192960 3.586828 -1.515973 3.383152 2.611681 -0.371714 -0.988908 5.359706 -2.458505 2.080006 -0.694123 2.173912 3.741470 1.161051 -1.890982 -2.708405
wb_dma_ch_sel/assign_97_valid/expr_1 1.296288 -1.534674 1.789963 5.303250 3.765052 -1.212583 -2.590245 -0.626559 1.083881 3.362832 1.008511 2.114136 2.548468 0.295762 0.890974 1.824536 -2.702202 -1.879817 -3.915957 -2.713574
wb_dma/wire_mast1_drdy 0.052557 -0.202861 -0.690538 1.807527 1.295532 2.792377 -1.421000 -0.022831 -1.210649 -1.367279 1.205082 2.437667 -1.792952 -2.420815 0.556903 1.471490 1.022127 -0.310780 0.575683 1.130979
wb_dma_ch_rf/wire_ch_csr_we 2.771292 1.958176 -1.556176 -0.591472 3.155750 -1.387351 -1.231868 0.517944 1.995054 -0.047061 1.186823 2.303324 0.455367 -3.683721 5.477149 -1.266498 -0.650293 -2.672506 -2.405729 0.184052
wb_dma_ch_pri_enc/inst_u9 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/assign_8_ch_csr 1.599995 2.118544 1.498082 -0.351026 2.590236 -0.638940 -3.624538 -0.780485 0.885502 0.836676 0.828462 1.687728 -1.886015 -1.927504 3.305664 0.086234 -1.004124 -2.292974 -3.538820 -0.415993
wb_dma_ch_rf/wire_this_ptr_set -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_ch_pri_enc/inst_u5 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u4 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u7 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u6 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u0 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u3 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u2 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/wire_de_start 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_ch_sel/assign_130_req_p0/expr_1 2.631545 -0.372068 -1.922477 3.071512 1.542377 -0.537931 0.739356 0.714997 0.703317 1.253337 1.149253 1.455802 -2.741164 -1.824852 3.206585 5.551439 -0.971453 -1.571367 0.121193 1.006579
wb_dma_rf/wire_ch_stop 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_rf/input_de_adr0 -4.634625 0.252460 4.788139 1.270441 0.763622 1.111900 -3.411289 -0.172322 0.377374 0.274950 1.666088 0.284762 0.938826 -0.960917 0.975410 -0.630205 -1.082477 3.517075 -0.824200 -0.966579
wb_dma_ch_rf/input_de_adr1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_wb_if/input_wbs_data_i 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_de/reg_tsz_dec 0.513477 0.834751 -2.762189 3.234241 -0.221659 -0.425791 -0.165928 1.351742 2.923580 2.461137 -0.926121 -0.003533 -2.856569 -0.494599 -1.615506 4.686767 -2.007516 -0.676486 0.723839 -2.032385
wb_dma_ch_sel/input_ch0_am0 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_sel/input_ch0_am1 -1.410492 -1.152099 -1.433831 0.728320 1.220583 2.687907 -1.371697 0.059710 2.279015 -1.721377 1.525309 -1.321060 2.071497 -1.265617 -2.797152 1.068645 0.672210 -0.528562 -0.911819 -1.875209
wb_dma_ch_sel/assign_162_req_p1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_rf/wire_ch5_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_inc30r/wire_out -2.857104 -1.340314 -2.327674 -0.804738 2.267749 2.921068 -1.452474 1.059717 3.262058 -3.091759 3.619653 -0.688540 2.110253 0.155342 2.238129 2.001516 1.797025 -1.124113 -0.905823 1.089168
wb_dma_ch_pri_enc/reg_pri_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/input_wb0_we_i -0.341890 -0.068523 -0.531732 3.591578 5.106895 0.181121 1.532041 0.740692 -4.525488 2.321890 5.120358 1.530538 -1.232313 2.024585 -0.359423 -1.499890 -0.458577 -2.228967 1.547312 -1.235866
wb_dma_de/always_2/if_1/if_1/stmt_1 -4.255841 -0.266385 -0.577108 0.069777 2.241828 3.547802 -1.681811 0.461365 2.875318 -1.822927 4.043598 -1.597693 2.835762 -0.193307 -0.230416 0.415187 1.274380 -0.401576 -1.044433 -0.855105
wb_dma_ch_rf/wire_ch_txsz_dewe 1.679191 0.462448 -0.076724 2.361066 0.115376 -1.882218 3.297402 1.487440 0.907270 2.464671 -1.516252 -0.553789 -2.312517 0.378111 -1.446759 1.944005 -1.472192 0.720104 2.590429 -2.151421
wb_dma_de/always_22/if_1/stmt_2 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_ch_sel/assign_149_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma/wire_de_ack -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_wb_mast/always_1/if_1 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_wb_if/wire_wb_cyc_o -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/assign_143_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_wb_mast/wire_mast_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/reg_am0 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_sel/reg_am1 -1.410492 -1.152099 -1.433831 0.728320 1.220583 2.687907 -1.371697 0.059710 2.279015 -1.721377 1.525309 -1.321060 2.071497 -1.265617 -2.797152 1.068645 0.672210 -0.528562 -0.911819 -1.875209
wb_dma_ch_sel/input_next_ch 0.944536 2.023381 2.051898 0.598208 0.017884 1.176191 2.009920 -1.606752 1.668207 0.977608 0.538822 0.936706 -0.160904 -2.470589 -1.384159 -0.403704 -0.051664 0.269449 -2.330442 -4.378240
wb_dma_de/always_9 0.513477 0.834751 -2.762189 3.234241 -0.221659 -0.425791 -0.165928 1.351742 2.923580 2.461137 -0.926121 -0.003533 -2.856569 -0.494599 -1.615506 4.686767 -2.007516 -0.676486 0.723839 -2.032385
wb_dma_de/always_8 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_wb_mast/always_1/if_1/cond 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_rf/always_1/case_1/stmt_12 -1.750692 -1.227325 0.078725 1.486429 0.155991 0.884578 -1.068209 2.028999 -0.436512 -0.017632 0.595928 -2.130496 0.202550 2.655352 -2.106375 1.110601 0.132759 2.751171 3.851116 0.006237
wb_dma_rf/always_1/case_1/stmt_13 -1.689723 -1.272622 0.189640 1.617637 -0.725871 2.304910 0.504272 0.572716 -0.596130 -2.135755 -0.109983 -1.681487 2.568471 -1.708343 -3.377849 -0.551139 1.496778 0.239880 0.880146 0.999649
wb_dma_de/always_3 1.015945 -3.290982 -4.769273 0.055843 1.440329 1.024766 -0.452856 0.449223 1.769335 -2.729827 0.643459 -1.029630 1.618364 -0.847605 -1.543037 2.530143 0.618641 -2.620381 -0.220746 0.411801
wb_dma_de/always_2 -2.932531 0.026924 2.885684 1.393412 1.967835 1.805444 -3.542595 1.050987 2.107851 -0.934378 2.666080 -1.494163 3.986500 -1.216375 -0.111397 -1.072705 0.359980 0.783791 -1.784416 -1.278149
wb_dma_de/always_5 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_de/always_4 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_de/always_7 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_de/always_6 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_ch_sel/input_ch3_txsz -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_11/if_1 2.119534 -0.957021 0.810373 1.761340 2.235987 1.666204 3.146739 -0.259272 0.215914 -1.496823 0.637353 2.860567 -1.885825 -4.025369 1.050007 1.577151 0.767939 0.716158 1.098471 -1.439726
wb_dma_ch_sel/assign_147_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/always_45/case_1/cond 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/assign_68_de_txsz 1.145805 -0.202801 -0.624655 2.043005 -0.929418 -0.968670 2.542161 -0.043723 3.087706 2.206753 -2.074745 0.249268 -0.652061 0.596715 -2.104490 2.959923 -1.452737 0.503016 -0.210054 -3.787326
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_rf/always_20/if_1 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma/input_wb0s_data_i 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_de/reg_dma_done_d 2.005293 1.429077 2.297513 0.231498 0.028059 -0.352720 3.604787 -1.683120 0.361712 1.482908 -0.659547 1.368062 -2.107578 -1.853454 -0.619416 -0.292236 -0.773545 0.928260 -0.486683 -3.656457
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_wb_slv/assign_1_rf_sel 0.492795 -2.867093 3.278587 2.131153 2.051217 -3.308042 -1.207641 -0.189811 -4.359025 -0.427944 0.022822 -1.526053 -3.432843 -3.355061 0.144358 0.743545 -2.883264 -1.533069 2.307561 4.085618
wb_dma_ch_rf/assign_23_ch_csr_dewe 1.779493 2.075573 -0.501284 -1.484143 2.790138 -2.100980 3.956639 2.855519 3.196475 1.502753 2.310296 -0.450891 -3.804068 0.798880 2.343715 1.726834 -0.143451 1.936917 1.374223 -2.680642
wb_dma_de/always_4/if_1/if_1/cond 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_ch_sel/assign_376_gnt_p1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/wire_wr_ack 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_arb/always_1 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_arb/always_2 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma/wire_ch0_txsz 1.145805 -0.202801 -0.624655 2.043005 -0.929418 -0.968670 2.542161 -0.043723 3.087706 2.206753 -2.074745 0.249268 -0.652061 0.596715 -2.104490 2.959923 -1.452737 0.503016 -0.210054 -3.787326
wb_dma_de/always_19 -1.194973 0.508470 -2.745658 -1.848629 3.385183 1.602765 -2.638351 0.548994 1.837075 -2.691364 3.387460 -2.576774 -0.566480 -5.823738 -1.877563 -1.406562 -0.831160 -1.602654 -0.181937 -0.962055
wb_dma_de/always_18 -1.560499 -5.217477 -2.551665 0.068259 2.668319 -2.791642 1.581146 -1.044944 1.082565 0.868320 0.294195 -1.569009 1.990842 1.916867 0.563031 1.727734 -3.390606 0.613985 1.457915 -0.444331
wb_dma_de/always_15 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_de/always_14 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/always_11 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/always_13 0.944536 2.023381 2.051898 0.598208 0.017884 1.176191 2.009920 -1.606752 1.668207 0.977608 0.538822 0.936706 -0.160904 -2.470589 -1.384159 -0.403704 -0.051664 0.269449 -2.330442 -4.378240
wb_dma_de/always_12 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -1.130221 2.286085 3.143018 6.066153 1.623814 1.522033 -0.393653 0.473030 -3.363086 2.725687 -0.273981 1.060538 -0.779849 -2.423779 -2.058185 -1.787533 -0.667222 -1.306916 2.004753 0.634524
wb_dma_ch_sel/assign_155_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_pri_enc/wire_pri13_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/reg_read_r 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.375844 -0.256939 -0.949771 0.272262 1.361565 0.530977 5.164283 -0.472296 1.239991 -0.498159 0.763145 2.235261 -1.866683 -3.009244 1.088801 1.110111 0.107208 1.183759 1.538039 -2.738441
wb_dma/assign_9_slv0_pt_in -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_rf/always_17/if_1/block_1 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.671213 -2.364342 0.189339 -4.209606 2.401883 0.750433 -2.338555 -3.493650 0.999483 -2.958641 1.455293 0.750877 1.098570 -2.191965 1.755947 -2.436938 -1.497652 0.374882 -1.715325 -2.703411
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_pri_enc/wire_pri2_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/always_11/stmt_1 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_rf/wire_ch_adr1_we 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_sel/input_ch1_adr1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma/wire_slv0_pt_in -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
wb_dma_rf/always_2/if_1/if_1/cond 1.591794 1.943821 6.276985 1.846466 1.172178 -0.765834 1.875596 1.018999 -2.287076 1.168373 0.191995 -0.067912 -1.133262 -2.057599 -0.405869 -1.482057 1.188249 0.922710 -0.488398 0.098594
wb_dma_pri_enc_sub/reg_pri_out_d -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/always_4/case_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/wire_pri29_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_de/wire_read_hold -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_rf/wire_sw_pointer 2.439559 1.717921 1.265598 1.878278 -1.423743 -0.171558 4.171496 -1.579717 -0.467197 1.224610 0.565086 -0.347154 1.803203 -4.103935 -2.523533 -1.095372 0.158054 -1.727627 -2.796537 -2.230217
wb_dma/wire_slv0_din 0.216068 0.600316 -0.218217 0.754790 0.029273 0.395912 -5.708990 1.551072 -0.282887 -0.370958 -0.662311 -0.742558 -0.396535 -1.288523 -0.860481 1.589437 0.744192 4.120834 1.604052 1.462373
wb_dma_ch_rf/input_dma_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_158_req_p1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/assign_17_ch_am1_we -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_ch_rf/assign_7_pointer_s -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_pri_enc_sub/input_valid -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/input_dma_rest -2.183193 0.082015 1.384645 -2.433194 2.494777 1.301330 0.949197 0.568146 1.436988 -1.280412 1.648255 -2.875372 -0.819501 0.737713 -1.556451 -1.013001 0.738768 1.955308 1.607584 -1.078805
wb_dma_ch_sel/input_de_ack -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_sel/reg_valid_sel 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.813301 -0.326732 -0.118953 0.488413 -0.743009 1.326578 2.740594 -0.710559 1.690748 -1.117344 -1.374786 2.972726 -2.076638 -1.710442 1.030573 3.114173 1.196682 0.252219 -0.730812 -1.120044
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_wb_mast/always_4/stmt_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/assign_375_gnt_p0 2.462318 -0.656558 -0.149278 -2.571105 1.780719 -1.990540 2.351166 1.140117 3.896466 -2.491720 2.464432 -1.426459 1.204238 -3.631658 4.006965 1.450817 0.654973 -1.222579 -2.501653 -0.105715
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma/inst_u3 2.305715 -0.524624 -1.146527 -2.749416 1.096158 -1.127853 0.362781 0.213888 -1.095627 -2.284265 -0.072801 1.481195 1.004091 -2.355599 1.652483 -4.231327 0.402302 -1.124715 -0.335065 0.784199
wb_dma/inst_u2 3.274957 0.742584 2.538037 -0.545924 2.005157 -1.113494 -1.911524 -1.112900 0.198781 0.079678 -0.218309 2.578493 -2.070142 -2.582963 1.740647 -0.663546 -1.046806 -1.687760 -3.717181 -2.147175
wb_dma/inst_u1 2.207802 1.767104 2.903107 -0.235626 0.817525 -0.192397 -2.092055 -1.582642 0.918658 1.037736 0.075309 1.875011 -2.231556 -1.235228 1.619044 0.872477 -0.780241 -1.229349 -4.013194 -2.217456
wb_dma/inst_u0 1.469816 1.222643 1.540230 1.103153 0.286804 -0.054597 -2.438816 -0.642556 1.374538 0.987312 -0.469647 1.619966 3.125292 -1.015558 1.041740 -1.382536 0.253442 -2.374281 -3.963615 -0.676400
wb_dma/inst_u4 2.289627 0.955954 -3.948254 -0.169415 0.324873 0.140122 2.085289 -0.967190 -1.772377 1.406255 3.696408 1.569202 -2.761693 -2.969172 4.285043 0.477143 -3.268078 0.042441 2.201000 -0.146320
wb_dma_ch_rf/assign_2_ch_adr1 1.660662 -4.966306 -2.338240 1.894705 0.496841 -0.666431 1.969458 1.270535 0.279288 -2.122506 -2.991449 1.125930 2.919627 0.493272 -0.420018 1.313330 0.654629 -1.333825 1.290123 1.644304
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_de/wire_de_csr -1.112128 0.403749 1.101394 -2.151838 0.732534 -0.187492 3.885193 -0.002556 3.017644 -0.051240 0.900685 -1.871376 -0.738835 0.045378 -0.177730 0.400600 -0.062212 2.581718 0.899799 -2.625598
wb_dma_ch_sel/always_40/case_1/stmt_1 0.012691 -2.512057 0.113655 -1.038477 0.810231 0.841734 3.176419 0.465807 2.912060 -3.145710 -0.153696 0.373712 0.154580 -1.265004 1.177637 2.607833 1.681867 1.295245 0.229822 -0.189390
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/always_40/case_1/stmt_4 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_pri_enc_sub -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/reg_ch_am1_r -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_de/assign_72_dma_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/reg_ptr_adr_low -2.725313 -3.661396 -1.974810 -0.994028 3.140487 -1.651939 1.268941 -0.513773 1.796832 0.749511 0.760562 -1.043717 1.395666 2.458817 0.751754 0.105431 -2.788507 2.291124 2.086008 -1.537760
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_de/reg_state 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_ch_rf/always_26/if_1 2.439559 1.717921 1.265598 1.878278 -1.423743 -0.171558 4.171496 -1.579717 -0.467197 1.224610 0.565086 -0.347154 1.803203 -4.103935 -2.523533 -1.095372 0.158054 -1.727627 -2.796537 -2.230217
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.053191 3.155173 1.037993 -0.839491 -0.501314 2.469295 -0.617848 2.840007 2.416055 -1.161455 0.081622 4.519458 -2.956671 0.430543 0.319919 0.477136 3.470467 3.251136 -2.114857 -3.196904
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_sel/assign_113_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_inc30r/always_1 -0.198949 -1.426320 -4.131257 1.891711 0.306753 3.431273 -2.682309 1.240564 4.316824 -2.124795 0.895012 -1.386066 4.096533 1.715827 -0.622848 3.035980 1.348179 -1.121196 0.474668 0.253176
wb_dma_de/always_23/block_1/case_1/cond 4.770832 1.449825 0.943708 -0.704121 1.939614 -0.477726 -1.093960 -1.433402 0.245340 0.733967 -1.625951 3.977989 -4.366516 -2.013183 -0.039773 -0.129418 -0.846422 -1.995735 -3.617043 -3.771518
wb_dma_ch_sel/assign_128_req_p0/expr_1 2.631545 -0.372068 -1.922477 3.071512 1.542377 -0.537931 0.739356 0.714997 0.703317 1.253337 1.149253 1.455802 -2.741164 -1.824852 3.206585 5.551439 -0.971453 -1.571367 0.121193 1.006579
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.524247 0.347907 -2.101341 0.705965 -0.593078 0.544592 -0.403450 0.324132 3.642554 0.642642 -0.293524 -0.601758 -2.299857 -0.516450 -1.357190 4.498384 -0.931875 0.136499 -0.772881 -1.599119
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.132202 -3.005980 -0.278174 0.464532 1.924691 -2.428793 2.357563 -0.126018 1.065453 -1.171085 0.901512 0.494502 1.495672 -3.208000 4.778968 1.983028 -1.116324 -1.016232 -0.370799 1.701555
wb_dma_ch_sel/assign_148_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma/wire_ndr 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_pri_enc_sub/always_3/if_1/if_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/always_8/stmt_1/expr_1 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -1.065237 -2.505329 1.044484 -1.132885 0.377187 0.682332 3.102638 -0.217640 2.637942 -3.125653 0.518758 0.221963 2.030077 -2.151679 2.890954 1.511722 1.322049 1.702591 -0.055378 0.670185
wb_dma_rf/input_dma_done_all 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_de/assign_66_dma_done 0.944536 2.023381 2.051898 0.598208 0.017884 1.176191 2.009920 -1.606752 1.668207 0.977608 0.538822 0.936706 -0.160904 -2.470589 -1.384159 -0.403704 -0.051664 0.269449 -2.330442 -4.378240
wb_dma/wire_ch4_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/input_ch3_csr 1.795183 3.697490 0.444317 2.791018 0.791143 -0.652577 1.691992 -0.828463 1.864058 5.044174 2.237297 1.405541 0.074049 0.524969 1.516871 0.752528 -1.814103 -0.851488 -2.416151 -4.372892
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_de/wire_adr1_cnt_next 0.237992 -1.111207 -5.087491 -0.330875 1.321669 2.732413 -0.572391 1.427999 2.969696 -2.826623 1.590099 -0.602869 0.548911 -0.471867 -1.153328 2.749660 1.990220 -1.714867 0.063717 0.010249
wb_dma_ch_arb/always_2/block_1/case_1 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/reg_adr0_cnt -2.932531 0.026924 2.885684 1.393412 1.967835 1.805444 -3.542595 1.050987 2.107851 -0.934378 2.666080 -1.494163 3.986500 -1.216375 -0.111397 -1.072705 0.359980 0.783791 -1.784416 -1.278149
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/wire_am0 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma/wire_am1 -1.410492 -1.152099 -1.433831 0.728320 1.220583 2.687907 -1.371697 0.059710 2.279015 -1.721377 1.525309 -1.321060 2.071497 -1.265617 -2.797152 1.068645 0.672210 -0.528562 -0.911819 -1.875209
wb_dma_ch_sel/assign_137_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/assign_140_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_rf/always_22/if_1/if_1 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_de/assign_69_de_adr0 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_de/always_2/if_1/cond -0.940189 -1.253530 0.394298 1.224870 2.747233 1.983190 -1.731430 -0.083521 1.362320 -1.795012 2.491935 -2.233298 3.049901 -3.513544 -3.231513 -0.831696 -0.089296 -0.992054 -1.315565 -2.294854
wb_dma_de/wire_mast0_go -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_wb_slv/input_slv_din -3.485593 -1.345072 -2.948153 0.618189 3.631536 2.245787 -3.561470 1.692421 -0.443989 -2.081890 -0.201746 -0.877295 0.004906 -0.672807 0.246145 -0.708056 -0.096974 0.095095 4.363947 3.574561
wb_dma_de/always_3/if_1/if_1 1.015945 -3.290982 -4.769273 0.055843 1.440329 1.024766 -0.452856 0.449223 1.769335 -2.729827 0.643459 -1.029630 1.618364 -0.847605 -1.543037 2.530143 0.618641 -2.620381 -0.220746 0.411801
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_sel/always_47/case_1 -1.410492 -1.152099 -1.433831 0.728320 1.220583 2.687907 -1.371697 0.059710 2.279015 -1.721377 1.525309 -1.321060 2.071497 -1.265617 -2.797152 1.068645 0.672210 -0.528562 -0.911819 -1.875209
wb_dma_ch_sel/assign_152_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_de/reg_de_adr0_we -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_sel/assign_114_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_rf/assign_4_ch_am1 -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_de/wire_dma_done_all 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_wb_slv/input_wb_data_i 2.607390 -1.145745 -1.584221 2.780613 4.733315 -3.659806 -2.205220 2.761463 -1.409527 3.332451 -0.060601 -1.853319 2.421891 0.676857 -0.932733 -3.511442 -3.768327 -1.426735 3.173889 -1.145662
wb_dma_de/input_nd 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_sel/assign_126_ch_sel 1.424911 2.439468 5.115285 0.176677 0.758572 0.241151 -1.411336 -1.301132 1.383318 -0.652717 -0.952593 1.857319 -1.310308 -4.713342 2.762581 -0.632346 0.002914 -2.173872 -3.835962 -0.069321
wb_dma/wire_mast1_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/wire_ptr_valid -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma/wire_ch_sel -3.646410 3.677838 4.867847 -1.764055 1.525076 -0.434167 0.884882 -0.231837 3.416874 1.243021 -3.137371 -3.859620 -4.197550 -2.717505 -1.761708 -1.445763 -2.201879 -0.084376 0.743106 -0.040499
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -1.065237 -2.505329 1.044484 -1.132885 0.377187 0.682332 3.102638 -0.217640 2.637942 -3.125653 0.518758 0.221963 2.030077 -2.151679 2.890954 1.511722 1.322049 1.702591 -0.055378 0.670185
wb_dma_de/always_12/stmt_1/expr_1 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma/wire_dma_req -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_ch_sel/assign_136_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_rf/assign_5_sw_pointer 2.439559 1.717921 1.265598 1.878278 -1.423743 -0.171558 4.171496 -1.579717 -0.467197 1.224610 0.565086 -0.347154 1.803203 -4.103935 -2.523533 -1.095372 0.158054 -1.727627 -2.796537 -2.230217
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/always_9/stmt_1 0.513477 0.834751 -2.762189 3.234241 -0.221659 -0.425791 -0.165928 1.351742 2.923580 2.461137 -0.926121 -0.003533 -2.856569 -0.494599 -1.615506 4.686767 -2.007516 -0.676486 0.723839 -2.032385
wb_dma_de/input_pause_req 1.035550 0.935379 5.507117 -0.268682 1.973104 1.296643 -1.170565 -1.202903 -2.917395 -0.813477 -0.641850 0.479157 -3.977869 -2.637204 -1.691602 -1.513830 0.308885 0.668174 -0.173871 -0.796480
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -1.112128 0.403749 1.101394 -2.151838 0.732534 -0.187492 3.885193 -0.002556 3.017644 -0.051240 0.900685 -1.871376 -0.738835 0.045378 -0.177730 0.400600 -0.062212 2.581718 0.899799 -2.625598
wb_dma_de/wire_dma_busy -3.492045 0.031366 5.961413 0.481358 -0.559541 0.891722 -0.496772 -0.758708 1.658839 -0.983105 -5.359302 -0.394367 -2.626028 -1.379061 -1.811710 0.879496 -0.158978 0.620795 -0.370327 1.257288
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_pri_enc/always_2/if_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/always_6/if_1/stmt_1 1.373263 -1.343066 -0.110350 0.715555 -1.741321 -1.158078 3.029850 -0.150318 4.469629 0.377254 -3.678761 0.947355 -0.020379 0.445000 -0.657308 3.398739 -0.614362 0.596545 -0.895454 -2.871218
wb_dma_ch_rf/input_de_txsz_we 1.679191 0.462448 -0.076724 2.361066 0.115376 -1.882218 3.297402 1.487440 0.907270 2.464671 -1.516252 -0.553789 -2.312517 0.378111 -1.446759 1.944005 -1.472192 0.720104 2.590429 -2.151421
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_wb_if/input_wb_addr_i 2.860466 2.835327 -1.005889 3.509843 2.241307 0.370562 -3.347242 1.752743 -4.311241 0.995998 1.088081 0.385401 -0.240982 -1.677987 -2.384181 -6.020310 -0.602343 -3.154606 4.685138 0.922978
wb_dma_ch_sel/always_7/stmt_1 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_rf/inst_u25 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.671213 -2.364342 0.189339 -4.209606 2.401883 0.750433 -2.338555 -3.493650 0.999483 -2.958641 1.455293 0.750877 1.098570 -2.191965 1.755947 -2.436938 -1.497652 0.374882 -1.715325 -2.703411
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.129664 2.699211 -1.196635 -1.212209 2.292815 0.186436 4.071084 1.424163 0.793099 0.995754 2.498156 1.623879 -3.919835 0.116504 1.871982 -0.003675 0.877401 1.678130 2.062608 -2.541773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_rf/always_4/if_1/block_1 -3.736399 -1.623881 0.519827 0.248148 0.172960 1.155529 -0.631775 1.731886 0.976630 -0.548141 0.323379 -2.200704 2.310070 2.831362 -1.401577 -0.031697 0.921556 3.416709 4.184167 0.947024
wb_dma_de/reg_dma_abort_r 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/input_ch2_txsz -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/input_ch5_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_ch_sel/assign_150_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_sel/assign_155_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.239208 0.963732 -3.704181 0.376138 0.247614 2.605931 2.774139 0.483691 0.790172 -0.168858 -0.119774 0.643775 -1.625919 0.496684 -3.544038 -0.033177 1.379774 0.513072 3.272516 -2.371512
wb_dma_ch_sel/always_43/case_1/stmt_1 1.145805 -0.202801 -0.624655 2.043005 -0.929418 -0.968670 2.542161 -0.043723 3.087706 2.206753 -2.074745 0.249268 -0.652061 0.596715 -2.104490 2.959923 -1.452737 0.503016 -0.210054 -3.787326
wb_dma_de/always_19/stmt_1/expr_1 -1.194973 0.508470 -2.745658 -1.848629 3.385183 1.602765 -2.638351 0.548994 1.837075 -2.691364 3.387460 -2.576774 -0.566480 -5.823738 -1.877563 -1.406562 -0.831160 -1.602654 -0.181937 -0.962055
wb_dma_ch_rf/wire_ch_err_we 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -3.552943 -0.541401 3.288354 0.416915 2.129170 2.136329 -2.118593 0.687548 -0.888980 -2.235850 -1.124411 -1.085247 -1.876015 -1.291062 -1.544626 -0.598013 0.898924 -0.074189 1.526307 2.945566
wb_dma_rf/wire_ch1_adr1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.473058 -2.021200 4.976777 1.721621 5.354443 -1.162122 1.336472 1.394011 -1.890376 0.964936 0.790980 4.496521 -1.756777 5.267329 2.291929 1.194852 2.258635 0.817826 -2.783118 -1.066994
assert_wb_dma_wb_if/input_pt_sel_i -2.220984 -0.761407 -2.777018 -0.211733 -0.573944 2.949512 0.209936 0.830555 0.636551 -1.083733 0.736393 -0.589942 -0.745760 0.955649 0.171338 2.007626 -0.142021 2.122652 2.550985 0.414972
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.353387 1.798780 -0.904950 1.394224 3.731833 0.190689 -1.794534 2.181926 1.490524 0.000180 3.751884 -0.261717 -1.922670 -4.470576 3.462224 1.064263 -1.201614 -0.489588 1.251959 0.583963
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf/input_paused -0.607139 -1.768955 -0.536945 0.895364 1.692881 0.933315 -1.713024 -0.320825 -1.075224 0.106857 0.219627 -1.088422 -1.209222 0.543606 -3.442582 0.215110 -1.539446 1.291783 2.549515 -2.201124
wb_dma/wire_mast0_adr -1.560499 -5.217477 -2.551665 0.068259 2.668319 -2.791642 1.581146 -1.044944 1.082565 0.868320 0.294195 -1.569009 1.990842 1.916867 0.563031 1.727734 -3.390606 0.613985 1.457915 -0.444331
wb_dma_ch_pri_enc/inst_u8 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/assign_148_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.091279 0.146292 0.377552 4.132304 0.423267 0.333854 -1.185211 1.329241 -0.144312 1.661379 -0.857059 0.003752 -1.396399 -0.059760 -1.802517 2.516210 -0.842472 -0.411130 1.242666 -0.147439
wb_dma_ch_arb/always_2/block_1 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_ch_sel/always_40/case_1/cond -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_ch_rf/assign_22_ch_err_we 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_rf/wire_pointer 4.617938 -1.822837 4.214993 -1.455776 1.067255 -0.078116 0.618843 2.838932 1.686188 -2.367038 -1.692129 -1.031679 1.089761 3.094279 0.217165 0.223715 2.751623 3.529528 1.774890 -1.202512
wb_dma_ch_pri_enc/always_2/if_1/if_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/wire_pri19_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/assign_5_pri1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_rf/always_2 3.421524 0.636694 5.540811 1.150003 2.037031 -0.230428 -0.004541 0.730692 -3.841601 0.909521 1.243308 -0.163626 -1.840817 -1.088402 -1.995589 -1.369835 0.889292 2.153116 0.134292 -2.034658
wb_dma_rf/inst_u27 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u24 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/always_23/block_1/case_1/block_11 -0.660550 0.040015 -0.882393 -0.149633 1.099766 -2.026119 4.082861 -0.086809 2.273533 1.224287 1.827352 -1.892532 1.584535 -2.899831 1.026686 -1.421124 -2.922197 1.764015 2.390387 -3.069223
wb_dma_rf/inst_u22 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u23 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u20 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u21 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u28 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_rf/inst_u29 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/always_1/stmt_1 -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.714581 0.489769 -1.970347 1.556978 -1.105388 0.148225 1.382959 1.291732 2.625784 1.385171 -1.937557 -0.868508 -2.611857 1.222127 -3.129522 3.623444 -0.580642 0.547921 1.530448 -1.942676
wb_dma_ch_sel/assign_142_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_rf/inst_check_wb_dma_rf -0.723643 -1.948652 -1.068173 3.347146 -0.390654 1.301496 1.398356 1.122620 -1.043928 -0.956323 -0.995028 -0.727533 3.778775 -1.283768 -3.278159 -1.111358 0.719065 -0.619565 1.522244 0.967140
wb_dma_rf/reg_wb_rf_dout 1.147408 -0.196791 -0.533376 2.120919 -1.642569 1.469912 -4.844904 3.092133 -1.114830 -1.692985 -0.608204 -0.205729 0.937661 0.112931 -2.767391 1.202119 2.277981 3.171119 0.912046 1.120170
wb_dma/input_dma_req_i -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_de/input_am1 -1.410492 -1.152099 -1.433831 0.728320 1.220583 2.687907 -1.371697 0.059710 2.279015 -1.721377 1.525309 -1.321060 2.071497 -1.265617 -2.797152 1.068645 0.672210 -0.528562 -0.911819 -1.875209
wb_dma_de/input_am0 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_sel/reg_next_start 1.400584 0.319766 0.481573 1.739746 -0.082545 2.461261 -1.648841 -2.056126 0.717931 0.545880 -0.861600 2.119902 -0.369189 -1.677992 -3.307481 0.131153 -0.836289 0.308415 -1.392579 -5.199610
wb_dma_ch_sel/input_ch4_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma/wire_mast0_dout 0.608246 2.134380 1.351916 -2.492057 2.495658 -3.064963 3.609237 2.871406 0.675143 0.583864 3.052321 -3.332457 -1.526473 -0.566210 0.504929 -2.638022 -0.480187 2.224886 2.226813 -2.462887
wb_dma_ch_sel/assign_107_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma/wire_next_ch 0.944536 2.023381 2.051898 0.598208 0.017884 1.176191 2.009920 -1.606752 1.668207 0.977608 0.538822 0.936706 -0.160904 -2.470589 -1.384159 -0.403704 -0.051664 0.269449 -2.330442 -4.378240
wb_dma_rf/wire_ch2_txsz -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_ch_rf/wire_ch_am0 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_rf/wire_ch_am1 -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma/wire_ch6_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/input_csr 2.536340 4.388990 -0.532400 0.390639 4.757837 0.689025 -0.097746 3.760261 0.713034 1.449534 4.241801 2.094057 -2.922980 0.719380 2.294523 -2.386814 0.842225 0.721367 1.673357 -3.112725
wb_dma_de/reg_read 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma/input_wb1_cyc_i -2.220984 -0.761407 -2.777018 -0.211733 -0.573944 2.949512 0.209936 0.830555 0.636551 -1.083733 0.736393 -0.589942 -0.745760 0.955649 0.171338 2.007626 -0.142021 2.122652 2.550985 0.414972
wb_dma_ch_rf/wire_ch_adr0_we -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_ch_sel/assign_140_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_rf/wire_ch3_txsz -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf/input_wb_rf_din 1.661479 -1.498577 -1.937831 3.867480 3.420954 -4.165675 -2.956406 3.341618 0.172601 3.634465 -1.938314 -2.037938 1.879665 1.468571 -1.938690 -1.097795 -4.029655 -2.313130 2.165308 -1.158786
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_pri_enc_sub/reg_pri_out_d1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/always_19/if_1/block_1 -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_ch_rf/always_2 -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_ch_rf/always_1 -2.717230 -0.078186 4.099869 3.878416 0.461166 -0.241955 -1.480647 -0.257400 0.491979 2.170834 0.018389 -2.762125 1.368334 -1.164319 -2.737451 0.890080 -2.321608 0.621067 -0.327424 -1.700958
wb_dma_de/input_mast0_drdy -4.257370 -0.471125 1.250894 0.267478 1.434875 -0.109921 1.427898 -3.284759 -0.216194 3.147573 -1.041638 3.429571 -1.360338 0.572935 2.236197 -0.761813 -3.226447 3.675874 0.651737 -2.470935
wb_dma_ch_rf/always_6 1.535119 -1.138795 -0.796845 -4.440678 3.537108 0.424729 -1.834205 -1.690778 0.996867 -2.537281 2.209035 0.812724 -0.864721 -1.113523 1.655361 -2.353443 -0.809953 -0.040395 -0.989727 -2.885171
wb_dma_ch_rf/always_5 -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_rf/always_4 -3.736399 -1.623881 0.519827 0.248148 0.172960 1.155529 -0.631775 1.731886 0.976630 -0.548141 0.323379 -2.200704 2.310070 2.831362 -1.401577 -0.031697 0.921556 3.416709 4.184167 0.947024
wb_dma_ch_rf/always_9 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_rf/always_8 -3.567695 0.250416 3.981684 1.830681 0.143431 1.587115 -2.082280 0.107841 0.540546 -0.696334 -3.368227 -0.616011 -2.799343 -1.073777 -1.714787 2.126724 0.310939 -0.975705 -0.407538 2.807535
assert_wb_dma_rf/input_wb_rf_dout -0.723643 -1.948652 -1.068173 3.347146 -0.390654 1.301496 1.398356 1.122620 -1.043928 -0.956323 -0.995028 -0.727533 3.778775 -1.283768 -3.278159 -1.111358 0.719065 -0.619565 1.522244 0.967140
wb_dma/wire_wb1_addr_o -0.707376 -0.338379 -3.269744 0.276299 2.704000 0.706578 -0.929741 2.120254 1.349839 -1.097157 3.039372 -1.018353 -0.601413 -1.212502 2.363990 1.820443 -0.053246 -0.421472 2.270348 1.781569
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_sel/assign_154_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.762122 1.932707 0.020822 -0.727004 2.538828 -0.647833 2.536080 1.114709 0.926140 -0.262715 0.701453 1.209940 3.721694 -3.326269 2.277099 -5.289645 1.438263 -2.450876 -1.960628 1.077178
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.887918 -1.466814 -1.268065 3.800477 3.156684 0.457068 0.348457 -0.264994 -4.125030 0.239309 1.439762 1.248984 0.591342 -3.323187 -0.649980 -2.079984 -1.316879 -2.037411 3.013571 0.642301
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
assert_wb_dma_ch_arb/input_advance 1.449184 -1.025149 -0.645488 4.419240 3.499373 0.576149 -0.836587 2.200448 0.746240 0.085731 1.457680 1.860037 -1.669975 -2.831503 1.489968 3.463136 -0.621320 -0.473515 1.395594 -0.071445
wb_dma_wb_slv/reg_slv_dout 2.607390 -1.145745 -1.584221 2.780613 4.733315 -3.659806 -2.205220 2.761463 -1.409527 3.332451 -0.060601 -1.853319 2.421891 0.676857 -0.932733 -3.511442 -3.768327 -1.426735 3.173889 -1.145662
wb_dma_ch_pri_enc/always_2 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/always_4 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_rf/wire_ch0_am0 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_wb_mast/wire_mast_drdy -0.937381 -1.645334 -0.814132 0.288737 2.553031 -0.676725 2.749107 -2.870362 -0.396062 2.818179 1.170223 4.872629 -0.058690 0.744008 4.661647 -0.896505 -3.069164 3.850336 1.610139 -2.749979
wb_dma_wb_if/wire_mast_pt_out -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
wb_dma_ch_sel/assign_95_valid/expr_1 1.417428 0.327226 1.239949 5.331882 2.069613 -0.126258 -1.170733 -1.845240 1.252422 3.932493 -0.114194 4.425756 2.075855 -0.921683 1.552796 0.582846 -2.684482 -1.725503 -3.663105 -3.430851
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.132202 -3.005980 -0.278174 0.464532 1.924691 -2.428793 2.357563 -0.126018 1.065453 -1.171085 0.901512 0.494502 1.495672 -3.208000 4.778968 1.983028 -1.116324 -1.016232 -0.370799 1.701555
wb_dma/constraint_slv0_din -1.490512 -1.314697 2.169821 2.729073 2.101971 0.932658 -1.138498 0.384972 -2.241840 0.672960 -1.139262 -1.348077 -0.083038 -0.705220 -5.272423 -1.633152 -0.836057 0.669568 2.206481 -1.010302
wb_dma_de/always_4/if_1/if_1 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_rf/inst_u26 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/always_23/block_1/case_1/block_10 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_rf/always_1 1.147408 -0.196791 -0.533376 2.120919 -1.642569 1.469912 -4.844904 3.092133 -1.114830 -1.692985 -0.608204 -0.205729 0.937661 0.112931 -2.767391 1.202119 2.277981 3.171119 0.912046 1.120170
wb_dma_ch_sel/always_38 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_ch_sel/always_39 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_sel/always_37 -0.031044 3.611905 5.289918 -1.203743 0.948083 1.679179 -1.682420 -0.979036 3.002579 -1.159296 -1.025679 1.876354 -1.294605 -4.114839 2.552268 -1.995200 0.681860 -0.731879 -3.112314 -1.156937
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.420970 2.839928 -2.436571 0.860152 0.840237 3.081137 -2.382684 3.144497 3.556600 -1.162269 0.715403 4.682681 -2.001311 -0.043218 2.042151 1.997729 2.939633 -0.366443 -1.681186 -1.889492
wb_dma/wire_ch0_adr0 -1.681601 0.456704 1.472306 2.517212 4.642972 -0.945706 -2.020143 2.964898 1.003069 1.751533 3.608685 -2.358724 2.807692 0.108187 0.937112 -2.175089 -1.639761 0.732917 1.758605 -1.395846
wb_dma_de/assign_86_de_ack -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_rf/wire_ch3_adr0 -3.534294 -0.926921 1.746201 -1.473870 1.893380 1.662223 -1.139409 0.890156 0.840973 -3.162403 2.387422 -1.514843 0.921150 -2.460230 1.586033 -0.694111 1.065845 1.840734 0.917637 1.775252
wb_dma_ch_rf/input_dma_busy -3.567695 0.250416 3.981684 1.830681 0.143431 1.587115 -2.082280 0.107841 0.540546 -0.696334 -3.368227 -0.616011 -2.799343 -1.073777 -1.714787 2.126724 0.310939 -0.975705 -0.407538 2.807535
wb_dma_ch_sel/assign_134_req_p0 1.935839 -2.451377 1.618641 1.830411 0.503545 -2.572706 0.858773 -0.561200 0.845157 -0.138503 -0.780844 0.850111 0.354349 -2.948854 4.443335 3.710708 -1.485905 -1.374970 -1.707101 2.203962
wb_dma/wire_wb0m_data_o -3.485593 -1.345072 -2.948153 0.618189 3.631536 2.245787 -3.561470 1.692421 -0.443989 -2.081890 -0.201746 -0.877295 0.004906 -0.672807 0.246145 -0.708056 -0.096974 0.095095 4.363947 3.574561
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_ch_rf/always_6/if_1 1.535119 -1.138795 -0.796845 -4.440678 3.537108 0.424729 -1.834205 -1.690778 0.996867 -2.537281 2.209035 0.812724 -0.864721 -1.113523 1.655361 -2.353443 -0.809953 -0.040395 -0.989727 -2.885171
wb_dma 1.486318 1.405075 -0.178700 -1.019091 -1.040142 -1.109557 -1.016436 -0.750331 -0.075494 1.097578 -0.397649 0.780548 -0.176862 0.699902 0.948916 -0.585927 -0.338312 -1.366458 -2.453102 -0.310540
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.813301 -0.326732 -0.118953 0.488413 -0.743009 1.326578 2.740594 -0.710559 1.690748 -1.117344 -1.374786 2.972726 -2.076638 -1.710442 1.030573 3.114173 1.196682 0.252219 -0.730812 -1.120044
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
assert_wb_dma_rf/input_wb_rf_adr -0.723643 -1.948652 -1.068173 3.347146 -0.390654 1.301496 1.398356 1.122620 -1.043928 -0.956323 -0.995028 -0.727533 3.778775 -1.283768 -3.278159 -1.111358 0.719065 -0.619565 1.522244 0.967140
wb_dma_ch_rf/always_6/if_1/if_1 1.535119 -1.138795 -0.796845 -4.440678 3.537108 0.424729 -1.834205 -1.690778 0.996867 -2.537281 2.209035 0.812724 -0.864721 -1.113523 1.655361 -2.353443 -0.809953 -0.040395 -0.989727 -2.885171
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_arb/wire_gnt 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.607139 -1.768955 -0.536945 0.895364 1.692881 0.933315 -1.713024 -0.320825 -1.075224 0.106857 0.219627 -1.088422 -1.209222 0.543606 -3.442582 0.215110 -1.539446 1.291783 2.549515 -2.201124
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_rf/always_1/stmt_1/expr_1 -2.717230 -0.078186 4.099869 3.878416 0.461166 -0.241955 -1.480647 -0.257400 0.491979 2.170834 0.018389 -2.762125 1.368334 -1.164319 -2.737451 0.890080 -2.321608 0.621067 -0.327424 -1.700958
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_wb_slv/assign_4/expr_1 -2.641879 -2.356087 -1.859352 -0.447730 3.887013 -0.931711 -1.509673 0.963497 -1.583458 -2.471545 0.640400 -0.933295 -1.072442 -0.355053 0.659684 -1.147592 0.301892 0.146415 5.118444 4.144283
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.140919 -0.660806 -1.119262 -0.274356 -0.269773 -0.420384 4.528134 0.115508 2.694309 0.274475 -0.163453 -0.524493 -0.489344 -0.131524 -0.373441 1.818598 -0.481106 2.027082 1.743361 -2.502027
wb_dma_de/always_3/if_1/stmt_1 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_sel/assign_104_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_rf/always_9/stmt_1 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_wb_if/input_mast_adr 0.219135 -2.678371 -3.433097 1.334567 2.618202 -0.962966 -0.631720 1.523891 0.432299 -0.666859 2.111503 -1.518501 0.811721 -0.816177 1.395091 2.296954 -1.226225 -1.511745 1.799840 1.883501
assert_wb_dma_ch_arb/input_req 1.449184 -1.025149 -0.645488 4.419240 3.499373 0.576149 -0.836587 2.200448 0.746240 0.085731 1.457680 1.860037 -1.669975 -2.831503 1.489968 3.463136 -0.621320 -0.473515 1.395594 -0.071445
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_wb_if/input_wbm_data_i 2.607390 -1.145745 -1.584221 2.780613 4.733315 -3.659806 -2.205220 2.761463 -1.409527 3.332451 -0.060601 -1.853319 2.421891 0.676857 -0.932733 -3.511442 -3.768327 -1.426735 3.173889 -1.145662
wb_dma_de/wire_tsz_cnt_is_0_d 1.813301 -0.326732 -0.118953 0.488413 -0.743009 1.326578 2.740594 -0.710559 1.690748 -1.117344 -1.374786 2.972726 -2.076638 -1.710442 1.030573 3.114173 1.196682 0.252219 -0.730812 -1.120044
wb_dma_ch_pri_enc/wire_pri17_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/assign_119_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_inc30r/input_in -2.082378 -3.704199 0.205630 -1.185947 1.975658 1.549982 -0.886637 0.530182 3.142449 -4.086122 2.068563 -2.088286 5.997592 -0.781608 1.081600 -0.567538 1.182992 0.868086 -0.754471 -0.353625
wb_dma_ch_pri_enc/inst_u15 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u14 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u17 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/wire_dma_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_pri_enc/inst_u11 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/input_ch7_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma_ch_pri_enc/inst_u13 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u12 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u19 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u18 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/assign_110_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_rf/inst_u30 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.892359 -2.313356 2.703449 1.372229 0.897252 -0.488628 1.973959 -1.915889 0.582439 0.409905 -0.819911 -1.101016 4.260470 -1.595617 -2.330774 -2.817559 -2.032796 1.476335 0.645737 -3.326193
wb_dma_ch_pri_enc/wire_pri6_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_rf/assign_6_csr_we 1.591794 1.943821 6.276985 1.846466 1.172178 -0.765834 1.875596 1.018999 -2.287076 1.168373 0.191995 -0.067912 -1.133262 -2.057599 -0.405869 -1.482057 1.188249 0.922710 -0.488398 0.098594
wb_dma_de/always_23/block_1/case_1/block_1/if_1 6.032193 1.196860 -0.792856 -0.341999 1.416902 -1.179170 -0.839016 -0.013338 1.258030 0.751534 0.709893 3.774111 -2.475244 -1.944713 1.164649 0.903335 -0.528869 -1.006156 -3.757320 -4.936213
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_ch_sel/assign_96_valid 2.073576 -1.294248 3.559800 3.187804 6.470176 0.004027 1.137761 -1.912334 -1.917132 2.390098 3.229405 1.479329 1.632204 1.440304 -0.306884 -0.565563 -0.018869 -2.402067 -4.186521 -1.542387
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/reg_next_ch 0.944536 2.023381 2.051898 0.598208 0.017884 1.176191 2.009920 -1.606752 1.668207 0.977608 0.538822 0.936706 -0.160904 -2.470589 -1.384159 -0.403704 -0.051664 0.269449 -2.330442 -4.378240
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.679191 0.462448 -0.076724 2.361066 0.115376 -1.882218 3.297402 1.487440 0.907270 2.464671 -1.516252 -0.553789 -2.312517 0.378111 -1.446759 1.944005 -1.472192 0.720104 2.590429 -2.151421
assert_wb_dma_ch_arb 1.449184 -1.025149 -0.645488 4.419240 3.499373 0.576149 -0.836587 2.200448 0.746240 0.085731 1.457680 1.860037 -1.669975 -2.831503 1.489968 3.463136 -0.621320 -0.473515 1.395594 -0.071445
wb_dma/wire_csr 2.074198 5.785212 1.439253 1.549247 1.966307 0.752337 -0.092325 1.907477 0.789206 3.496410 3.806202 0.798589 -4.491821 0.975564 3.059556 2.026063 0.616532 0.051633 -0.052040 -1.690172
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_wb_if/input_mast_din 0.248090 1.069768 -3.769326 -0.006177 1.729983 -0.325894 1.978323 2.789388 2.429075 0.981882 0.914483 -0.525544 -1.717838 1.700976 -0.934443 0.725797 -0.039532 0.660590 2.832204 -2.264215
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_rf/reg_sw_pointer_r 2.439559 1.717921 1.265598 1.878278 -1.423743 -0.171558 4.171496 -1.579717 -0.467197 1.224610 0.565086 -0.347154 1.803203 -4.103935 -2.523533 -1.095372 0.158054 -1.727627 -2.796537 -2.230217
wb_dma_ch_sel/assign_142_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf 1.469816 1.222643 1.540230 1.103153 0.286804 -0.054597 -2.438816 -0.642556 1.374538 0.987312 -0.469647 1.619966 3.125292 -1.015558 1.041740 -1.382536 0.253442 -2.374281 -3.963615 -0.676400
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.975246 0.688994 1.277884 1.276016 -0.662212 3.904947 -2.551394 1.266472 1.661695 -1.637697 0.801799 -0.034558 -0.085011 0.925878 -1.405035 2.323713 2.397796 2.110987 -0.318832 0.242234
wb_dma_de/reg_chunk_cnt 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.420970 2.839928 -2.436571 0.860152 0.840237 3.081137 -2.382684 3.144497 3.556600 -1.162269 0.715403 4.682681 -2.001311 -0.043218 2.042151 1.997729 2.939633 -0.366443 -1.681186 -1.889492
wb_dma_de/always_23/block_1/case_1/block_3/if_1 3.176190 1.466009 -2.949466 0.949073 1.272222 1.904082 -2.054384 3.077060 2.768625 -1.528861 0.839301 4.056940 -2.096389 0.094586 2.092044 3.398357 3.147081 -2.131031 -2.380463 -0.682856
wb_dma/input_wb0m_data_i 2.607390 -1.145745 -1.584221 2.780613 4.733315 -3.659806 -2.205220 2.761463 -1.409527 3.332451 -0.060601 -1.853319 2.421891 0.676857 -0.932733 -3.511442 -3.768327 -1.426735 3.173889 -1.145662
wb_dma_de/always_15/stmt_1 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma/wire_ch7_csr 2.450043 1.380074 0.296829 -0.196206 0.544494 -0.949072 0.832866 -0.700161 2.320391 1.297289 1.513891 1.612906 0.199265 -0.759601 3.282521 1.249709 -0.448721 -0.801780 -3.271750 -2.332714
wb_dma/input_wb0_ack_i 0.392525 0.294320 -0.459963 -2.961770 2.538403 -1.691488 4.880731 -0.537528 0.912815 1.096740 1.403443 0.640821 -0.472956 0.926307 0.627860 -3.389061 -1.231261 2.947124 1.090932 -4.962102
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.915861 -2.087216 -1.617521 2.679638 3.302796 -1.751953 -0.909778 1.101939 -0.260019 0.169026 1.485779 -0.008581 0.577490 -2.900455 1.966632 1.322438 -2.050559 -2.084409 0.797989 1.139459
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.796726 -0.275003 -0.920074 4.957034 3.129076 -0.195216 -0.596907 2.861659 -0.697452 1.399851 0.614760 1.199337 -1.682692 -1.474419 -0.088334 1.588492 -1.119976 -0.425296 3.247515 -0.230476
wb_dma_ch_sel/assign_125_de_start 3.016982 -0.587179 0.238811 2.453014 0.172370 0.851933 -0.985700 -2.252815 -0.126432 0.965877 -1.160237 1.997407 -0.284845 -2.310408 -2.927487 0.734034 -1.550917 -1.223769 -1.925745 -4.379525
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -3.552943 -0.541401 3.288354 0.416915 2.129170 2.136329 -2.118593 0.687548 -0.888980 -2.235850 -1.124411 -1.085247 -1.876015 -1.291062 -1.544626 -0.598013 0.898924 -0.074189 1.526307 2.945566
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma_ch_sel/assign_121_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_inc30r -2.857104 -1.340314 -2.327674 -0.804738 2.267749 2.921068 -1.452474 1.059717 3.262058 -3.091759 3.619653 -0.688540 2.110253 0.155342 2.238129 2.001516 1.797025 -1.124113 -0.905823 1.089168
wb_dma_ch_sel/always_45/case_1 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_sel/assign_117_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.374908 -0.920758 -0.290708 0.739773 0.296748 -1.175037 3.470267 -1.200085 1.984391 1.239020 -0.223620 -1.689821 3.341768 -2.016626 -2.111008 -2.407459 -2.768016 1.198133 1.644310 -4.267887
wb_dma/wire_ch3_adr0 -3.534294 -0.926921 1.746201 -1.473870 1.893380 1.662223 -1.139409 0.890156 0.840973 -3.162403 2.387422 -1.514843 0.921150 -2.460230 1.586033 -0.694111 1.065845 1.840734 0.917637 1.775252
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/always_6/if_1/if_1/cond 0.513477 0.834751 -2.762189 3.234241 -0.221659 -0.425791 -0.165928 1.351742 2.923580 2.461137 -0.926121 -0.003533 -2.856569 -0.494599 -1.615506 4.686767 -2.007516 -0.676486 0.723839 -2.032385
wb_dma/wire_mast1_pt_out -1.256791 -1.968210 -0.580806 0.690648 0.300676 -0.214477 1.789511 0.196915 -1.769465 -0.818333 -0.648035 -0.939011 -1.527476 -0.067032 -1.872831 0.409892 -0.079863 1.088895 4.236423 1.802909
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_sel/always_48 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_sel/always_43 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_ch_sel/always_42 2.074198 5.785212 1.439253 1.549247 1.966307 0.752337 -0.092325 1.907477 0.789206 3.496410 3.806202 0.798589 -4.491821 0.975564 3.059556 2.026063 0.616532 0.051633 -0.052040 -1.690172
wb_dma_ch_sel/always_40 -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_ch_sel/always_47 -1.410492 -1.152099 -1.433831 0.728320 1.220583 2.687907 -1.371697 0.059710 2.279015 -1.721377 1.525309 -1.321060 2.071497 -1.265617 -2.797152 1.068645 0.672210 -0.528562 -0.911819 -1.875209
wb_dma_ch_sel/always_46 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_sel/always_45 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_ch_sel/always_44 -0.673949 -1.219382 2.631379 0.097477 1.640635 -0.971998 -2.025436 1.415990 0.178365 -1.296757 1.537736 -2.298532 4.229527 -2.250125 1.678496 -2.892201 -0.757311 2.437221 1.163481 0.306229
wb_dma_ch_sel/assign_152_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_rf/input_ndnr 1.740201 -1.501840 -1.250590 -0.493218 1.066779 -0.958413 4.115141 0.773571 4.358803 -1.151826 0.463572 1.126197 -0.323003 -1.680059 2.938557 3.468908 0.152615 0.858331 -0.359589 -1.796828
wb_dma_de/always_4/if_1/stmt_1 1.054944 -0.748669 1.643152 3.613286 1.198851 0.210275 1.052462 0.591874 1.810464 0.830067 -0.719880 1.057595 -1.855671 -1.784772 -0.455123 4.089481 -0.738806 0.480945 -0.041033 -2.038340
wb_dma_ch_pri_enc/wire_pri4_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_sel/assign_111_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_wb_slv/assign_2_pt_sel -0.393313 3.038460 -6.817756 -1.205480 0.993672 1.902292 0.692428 0.375149 0.384988 0.388550 0.043797 0.990254 -5.528036 -1.477637 1.280045 0.272121 -1.110118 -0.969408 4.979463 1.810554
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.422514 -0.845276 0.497348 2.312663 0.112584 -0.957459 0.720651 -0.640985 2.789717 0.910215 -0.555704 -0.977935 2.404984 -2.666446 -2.281363 1.326598 -1.647514 -1.519797 -2.661193 -3.458810
wb_dma_ch_sel/assign_144_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_de/input_pointer -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.660550 0.040015 -0.882393 -0.149633 1.099766 -2.026119 4.082861 -0.086809 2.273533 1.224287 1.827352 -1.892532 1.584535 -2.899831 1.026686 -1.421124 -2.922197 1.764015 2.390387 -3.069223
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -0.974875 -1.308939 4.629751 -0.014980 2.238211 -0.824548 2.194069 -1.291660 0.398301 0.347005 0.253013 -2.772015 2.824404 -0.719897 -2.994054 -3.293911 -1.221499 1.486258 0.086688 -3.268869
wb_dma_ch_rf/input_wb_rf_adr -1.707757 -0.241050 0.990129 3.515502 1.749070 2.472331 2.701966 0.351924 0.174039 -0.532725 1.071102 0.609766 -0.326185 3.189280 1.017324 -2.020574 -1.328484 -9.160721 2.385196 -1.670621
wb_dma_ch_sel/input_pointer0 0.012691 -2.512057 0.113655 -1.038477 0.810231 0.841734 3.176419 0.465807 2.912060 -3.145710 -0.153696 0.373712 0.154580 -1.265004 1.177637 2.607833 1.681867 1.295245 0.229822 -0.189390
wb_dma_ch_sel/input_pointer1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_sel/input_pointer3 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma_de/reg_chunk_0 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.796726 -0.275003 -0.920074 4.957034 3.129076 -0.195216 -0.596907 2.861659 -0.697452 1.399851 0.614760 1.199337 -1.682692 -1.474419 -0.088334 1.588492 -1.119976 -0.425296 3.247515 -0.230476
wb_dma_ch_sel/assign_151_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_sel/assign_138_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma/wire_slv0_dout 1.661479 -1.498577 -1.937831 3.867480 3.420954 -4.165675 -2.956406 3.341618 0.172601 3.634465 -1.938314 -2.037938 1.879665 1.468571 -1.938690 -1.097795 -4.029655 -2.313130 2.165308 -1.158786
wb_dma/assign_2_dma_req -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.977674 -1.739970 1.063937 -0.785530 -0.564862 2.683681 2.720395 -1.336778 0.179452 -3.556430 -0.082749 2.066742 1.198332 -2.666785 2.220686 0.193137 2.282523 1.565405 0.599463 1.420950
wb_dma_ch_rf/wire_ch_csr 1.599995 2.118544 1.498082 -0.351026 2.590236 -0.638940 -3.624538 -0.780485 0.885502 0.836676 0.828462 1.687728 -1.886015 -1.927504 3.305664 0.086234 -1.004124 -2.292974 -3.538820 -0.415993
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.539744 -1.384259 -1.817959 1.334219 2.916749 0.543341 -0.776512 2.510669 2.122204 -0.691431 3.447777 -3.721185 4.983513 0.709340 -0.729578 -0.751420 0.192973 -0.091702 1.704732 -0.313322
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_sel/assign_118_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_ch_rf/input_de_adr1_we 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_de/always_8/stmt_1/expr_1 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.022571 1.601679 0.259087 -1.183851 2.872734 -2.707107 1.715657 2.582902 3.346954 -0.249890 -0.288525 -1.301806 3.551539 -3.677579 1.809379 -4.312304 0.195161 -3.182478 -2.495390 1.671981
wb_dma_de/always_2/if_1/stmt_1 -0.673949 -1.219382 2.631379 0.097477 1.640635 -0.971998 -2.025436 1.415990 0.178365 -1.296757 1.537736 -2.298532 4.229527 -2.250125 1.678496 -2.892201 -0.757311 2.437221 1.163481 0.306229
wb_dma_de/assign_65_done/expr_1 1.842640 0.502570 0.418922 1.315909 -0.014077 1.101815 3.263232 -0.691148 0.748398 0.307451 -0.810913 2.227009 -2.980887 -1.839130 -0.626324 2.225339 0.271407 0.816792 0.494814 -2.574085
wb_dma_ch_sel/reg_de_start_r 2.170384 0.088946 1.168513 3.152846 0.260981 0.444191 0.779126 -1.708435 0.978978 1.181987 -0.553762 1.854285 1.276716 -3.430662 -1.368967 0.589125 -1.062819 -1.619785 -2.850071 -3.416970
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_wb_mast/assign_1 2.984180 -0.659001 -6.877134 -0.513086 4.010805 0.744773 3.346892 0.740428 -1.037777 -0.506689 3.810651 -0.278910 -0.516928 0.067093 -0.960571 -0.707552 0.744062 -2.571503 3.309349 -1.647945
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -0.272718 -1.710184 2.391019 -3.153608 1.696602 0.411995 3.119565 0.954512 2.093722 -3.350798 0.375913 -1.480465 -1.744974 0.506205 -0.277118 1.665885 2.568704 2.093438 0.090220 -0.348421
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_rf/wire_pointer_s -3.296582 -1.339037 -0.378877 -0.072891 -0.069164 0.666649 2.491173 0.922240 1.069523 -0.770322 0.133629 -1.463571 2.116008 0.889383 -0.702951 -0.163189 1.037717 2.045021 2.903040 1.153444
wb_dma_ch_sel/reg_ndnr 1.740201 -1.501840 -1.250590 -0.493218 1.066779 -0.958413 4.115141 0.773571 4.358803 -1.151826 0.463572 1.126197 -0.323003 -1.680059 2.938557 3.468908 0.152615 0.858331 -0.359589 -1.796828
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_sel/reg_txsz 2.034404 -1.099485 -0.884448 0.680981 -1.573527 0.608489 3.463896 -1.520897 1.689291 -0.116975 -3.500382 3.244449 -0.815069 -0.107470 -0.699413 1.724214 0.258919 0.412847 0.102357 -2.417841
wb_dma_rf/always_1/case_1/stmt_10 -0.957541 -2.268379 -1.471122 3.361722 0.425074 0.026101 2.302591 1.463523 -0.699949 0.178834 -1.603243 0.265229 2.758029 0.002220 -1.477522 -0.751415 -0.205021 -0.232128 2.909919 1.214176
wb_dma_ch_pri_enc/inst_u28 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u29 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/wire_de_adr1 -0.501576 -2.314100 -1.641517 -0.766146 0.648504 1.095047 0.996049 1.162255 1.610973 -2.869488 -0.225985 -0.119945 -0.015874 0.259915 0.137568 2.130112 1.695151 0.390364 1.122018 1.199334
wb_dma/wire_de_adr0 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_de/always_18/stmt_1/expr_1 -1.560499 -5.217477 -2.551665 0.068259 2.668319 -2.791642 1.581146 -1.044944 1.082565 0.868320 0.294195 -1.569009 1.990842 1.916867 0.563031 1.727734 -3.390606 0.613985 1.457915 -0.444331
wb_dma_ch_arb/always_1/if_1 2.951566 -0.536379 -0.227145 -2.507109 1.598706 -0.567452 2.629796 -0.185149 1.681812 -2.911578 2.289174 0.968107 0.952882 -4.187411 4.632699 -0.076083 1.314313 -1.146966 -1.985114 0.406848
wb_dma_ch_pri_enc/inst_u20 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u21 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u22 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u23 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u24 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u25 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u26 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_pri_enc/inst_u27 -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/wire_dma_busy -3.492045 0.031366 5.961413 0.481358 -0.559541 0.891722 -0.496772 -0.758708 1.658839 -0.983105 -5.359302 -0.394367 -2.626028 -1.379061 -1.811710 0.879496 -0.158978 0.620795 -0.370327 1.257288
wb_dma_ch_sel/reg_ack_o -0.632911 0.059163 1.859565 -1.208529 1.179236 -1.074445 3.233539 -0.858348 2.273412 0.724540 0.259530 -2.940395 1.815135 -1.253938 -2.213826 -2.752686 -1.812763 1.577380 0.950346 -4.024034
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_rf/reg_csr_r 3.421524 0.636694 5.540811 1.150003 2.037031 -0.230428 -0.004541 0.730692 -3.841601 0.909521 1.243308 -0.163626 -1.840817 -1.088402 -1.995589 -1.369835 0.889292 2.153116 0.134292 -2.034658
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.187730 -0.093992 2.101344 4.239552 4.189258 0.165544 -2.347978 1.905869 0.450351 0.679634 2.375842 0.540072 -0.131886 -3.450404 1.346911 0.879952 -1.432955 -0.015643 0.597016 -0.766288
assert_wb_dma_ch_sel -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.751514 1.261287 2.463545 1.522518 0.372451 -0.745937 2.749569 -2.075265 0.686377 1.737012 0.152390 0.855298 0.095803 -3.637155 -1.011860 -0.292313 -1.183917 -1.204726 -3.030617 -3.973037
assert_wb_dma_ch_arb/input_grant0 1.449184 -1.025149 -0.645488 4.419240 3.499373 0.576149 -0.836587 2.200448 0.746240 0.085731 1.457680 1.860037 -1.669975 -2.831503 1.489968 3.463136 -0.621320 -0.473515 1.395594 -0.071445
wb_dma_ch_sel/assign_122_valid 0.689384 -0.042570 3.140316 3.296040 2.221464 -0.365776 -0.221881 0.482046 1.641489 1.162889 0.463229 0.387873 -0.553292 -2.667879 0.269026 1.946301 -1.442899 0.338166 -0.884735 -2.414055
wb_dma_rf/wire_dma_abort 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/assign_67_dma_done_all/expr_1 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
wb_dma_de/always_4/if_1/cond 1.503603 -0.168889 1.709363 3.193107 0.874990 1.990404 1.201855 -0.472167 -0.414244 -0.088644 -0.922572 2.586491 -2.650570 -2.612171 -1.158866 2.326188 0.390880 0.320485 0.479046 -1.632981
wb_dma_de/always_3/if_1/if_1/stmt_1 0.237992 -1.111207 -5.087491 -0.330875 1.321669 2.732413 -0.572391 1.427999 2.969696 -2.826623 1.590099 -0.602869 0.548911 -0.471867 -1.153328 2.749660 1.990220 -1.714867 0.063717 0.010249
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.762122 1.932707 0.020822 -0.727004 2.538828 -0.647833 2.536080 1.114709 0.926140 -0.262715 0.701453 1.209940 3.721694 -3.326269 2.277099 -5.289645 1.438263 -2.450876 -1.960628 1.077178
wb_dma_ch_sel/assign_156_req_p0 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.253077 -0.943597 2.312099 1.835067 2.788386 -0.356237 -0.905109 0.633808 -0.425600 0.043603 1.623344 -1.694371 1.614075 -2.256910 -0.384776 -1.502723 -1.439826 0.664662 1.298910 -0.413583
wb_dma_ch_rf/reg_ch_tot_sz_r 1.373263 -1.343066 -0.110350 0.715555 -1.741321 -1.158078 3.029850 -0.150318 4.469629 0.377254 -3.678761 0.947355 -0.020379 0.445000 -0.657308 3.398739 -0.614362 0.596545 -0.895454 -2.871218
wb_dma_ch_rf/wire_ch_adr0 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_ch_rf/wire_ch_adr1 1.660662 -4.966306 -2.338240 1.894705 0.496841 -0.666431 1.969458 1.270535 0.279288 -2.122506 -2.991449 1.125930 2.919627 0.493272 -0.420018 1.313330 0.654629 -1.333825 1.290123 1.644304
wb_dma_ch_sel/assign_10_pri3 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma/wire_ch0_adr1 0.156402 -3.726380 -1.701468 2.305969 1.582457 -1.072066 -0.086812 0.414825 -0.637831 -0.509745 -0.073563 -1.177907 1.523277 -0.934335 -0.613254 1.703114 -1.463415 -1.186718 1.654928 1.512272
wb_dma_ch_pri_enc/wire_pri24_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma/input_dma_rest_i -2.183193 0.082015 1.384645 -2.433194 2.494777 1.301330 0.949197 0.568146 1.436988 -1.280412 1.648255 -2.875372 -0.819501 0.737713 -1.556451 -1.013001 0.738768 1.955308 1.607584 -1.078805
wb_dma_inc30r/assign_1_out -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_sel/assign_133_req_p0 1.935839 -2.451377 1.618641 1.830411 0.503545 -2.572706 0.858773 -0.561200 0.845157 -0.138503 -0.780844 0.850111 0.354349 -2.948854 4.443335 3.710708 -1.485905 -1.374970 -1.707101 2.203962
wb_dma_ch_rf/always_23 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_inc30r/reg_out_r -0.198949 -1.426320 -4.131257 1.891711 0.306753 3.431273 -2.682309 1.240564 4.316824 -2.124795 0.895012 -1.386066 4.096533 1.715827 -0.622848 3.035980 1.348179 -1.121196 0.474668 0.253176
wb_dma/wire_pointer3 -1.496493 -0.285504 3.708639 -1.926904 1.497854 0.104069 2.920838 0.164802 1.237370 -1.171146 1.202614 -2.137226 -0.794150 -0.393615 -0.420420 -0.214158 0.806296 2.924588 0.761227 -1.378384
wb_dma/wire_pointer0 0.012691 -2.512057 0.113655 -1.038477 0.810231 0.841734 3.176419 0.465807 2.912060 -3.145710 -0.153696 0.373712 0.154580 -1.265004 1.177637 2.607833 1.681867 1.295245 0.229822 -0.189390
wb_dma/wire_pointer1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma/wire_mast0_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_de/always_23/block_1/case_1/block_4 1.420970 2.839928 -2.436571 0.860152 0.840237 3.081137 -2.382684 3.144497 3.556600 -1.162269 0.715403 4.682681 -2.001311 -0.043218 2.042151 1.997729 2.939633 -0.366443 -1.681186 -1.889492
wb_dma_ch_rf/always_27 2.751514 1.261287 2.463545 1.522518 0.372451 -0.745937 2.749569 -2.075265 0.686377 1.737012 0.152390 0.855298 0.095803 -3.637155 -1.011860 -0.292313 -1.183917 -1.204726 -3.030617 -3.973037
wb_dma_ch_sel/assign_144_req_p0/expr_1 2.020617 -1.519487 2.003766 3.679259 2.424678 -1.623021 -0.127003 0.071688 0.541171 1.139077 0.069132 0.523700 0.298170 -3.125194 0.641182 1.889281 -2.176892 -1.085441 -1.003176 -1.358687
wb_dma_ch_rf/wire_ch_am0_we -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma_ch_rf/always_25 -1.494879 -0.830455 -0.999121 1.657009 -0.439273 3.089507 -0.680905 0.709961 0.967626 -2.174457 0.699614 -1.685965 3.260210 -1.682597 -4.077176 0.235616 1.917446 -0.849563 -0.954070 -0.199358
wb_dma/wire_dma_rest -2.183193 0.082015 1.384645 -2.433194 2.494777 1.301330 0.949197 0.568146 1.436988 -1.280412 1.648255 -2.875372 -0.819501 0.737713 -1.556451 -1.013001 0.738768 1.955308 1.607584 -1.078805
wb_dma_wb_mast/input_mast_adr 0.219135 -2.678371 -3.433097 1.334567 2.618202 -0.962966 -0.631720 1.523891 0.432299 -0.666859 2.111503 -1.518501 0.811721 -0.816177 1.395091 2.296954 -1.226225 -1.511745 1.799840 1.883501
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.562766 -1.090057 2.913894 -0.187177 0.225634 0.958125 2.593136 -0.611277 1.827127 -1.611012 1.298497 -0.248838 2.313972 -2.538472 2.640616 0.211529 0.496877 2.853908 0.386959 -0.003244
wb_dma_ch_sel/always_44/case_1 -0.673949 -1.219382 2.631379 0.097477 1.640635 -0.971998 -2.025436 1.415990 0.178365 -1.296757 1.537736 -2.298532 4.229527 -2.250125 1.678496 -2.892201 -0.757311 2.437221 1.163481 0.306229
wb_dma/wire_ch0_am0 -2.468678 0.210399 0.059659 2.481867 3.529745 1.217809 -2.469341 2.568217 1.048128 0.977176 2.242586 -0.200993 -0.980031 1.926019 0.122559 1.337025 -0.322981 0.456893 1.677997 -0.630504
wb_dma/wire_ch0_am1 -1.410492 -1.152099 -1.433831 0.728320 1.220583 2.687907 -1.371697 0.059710 2.279015 -1.721377 1.525309 -1.321060 2.071497 -1.265617 -2.797152 1.068645 0.672210 -0.528562 -0.911819 -1.875209
wb_dma_ch_rf/always_19/if_1 -1.462780 0.080759 0.946771 3.274989 -0.609858 1.091153 -0.685273 0.681092 0.570090 1.300027 -1.284648 -0.445604 -1.134515 0.787053 -2.592491 2.842284 -0.308707 0.532090 0.774445 -0.654528
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.048416 0.269536 3.856546 1.508966 2.738060 0.335070 -3.382954 1.895511 0.982938 -0.062841 2.846857 -1.490210 2.491766 -0.546765 1.857630 -1.164081 -0.345859 1.579302 -0.188506 0.187241
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 2.473058 -2.021200 4.976777 1.721621 5.354443 -1.162122 1.336472 1.394011 -1.890376 0.964936 0.790980 4.496521 -1.756777 5.267329 2.291929 1.194852 2.258635 0.817826 -2.783118 -1.066994
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.725313 -3.661396 -1.974810 -0.994028 3.140487 -1.651939 1.268941 -0.513773 1.796832 0.749511 0.760562 -1.043717 1.395666 2.458817 0.751754 0.105431 -2.788507 2.291124 2.086008 -1.537760
wb_dma_de/always_3/if_1 1.015945 -3.290982 -4.769273 0.055843 1.440329 1.024766 -0.452856 0.449223 1.769335 -2.729827 0.643459 -1.029630 1.618364 -0.847605 -1.543037 2.530143 0.618641 -2.620381 -0.220746 0.411801
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/assign_16_ch_adr1_we 1.071082 -5.049220 -1.869135 0.616727 0.734497 -0.729544 1.374334 -0.048462 0.388484 -2.531764 -1.697659 -0.279162 1.779934 -0.618693 -0.635901 2.279890 0.061367 -1.256731 0.593269 1.556809
wb_dma_wb_if/wire_wbm_data_o -3.485593 -1.345072 -2.948153 0.618189 3.631536 2.245787 -3.561470 1.692421 -0.443989 -2.081890 -0.201746 -0.877295 0.004906 -0.672807 0.246145 -0.708056 -0.096974 0.095095 4.363947 3.574561
wb_dma_ch_pri_enc/wire_pri_out_tmp -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.723210 -1.616674 0.488768 2.682987 2.810123 0.046711 2.418173 1.000104 2.147640 -0.574791 0.896923 1.440411 -1.119979 -3.345835 1.635024 3.414349 -0.418507 0.542643 0.735566 -1.548840
wb_dma_ch_sel/always_48/case_1/stmt_1 2.462318 -0.656558 -0.149278 -2.571105 1.780719 -1.990540 2.351166 1.140117 3.896466 -2.491720 2.464432 -1.426459 1.204238 -3.631658 4.006965 1.450817 0.654973 -1.222579 -2.501653 -0.105715
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_pri_enc/wire_pri18_out -0.110967 -0.578311 1.187865 0.371623 0.353062 2.410052 3.131353 -0.791675 -0.474923 -1.656942 -0.274822 1.318851 -1.437068 -2.032498 -1.140373 0.230048 1.355006 1.818211 1.917086 -1.055660
wb_dma_de/assign_6_adr0_cnt_next -2.975246 0.688994 1.277884 1.276016 -0.662212 3.904947 -2.551394 1.266472 1.661695 -1.637697 0.801799 -0.034558 -0.085011 0.925878 -1.405035 2.323713 2.397796 2.110987 -0.318832 0.242234
wb_dma_ch_rf/reg_ch_err 1.570812 -0.521633 1.944517 1.128057 2.807566 0.886137 1.787556 -0.600371 -0.267672 -1.185187 1.555480 1.876366 -0.145787 -4.453436 1.579158 -0.816503 0.002030 0.377426 0.258712 -1.374988
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.407662 -1.497488 1.577126 0.652731 1.448438 0.626512 3.456220 0.118695 1.813463 -1.247037 0.477418 -0.186540 -0.147105 -2.295114 0.090064 1.433373 0.181662 2.062310 1.418859 -1.623793
wb_dma_wb_slv/input_wb_addr_i 2.860466 2.835327 -1.005889 3.509843 2.241307 0.370562 -3.347242 1.752743 -4.311241 0.995998 1.088081 0.385401 -0.240982 -1.677987 -2.384181 -6.020310 -0.602343 -3.154606 4.685138 0.922978
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.764745 -0.179813 -0.640687 1.121953 0.290356 3.014592 0.967010 -0.043845 -1.663198 -1.167613 -0.037621 1.171944 -1.247772 -0.629255 -1.899366 -0.226495 1.420697 0.944990 2.753352 0.170417
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.160955 0.107435 -0.111163 1.576986 0.240763 -0.937884 2.404868 0.714456 2.855207 1.462283 -0.428414 0.327135 -2.090654 -0.326717 0.152963 3.899924 -0.933313 0.735205 -0.027218 -2.513570
