<stg><name>kernel</name>


<trans_list>

<trans id="812" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
meminst.0:17  %iteration_2_load = load i8* @iteration_2, align 1

]]></Node>
<StgValue><ssdm name="iteration_2_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="8">
<![CDATA[
meminst.0:18  %trunc_ln109 = trunc i8 %iteration_2_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0:19  %tmp = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %iteration_2_load, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.0:20  %top_offset = icmp ne i7 %tmp, 0

]]></Node>
<StgValue><ssdm name="top_offset"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16">
<![CDATA[
meminst.0:21  %col_offset_1_load = load i16* @col_offset_1, align 2

]]></Node>
<StgValue><ssdm name="col_offset_1_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="1">
<![CDATA[
meminst.0:22  %zext_ln111 = zext i1 %trunc_ln109 to i16

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:23  %local_col_index = add i16 %col_offset_1_load, %zext_ln111

]]></Node>
<StgValue><ssdm name="local_col_index"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:25  %zext_ln124_1 = zext i16 %local_col_index to i17

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="16">
<![CDATA[
meminst.0:29  %zext_ln129 = zext i16 %local_col_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:30  %stripes_0_0_addr = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:31  %stripes_0_0_load = load i8* %stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:32  %stripes_0_1_addr = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:33  %stripes_0_1_load = load i8* %stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:34  %stripes_0_2_addr = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:35  %stripes_0_2_load = load i8* %stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:36  %stripes_0_3_addr = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:37  %stripes_0_3_load = load i8* %stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:56  %stripes_1_0_addr = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:57  %stripes_1_0_load = load i8* %stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:58  %stripes_1_1_addr = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:59  %stripes_1_1_load = load i8* %stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:60  %stripes_1_2_addr = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:61  %stripes_1_2_load = load i8* %stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:62  %stripes_1_3_addr = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:63  %stripes_1_3_load = load i8* %stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:81  %stripes_2_0_addr = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:82  %stripes_2_0_load = load i8* %stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:83  %stripes_2_1_addr = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:84  %stripes_2_1_load = load i8* %stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:85  %stripes_2_2_addr = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:86  %stripes_2_2_load = load i8* %stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:87  %stripes_2_3_addr = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:88  %stripes_2_3_load = load i8* %stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:107  %add_ln129 = add i17 1, %zext_ln124_1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="17">
<![CDATA[
meminst.0:108  %zext_ln129_5 = zext i17 %add_ln129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:109  %stripes_0_0_addr_8 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:110  %stripes_0_0_load_1 = load i8* %stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:111  %stripes_0_1_addr_8 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:112  %stripes_0_1_load_1 = load i8* %stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:113  %stripes_0_2_addr_8 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:114  %stripes_0_2_load_1 = load i8* %stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:115  %stripes_0_3_addr_8 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:116  %stripes_0_3_load_1 = load i8* %stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:131  %stripes_1_0_addr_8 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_8"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:132  %stripes_1_0_load_1 = load i8* %stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:133  %stripes_1_1_addr_8 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_8"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:134  %stripes_1_1_load_1 = load i8* %stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:135  %stripes_1_2_addr_8 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_8"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:136  %stripes_1_2_load_1 = load i8* %stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:137  %stripes_1_3_addr_8 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:138  %stripes_1_3_load_1 = load i8* %stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:187  %add_ln129_1 = add i17 2, %zext_ln124_1

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="17">
<![CDATA[
meminst.0:188  %zext_ln129_9 = zext i17 %add_ln129_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129_9"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:238  %stripes_2_0_addr_9 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:239  %stripes_2_0_load_2 = load i8* %stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:240  %stripes_2_1_addr_9 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_9"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:241  %stripes_2_1_load_2 = load i8* %stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:242  %stripes_2_2_addr_9 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:243  %stripes_2_2_load_2 = load i8* %stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:244  %stripes_2_3_addr_9 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:245  %stripes_2_3_load_2 = load i8* %stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0:711  %add_ln151 = add i8 1, %iteration_2_load

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0:712  %icmp_ln152 = icmp eq i8 %add_ln151, 4

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:8  %add_ln160 = add i16 2, %col_offset_1_load

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:9  %icmp_ln161 = icmp eq i16 %add_ln160, 512

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:10  br i1 %icmp_ln161, label %0, label %mergeST1

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %mergeST1

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
meminst.0:24  %row_offset_1_load = load i8* @row_offset_1, align 1

]]></Node>
<StgValue><ssdm name="row_offset_1_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="1">
<![CDATA[
meminst.0:26  %zext_ln124 = zext i1 %top_offset to i2

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="8">
<![CDATA[
meminst.0:27  %trunc_ln124 = trunc i8 %row_offset_1_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst.0:28  %add_ln125 = add i2 %trunc_ln124, %zext_ln124

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:31  %stripes_0_0_load = load i8* %stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:33  %stripes_0_1_load = load i8* %stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:35  %stripes_0_2_load = load i8* %stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:37  %stripes_0_3_load = load i8* %stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:38  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load, i8 %stripes_0_1_load, i8 %stripes_0_2_load, i8 %stripes_0_3_load, i2 %add_ln125)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:57  %stripes_1_0_load = load i8* %stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:59  %stripes_1_1_load = load i8* %stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:61  %stripes_1_2_load = load i8* %stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:63  %stripes_1_3_load = load i8* %stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:64  %tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load, i8 %stripes_1_1_load, i8 %stripes_1_2_load, i8 %stripes_1_3_load, i2 %add_ln125)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:82  %stripes_2_0_load = load i8* %stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:84  %stripes_2_1_load = load i8* %stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:86  %stripes_2_2_load = load i8* %stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:88  %stripes_2_3_load = load i8* %stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:89  %tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load, i8 %stripes_2_1_load, i8 %stripes_2_2_load, i8 %stripes_2_3_load, i2 %add_ln125)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:110  %stripes_0_0_load_1 = load i8* %stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:112  %stripes_0_1_load_1 = load i8* %stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:114  %stripes_0_2_load_1 = load i8* %stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:116  %stripes_0_3_load_1 = load i8* %stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:117  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load_1, i8 %stripes_0_1_load_1, i8 %stripes_0_2_load_1, i8 %stripes_0_3_load_1, i2 %add_ln125)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:132  %stripes_1_0_load_1 = load i8* %stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:134  %stripes_1_1_load_1 = load i8* %stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:136  %stripes_1_2_load_1 = load i8* %stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:138  %stripes_1_3_load_1 = load i8* %stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:139  %tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load_1, i8 %stripes_1_1_load_1, i8 %stripes_1_2_load_1, i8 %stripes_1_3_load_1, i2 %add_ln125)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:161  %stripes_2_0_addr_8 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_8"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:162  %stripes_2_0_load_1 = load i8* %stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:163  %stripes_2_1_addr_8 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_8"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:164  %stripes_2_1_load_1 = load i8* %stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:165  %stripes_2_2_addr_8 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_8"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:166  %stripes_2_2_load_1 = load i8* %stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:167  %stripes_2_3_addr_8 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_8"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:168  %stripes_2_3_load_1 = load i8* %stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:189  %stripes_0_0_addr_9 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_9"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:190  %stripes_0_0_load_2 = load i8* %stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:191  %stripes_0_1_addr_9 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_9"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:192  %stripes_0_1_load_2 = load i8* %stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:193  %stripes_0_2_addr_9 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_9"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:194  %stripes_0_2_load_2 = load i8* %stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:195  %stripes_0_3_addr_9 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_9"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:196  %stripes_0_3_load_2 = load i8* %stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:216  %stripes_1_0_addr_9 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_9"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:217  %stripes_1_0_load_2 = load i8* %stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:218  %stripes_1_1_addr_9 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_9"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:219  %stripes_1_1_load_2 = load i8* %stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:220  %stripes_1_2_addr_9 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_9"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:221  %stripes_1_2_load_2 = load i8* %stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0:222  %stripes_1_3_addr_9 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_9"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:223  %stripes_1_3_load_2 = load i8* %stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:239  %stripes_2_0_load_2 = load i8* %stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:241  %stripes_2_1_load_2 = load i8* %stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:243  %stripes_2_2_load_2 = load i8* %stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:245  %stripes_2_3_load_2 = load i8* %stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:246  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load_2, i8 %stripes_2_1_load_2, i8 %stripes_2_2_load_2, i8 %stripes_2_3_load_2, i2 %add_ln125)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst.0:260  %add_ln125_1 = add i2 1, %add_ln125

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:261  %tmp_s = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load, i8 %stripes_0_1_load, i8 %stripes_0_2_load, i8 %stripes_0_3_load, i2 %add_ln125_1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:275  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load, i8 %stripes_1_1_load, i8 %stripes_1_2_load, i8 %stripes_1_3_load, i2 %add_ln125_1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:288  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load, i8 %stripes_2_1_load, i8 %stripes_2_2_load, i8 %stripes_2_3_load, i2 %add_ln125_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:308  %tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load_1, i8 %stripes_0_1_load_1, i8 %stripes_0_2_load_1, i8 %stripes_0_3_load_1, i2 %add_ln125_1)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:316  %tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load_1, i8 %stripes_1_1_load_1, i8 %stripes_1_2_load_1, i8 %stripes_1_3_load_1, i2 %add_ln125_1)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:381  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load_2, i8 %stripes_2_1_load_2, i8 %stripes_2_2_load_2, i8 %stripes_2_3_load_2, i2 %add_ln125_1)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst.0:391  %xor_ln125 = xor i2 %add_ln125, -2

]]></Node>
<StgValue><ssdm name="xor_ln125"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:392  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load, i8 %stripes_0_1_load, i8 %stripes_0_2_load, i8 %stripes_0_3_load, i2 %xor_ln125)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:421  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load, i8 %stripes_1_1_load, i8 %stripes_1_2_load, i8 %stripes_1_3_load, i2 %xor_ln125)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:440  %tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load, i8 %stripes_2_1_load, i8 %stripes_2_2_load, i8 %stripes_2_3_load, i2 %xor_ln125)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:453  %tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load_1, i8 %stripes_0_1_load_1, i8 %stripes_0_2_load_1, i8 %stripes_0_3_load_1, i2 %xor_ln125)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:465  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load_1, i8 %stripes_1_1_load_1, i8 %stripes_1_2_load_1, i8 %stripes_1_3_load_1, i2 %xor_ln125)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:519  %tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load_2, i8 %stripes_2_1_load_2, i8 %stripes_2_2_load_2, i8 %stripes_2_3_load_2, i2 %xor_ln125)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln164 = add i8 %row_offset_1_load, 2

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln165 = icmp eq i8 %add_ln164, 4

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln165 = select i1 %icmp_ln165, i8 0, i8 %add_ln164

]]></Node>
<StgValue><ssdm name="select_ln165"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %select_ln165, i8* @row_offset_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST1:0  %col_offset_1_new_0 = phi i16 [ 0, %0 ], [ %add_ln160, %.preheader.0 ]

]]></Node>
<StgValue><ssdm name="col_offset_1_new_0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST1:1  store i16 %col_offset_1_new_0, i16* @col_offset_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:65  %zext_ln129_8 = zext i8 %tmp_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_8"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:66  %shl_ln129_4 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_4"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:67  %zext_ln129_10 = zext i11 %shl_ln129_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_10"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:68  %shl_ln129_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_5"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:69  %zext_ln129_11 = zext i9 %shl_ln129_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_11"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:70  %mul_ln129_1 = mul i14 -25, %zext_ln129_8

]]></Node>
<StgValue><ssdm name="mul_ln129_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:71  %shl_ln129_6 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_2, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_6"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:72  %zext_ln129_12 = zext i13 %shl_ln129_6 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_12"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:73  %shl_ln129_7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_2, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_7"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:74  %zext_ln129_13 = zext i10 %shl_ln129_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_13"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="10">
<![CDATA[
meminst.0:75  %zext_ln129_14 = zext i10 %shl_ln129_7 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_14"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:76  %sub_ln129_3 = sub i14 %zext_ln129_12, %zext_ln129_14

]]></Node>
<StgValue><ssdm name="sub_ln129_3"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:77  %shl_ln129_8 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_8"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:78  %zext_ln129_15 = zext i12 %shl_ln129_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_15"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:79  %sub_ln129_4 = sub i13 %zext_ln129_13, %zext_ln129_15

]]></Node>
<StgValue><ssdm name="sub_ln129_4"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:80  %sext_ln129_3 = sext i13 %sub_ln129_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_3"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:90  %zext_ln129_16 = zext i8 %tmp_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_16"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:91  %shl_ln129_9 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_9"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:92  %zext_ln129_17 = zext i11 %shl_ln129_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_17"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:93  %shl_ln129_s = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_s"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:94  %zext_ln129_18 = zext i9 %shl_ln129_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_18"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:95  %zext_ln129_19 = zext i9 %shl_ln129_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_19"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:96  %sub_ln129_5 = sub i12 %zext_ln129_17, %zext_ln129_19

]]></Node>
<StgValue><ssdm name="sub_ln129_5"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:98  %mul_ln129_2 = mul i14 25, %zext_ln129_16

]]></Node>
<StgValue><ssdm name="mul_ln129_2"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:99  %shl_ln129_10 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_3, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_10"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:100  %zext_ln129_20 = zext i12 %shl_ln129_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_20"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:101  %sub_ln129_6 = sub i13 %zext_ln129_18, %zext_ln129_20

]]></Node>
<StgValue><ssdm name="sub_ln129_6"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:102  %sext_ln129_5 = sext i13 %sub_ln129_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_5"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:103  %sub_ln129_7 = sub i12 0, %zext_ln129_17

]]></Node>
<StgValue><ssdm name="sub_ln129_7"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:104  %sext_ln129_6 = sext i12 %sub_ln129_7 to i13

]]></Node>
<StgValue><ssdm name="sext_ln129_6"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:105  %sub_ln129_8 = sub i13 %sext_ln129_6, %zext_ln129_18

]]></Node>
<StgValue><ssdm name="sub_ln129_8"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:140  %zext_ln129_26 = zext i8 %tmp_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_26"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:141  %zext_ln129_27 = zext i8 %tmp_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_27"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:142  %zext_ln129_28 = zext i8 %tmp_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_28"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:143  %shl_ln129_14 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_14"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:144  %zext_ln129_29 = zext i10 %shl_ln129_14 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_29"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:145  %sub_ln129_12 = sub i11 %zext_ln129_29, %zext_ln129_28

]]></Node>
<StgValue><ssdm name="sub_ln129_12"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:146  %sext_ln129_9 = sext i11 %sub_ln129_12 to i12

]]></Node>
<StgValue><ssdm name="sext_ln129_9"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:147  %shl_ln129_15 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_15"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:148  %zext_ln129_30 = zext i11 %shl_ln129_15 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_30"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:149  %sub_ln129_13 = sub i12 %zext_ln129_30, %zext_ln129_27

]]></Node>
<StgValue><ssdm name="sub_ln129_13"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:150  %sext_ln129_10 = sext i12 %sub_ln129_13 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_10"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:151  %sub_ln129_14 = sub i12 0, %zext_ln129_30

]]></Node>
<StgValue><ssdm name="sub_ln129_14"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:152  %sext_ln129_11 = sext i12 %sub_ln129_14 to i13

]]></Node>
<StgValue><ssdm name="sext_ln129_11"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:153  %sub_ln129_15 = sub i13 %sext_ln129_11, %zext_ln129_26

]]></Node>
<StgValue><ssdm name="sub_ln129_15"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:154  %sext_ln129_12 = sext i13 %sub_ln129_15 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_12"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:155  %shl_ln129_16 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_5, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_16"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:156  %zext_ln129_31 = zext i13 %shl_ln129_16 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_31"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:157  %shl_ln129_17 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_17"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:158  %zext_ln129_32 = zext i9 %shl_ln129_17 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_32"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:159  %sub_ln129_16 = sub i14 %zext_ln129_32, %zext_ln129_31

]]></Node>
<StgValue><ssdm name="sub_ln129_16"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:160  %sext_ln129_13 = sext i14 %sub_ln129_16 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_13"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:162  %stripes_2_0_load_1 = load i8* %stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:164  %stripes_2_1_load_1 = load i8* %stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:166  %stripes_2_2_load_1 = load i8* %stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:168  %stripes_2_3_load_1 = load i8* %stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:169  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load_1, i8 %stripes_2_1_load_1, i8 %stripes_2_2_load_1, i8 %stripes_2_3_load_1, i2 %add_ln125)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:190  %stripes_0_0_load_2 = load i8* %stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:192  %stripes_0_1_load_2 = load i8* %stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:194  %stripes_0_2_load_2 = load i8* %stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:196  %stripes_0_3_load_2 = load i8* %stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:197  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load_2, i8 %stripes_0_1_load_2, i8 %stripes_0_2_load_2, i8 %stripes_0_3_load_2, i2 %add_ln125)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:217  %stripes_1_0_load_2 = load i8* %stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:219  %stripes_1_1_load_2 = load i8* %stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:221  %stripes_1_2_load_2 = load i8* %stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="10">
<![CDATA[
meminst.0:223  %stripes_1_3_load_2 = load i8* %stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:224  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load_2, i8 %stripes_1_1_load_2, i8 %stripes_1_2_load_2, i8 %stripes_1_3_load_2, i2 %add_ln125)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:247  %zext_ln129_52 = zext i8 %tmp_9 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_52"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:248  %zext_ln129_53 = zext i8 %tmp_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_53"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:249  %mul_ln129_7 = mul i14 -21, %zext_ln129_52

]]></Node>
<StgValue><ssdm name="mul_ln129_7"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:250  %mul_ln129_8 = mul i14 25, %zext_ln129_52

]]></Node>
<StgValue><ssdm name="mul_ln129_8"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:251  %zext_ln129_54 = zext i14 %mul_ln129_8 to i15

]]></Node>
<StgValue><ssdm name="zext_ln129_54"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:252  %mul_ln129_9 = mul i13 -11, %zext_ln129_53

]]></Node>
<StgValue><ssdm name="mul_ln129_9"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:253  %sext_ln129_22 = sext i13 %mul_ln129_9 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_22"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:262  %zext_ln129_57 = zext i8 %tmp_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_57"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:263  %mul_ln129_10 = mul i13 11, %zext_ln129_57

]]></Node>
<StgValue><ssdm name="mul_ln129_10"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:276  %zext_ln129_62 = zext i8 %tmp_10 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_62"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:278  %mul_ln129_11 = mul i14 26, %zext_ln129_62

]]></Node>
<StgValue><ssdm name="mul_ln129_11"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:279  %shl_ln129_29 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_10, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_29"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:280  %zext_ln129_64 = zext i13 %shl_ln129_29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_64"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:281  %shl_ln129_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_30"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:282  %zext_ln129_65 = zext i9 %shl_ln129_30 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_65"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:283  %sub_ln129_24 = sub i14 %zext_ln129_64, %zext_ln129_65

]]></Node>
<StgValue><ssdm name="sub_ln129_24"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:286  %sub_ln129_25 = sub i14 %zext_ln129_64, %zext_ln129_62

]]></Node>
<StgValue><ssdm name="sub_ln129_25"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:287  %sext_ln129_26 = sext i14 %sub_ln129_25 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_26"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:289  %zext_ln129_67 = zext i8 %tmp_11 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_67"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:291  %shl_ln129_32 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_11, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_32"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:292  %zext_ln129_69 = zext i10 %shl_ln129_32 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_69"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:293  %sub_ln129_26 = sub i11 0, %zext_ln129_69

]]></Node>
<StgValue><ssdm name="sub_ln129_26"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:297  %mul_ln129_12 = mul i14 27, %zext_ln129_67

]]></Node>
<StgValue><ssdm name="mul_ln129_12"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:309  %zext_ln129_72 = zext i8 %tmp_12 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_72"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:310  %mul_ln129_13 = mul i14 29, %zext_ln129_72

]]></Node>
<StgValue><ssdm name="mul_ln129_13"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:317  %zext_ln129_75 = zext i8 %tmp_13 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_75"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:319  %shl_ln129_37 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_13, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_37"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:320  %zext_ln129_77 = zext i12 %shl_ln129_37 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_77"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:321  %shl_ln129_38 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_38"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:322  %zext_ln129_78 = zext i9 %shl_ln129_38 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_78"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:325  %mul_ln129_16 = mul i14 19, %zext_ln129_75

]]></Node>
<StgValue><ssdm name="mul_ln129_16"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:326  %zext_ln129_79 = zext i14 %mul_ln129_16 to i15

]]></Node>
<StgValue><ssdm name="zext_ln129_79"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:327  %add_ln129_4 = add i15 %sext_ln129_13, %sext_ln129_3

]]></Node>
<StgValue><ssdm name="add_ln129_4"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:328  %add_ln129_5 = add i15 %sext_ln129_26, %zext_ln129_79

]]></Node>
<StgValue><ssdm name="add_ln129_5"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:330  %tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load_1, i8 %stripes_2_1_load_1, i8 %stripes_2_2_load_1, i8 %stripes_2_3_load_1, i2 %add_ln125_1)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:346  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load_2, i8 %stripes_0_1_load_2, i8 %stripes_0_2_load_2, i8 %stripes_0_3_load_2, i2 %add_ln125_1)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:348  %shl_ln129_43 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_15, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_43"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:349  %zext_ln129_86 = zext i12 %shl_ln129_43 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_86"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:364  %tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load_2, i8 %stripes_1_1_load_2, i8 %stripes_1_2_load_2, i8 %stripes_1_3_load_2, i2 %add_ln125_1)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:423  %zext_ln129_110 = zext i8 %tmp_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_110"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:425  %mul_ln129_22 = mul i13 -13, %zext_ln129_110

]]></Node>
<StgValue><ssdm name="mul_ln129_22"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:426  %sext_ln129_48 = sext i13 %mul_ln129_22 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_48"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:481  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_2_0_load_1, i8 %stripes_2_1_load_1, i8 %stripes_2_2_load_1, i8 %stripes_2_3_load_1, i2 %xor_ln125)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:491  %tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_0_0_load_2, i8 %stripes_0_1_load_2, i8 %stripes_0_2_load_2, i8 %stripes_0_3_load_2, i2 %xor_ln125)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst.0:501  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %stripes_1_0_load_2, i8 %stripes_1_1_load_2, i8 %stripes_1_2_load_2, i8 %stripes_1_3_load_2, i2 %xor_ln125)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:540  %add_ln141_10 = add i14 %mul_ln129_7, %zext_ln129_77

]]></Node>
<StgValue><ssdm name="add_ln141_10"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:541  %add_ln141_11 = add i12 %zext_ln129_78, %zext_ln129_10

]]></Node>
<StgValue><ssdm name="add_ln141_11"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:542  %zext_ln141 = zext i12 %add_ln141_11 to i14

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:543  %add_ln141_12 = add i14 %zext_ln141, %add_ln141_10

]]></Node>
<StgValue><ssdm name="add_ln141_12"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:545  %add_ln141_13 = add i12 %sext_ln129_9, %zext_ln129_11

]]></Node>
<StgValue><ssdm name="add_ln141_13"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:554  %add_ln141_18 = add i14 %mul_ln129_11, %sext_ln129_48

]]></Node>
<StgValue><ssdm name="add_ln141_18"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:567  %add_ln141_25 = add i13 %mul_ln129_10, %zext_ln129_86

]]></Node>
<StgValue><ssdm name="add_ln141_25"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:592  %add_ln141_38 = add i14 %mul_ln129_2, %mul_ln129_12

]]></Node>
<StgValue><ssdm name="add_ln141_38"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:595  %add_ln141_40 = add i15 %zext_ln129_54, %sext_ln129_10

]]></Node>
<StgValue><ssdm name="add_ln141_40"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:597  %add_ln141_41 = add i14 %mul_ln129_1, %sub_ln129_24

]]></Node>
<StgValue><ssdm name="add_ln141_41"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:632  %add_ln141_60 = add i14 %sext_ln129_5, %sext_ln129_22

]]></Node>
<StgValue><ssdm name="add_ln141_60"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:639  %add_ln141_64 = add i14 %sext_ln129_12, %sub_ln129_3

]]></Node>
<StgValue><ssdm name="add_ln141_64"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:39  %zext_ln129_1 = zext i8 %tmp_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:40  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:41  %zext_ln129_2 = zext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:42  %shl_ln129_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_1"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:43  %zext_ln129_3 = zext i9 %shl_ln129_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_3"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:44  %zext_ln129_4 = zext i9 %shl_ln129_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_4"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:45  %sub_ln129 = sub i12 %zext_ln129_2, %zext_ln129_4

]]></Node>
<StgValue><ssdm name="sub_ln129"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:46  %sext_ln129 = sext i12 %sub_ln129 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:47  %mul_ln129 = mul i14 19, %zext_ln129_1

]]></Node>
<StgValue><ssdm name="mul_ln129"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:48  %shl_ln129_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_2"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:49  %zext_ln129_6 = zext i10 %shl_ln129_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_6"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:50  %shl_ln129_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_3"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:51  %zext_ln129_7 = zext i12 %shl_ln129_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_7"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:52  %sub_ln129_1 = sub i13 0, %zext_ln129_7

]]></Node>
<StgValue><ssdm name="sub_ln129_1"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:53  %sext_ln129_1 = sext i13 %sub_ln129_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_1"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:54  %sub_ln129_2 = sub i14 %sext_ln129_1, %zext_ln129_3

]]></Node>
<StgValue><ssdm name="sub_ln129_2"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:55  %sext_ln129_2 = sext i14 %sub_ln129_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_2"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:97  %sext_ln129_4 = sext i12 %sub_ln129_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_4"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:118  %zext_ln129_21 = zext i8 %tmp_4 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_21"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:119  %zext_ln129_22 = zext i8 %tmp_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_22"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:120  %mul_ln129_3 = mul i14 -22, %zext_ln129_21

]]></Node>
<StgValue><ssdm name="mul_ln129_3"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:121  %shl_ln129_11 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_11"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:122  %zext_ln129_23 = zext i11 %shl_ln129_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_23"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:123  %sub_ln129_9 = sub i12 0, %zext_ln129_23

]]></Node>
<StgValue><ssdm name="sub_ln129_9"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:124  %sext_ln129_8 = sext i12 %sub_ln129_9 to i13

]]></Node>
<StgValue><ssdm name="sext_ln129_8"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:125  %sub_ln129_10 = sub i13 %sext_ln129_8, %zext_ln129_22

]]></Node>
<StgValue><ssdm name="sub_ln129_10"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:126  %sub_ln129_11 = sub i13 %sub_ln129_10, %zext_ln129_6

]]></Node>
<StgValue><ssdm name="sub_ln129_11"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:127  %shl_ln129_12 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_12"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:128  %zext_ln129_24 = zext i12 %shl_ln129_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_24"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:129  %shl_ln129_13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_13"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:130  %zext_ln129_25 = zext i10 %shl_ln129_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_25"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:170  %zext_ln129_33 = zext i8 %tmp_6 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_33"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:171  %zext_ln129_34 = zext i8 %tmp_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_34"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:172  %mul_ln129_4 = mul i13 -11, %zext_ln129_34

]]></Node>
<StgValue><ssdm name="mul_ln129_4"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:173  %shl_ln129_18 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_6, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_18"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:174  %zext_ln129_35 = zext i12 %shl_ln129_18 to i15

]]></Node>
<StgValue><ssdm name="zext_ln129_35"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:175  %shl_ln129_19 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_6, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_19"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="10">
<![CDATA[
meminst.0:176  %zext_ln129_36 = zext i10 %shl_ln129_19 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_36"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:177  %tmp_27 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_6, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:178  %zext_ln129_37 = zext i13 %tmp_27 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_37"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:179  %sub_ln129_51 = sub i14 %zext_ln129_33, %zext_ln129_37

]]></Node>
<StgValue><ssdm name="sub_ln129_51"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:180  %sext_ln129_14 = sext i14 %sub_ln129_51 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_14"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:181  %shl_ln129_20 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_6, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_20"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:182  %zext_ln129_38 = zext i11 %shl_ln129_20 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_38"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:183  %sub_ln129_17 = sub i12 0, %zext_ln129_38

]]></Node>
<StgValue><ssdm name="sub_ln129_17"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:184  %sext_ln129_15 = sext i12 %sub_ln129_17 to i13

]]></Node>
<StgValue><ssdm name="sext_ln129_15"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:185  %sub_ln129_18 = sub i13 %sext_ln129_15, %zext_ln129_34

]]></Node>
<StgValue><ssdm name="sub_ln129_18"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:198  %zext_ln129_39 = zext i8 %tmp_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln129_39"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:199  %zext_ln129_40 = zext i8 %tmp_7 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_40"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:200  %zext_ln129_41 = zext i8 %tmp_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_41"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:201  %zext_ln129_42 = zext i8 %tmp_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_42"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:202  %mul_ln129_5 = mul i13 11, %zext_ln129_42

]]></Node>
<StgValue><ssdm name="mul_ln129_5"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:203  %zext_ln129_43 = zext i13 %mul_ln129_5 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_43"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:204  %tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_7, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:205  %zext_ln129_44 = zext i10 %tmp_28 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_44"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:206  %sub_ln129_52 = sub i11 %zext_ln129_41, %zext_ln129_44

]]></Node>
<StgValue><ssdm name="sub_ln129_52"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="11">
<![CDATA[
meminst.0:207  %sext_ln129_17 = sext i11 %sub_ln129_52 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_17"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:208  %add_ln129_2 = add i14 %mul_ln129, %sext_ln129_17

]]></Node>
<StgValue><ssdm name="add_ln129_2"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:209  %add_ln129_3 = add i14 %add_ln129_2, %mul_ln129_3

]]></Node>
<StgValue><ssdm name="add_ln129_3"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:210  %sext_ln129_18 = sext i14 %add_ln129_3 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_18"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="10">
<![CDATA[
meminst.0:211  %zext_ln129_45 = zext i10 %tmp_28 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_45"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:212  %tmp_29 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_7, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:213  %zext_ln129_46 = zext i13 %tmp_29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_46"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:214  %sub_ln129_53 = sub i14 %zext_ln129_40, %zext_ln129_46

]]></Node>
<StgValue><ssdm name="sub_ln129_53"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:215  %sext_ln129_19 = sext i14 %sub_ln129_53 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_19"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:225  %zext_ln129_47 = zext i8 %tmp_8 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_47"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:226  %shl_ln129_21 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_8, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_21"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:227  %zext_ln129_48 = zext i13 %shl_ln129_21 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_48"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:228  %sub_ln129_19 = sub i14 %zext_ln129_48, %zext_ln129_47

]]></Node>
<StgValue><ssdm name="sub_ln129_19"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:229  %sext_ln129_20 = sext i14 %sub_ln129_19 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_20"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:230  %mul_ln129_6 = mul i14 27, %zext_ln129_47

]]></Node>
<StgValue><ssdm name="mul_ln129_6"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:231  %zext_ln129_49 = zext i14 %mul_ln129_6 to i15

]]></Node>
<StgValue><ssdm name="zext_ln129_49"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:254  %shl_ln129_24 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_9, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_24"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:255  %zext_ln129_55 = zext i13 %shl_ln129_24 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_55"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:256  %shl_ln129_25 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_9, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_25"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="14" op_0_bw="10">
<![CDATA[
meminst.0:257  %zext_ln129_56 = zext i10 %shl_ln129_25 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_56"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:258  %sub_ln129_21 = sub i14 %zext_ln129_55, %zext_ln129_56

]]></Node>
<StgValue><ssdm name="sub_ln129_21"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:259  %sext_ln129_23 = sext i14 %sub_ln129_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln129_23"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:264  %shl_ln129_26 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_26"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:265  %zext_ln129_58 = zext i11 %shl_ln129_26 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_58"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="11">
<![CDATA[
meminst.0:266  %zext_ln129_59 = zext i11 %shl_ln129_26 to i15

]]></Node>
<StgValue><ssdm name="zext_ln129_59"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:267  %sub_ln129_22 = sub i15 %sext_ln129_18, %zext_ln129_59

]]></Node>
<StgValue><ssdm name="sub_ln129_22"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:269  %shl_ln129_27 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_s, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_27"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:270  %zext_ln129_60 = zext i12 %shl_ln129_27 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_60"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:271  %shl_ln129_28 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_s, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_28"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:272  %zext_ln129_61 = zext i9 %shl_ln129_28 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_61"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:273  %sub_ln129_23 = sub i12 %zext_ln129_61, %zext_ln129_58

]]></Node>
<StgValue><ssdm name="sub_ln129_23"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:274  %sext_ln129_25 = sext i12 %sub_ln129_23 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_25"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:277  %zext_ln129_63 = zext i8 %tmp_10 to i9

]]></Node>
<StgValue><ssdm name="zext_ln129_63"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:284  %shl_ln129_31 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_31"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:285  %zext_ln129_66 = zext i11 %shl_ln129_31 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_66"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:290  %zext_ln129_68 = zext i8 %tmp_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_68"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:294  %sext_ln129_27 = sext i11 %sub_ln129_26 to i12

]]></Node>
<StgValue><ssdm name="sext_ln129_27"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:295  %sub_ln129_27 = sub i12 %sext_ln129_27, %zext_ln129_68

]]></Node>
<StgValue><ssdm name="sub_ln129_27"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:296  %sext_ln129_28 = sext i12 %sub_ln129_27 to i13

]]></Node>
<StgValue><ssdm name="sext_ln129_28"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:298  %shl_ln129_33 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_11, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_33"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:299  %zext_ln129_70 = zext i12 %shl_ln129_33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_70"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:300  %sub_ln129_28 = sub i13 0, %zext_ln129_70

]]></Node>
<StgValue><ssdm name="sub_ln129_28"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:301  %sext_ln129_29 = sext i13 %sub_ln129_28 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_29"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:302  %sub_ln129_29 = sub i14 %sext_ln129_29, %zext_ln129_67

]]></Node>
<StgValue><ssdm name="sub_ln129_29"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:303  %sext_ln129_30 = sext i14 %sub_ln129_29 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_30"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:304  %shl_ln129_34 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_11, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_34"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:305  %zext_ln129_71 = zext i9 %shl_ln129_34 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_71"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:306  %sub_ln129_30 = sub i14 %sext_ln129_29, %zext_ln129_71

]]></Node>
<StgValue><ssdm name="sub_ln129_30"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:307  %sext_ln129_31 = sext i14 %sub_ln129_30 to i16

]]></Node>
<StgValue><ssdm name="sext_ln129_31"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:318  %zext_ln129_76 = zext i8 %tmp_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_76"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:323  %mul_ln129_14 = mul i13 11, %zext_ln129_76

]]></Node>
<StgValue><ssdm name="mul_ln129_14"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:329  %add_ln129_6 = add i15 %add_ln129_5, %add_ln129_4

]]></Node>
<StgValue><ssdm name="add_ln129_6"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:331  %zext_ln129_80 = zext i8 %tmp_14 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_80"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:332  %shl_ln129_39 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_14, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_39"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:333  %zext_ln129_81 = zext i13 %shl_ln129_39 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_81"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:334  %sub_ln129_32 = sub i14 %zext_ln129_81, %zext_ln129_80

]]></Node>
<StgValue><ssdm name="sub_ln129_32"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:335  %sext_ln129_32 = sext i14 %sub_ln129_32 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_32"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:336  %shl_ln129_40 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_14, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_40"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="11">
<![CDATA[
meminst.0:337  %zext_ln129_82 = zext i11 %shl_ln129_40 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_82"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:338  %sub_ln129_33 = sub i14 %zext_ln129_81, %zext_ln129_82

]]></Node>
<StgValue><ssdm name="sub_ln129_33"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:339  %sext_ln129_33 = sext i14 %sub_ln129_33 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_33"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:340  %shl_ln129_41 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_14, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_41"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:341  %zext_ln129_83 = zext i9 %shl_ln129_41 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_83"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:342  %sub_ln129_34 = sub i14 %zext_ln129_83, %zext_ln129_81

]]></Node>
<StgValue><ssdm name="sub_ln129_34"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:343  %sext_ln129_34 = sext i14 %sub_ln129_34 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_34"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:347  %zext_ln129_85 = zext i8 %tmp_15 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_85"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:350  %shl_ln129_44 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_15, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_44"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:351  %zext_ln129_87 = zext i9 %shl_ln129_44 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_87"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:352  %mul_ln129_17 = mul i14 -26, %zext_ln129_85

]]></Node>
<StgValue><ssdm name="mul_ln129_17"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:353  %sext_ln129_35 = sext i14 %mul_ln129_17 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_35"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:354  %shl_ln129_45 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_15, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_45"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:355  %zext_ln129_88 = zext i10 %shl_ln129_45 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_88"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:356  %sub_ln129_35 = sub i13 %zext_ln129_88, %zext_ln129_86

]]></Node>
<StgValue><ssdm name="sub_ln129_35"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:357  %sext_ln129_36 = sext i13 %sub_ln129_35 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_36"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:358  %shl_ln129_46 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_15, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_46"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:359  %zext_ln129_89 = zext i13 %shl_ln129_46 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_89"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:360  %shl_ln129_47 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_15, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_47"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="11">
<![CDATA[
meminst.0:361  %zext_ln129_90 = zext i11 %shl_ln129_47 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_90"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:362  %sub_ln129_36 = sub i14 %zext_ln129_90, %zext_ln129_89

]]></Node>
<StgValue><ssdm name="sub_ln129_36"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:363  %sext_ln129_37 = sext i14 %sub_ln129_36 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_37"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:366  %zext_ln129_92 = zext i8 %tmp_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_92"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:367  %shl_ln129_48 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_16, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_48"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="11">
<![CDATA[
meminst.0:368  %zext_ln129_93 = zext i11 %shl_ln129_48 to i15

]]></Node>
<StgValue><ssdm name="zext_ln129_93"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:369  %zext_ln129_94 = zext i11 %shl_ln129_48 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_94"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:370  %shl_ln129_49 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_16, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_49"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:371  %zext_ln129_95 = zext i9 %shl_ln129_49 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_95"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:372  %sub_ln129_37 = sub i12 %zext_ln129_94, %zext_ln129_95

]]></Node>
<StgValue><ssdm name="sub_ln129_37"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:373  %sext_ln129_38 = sext i12 %sub_ln129_37 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_38"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:374  %tmp_30 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_16, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:375  %zext_ln129_96 = zext i12 %tmp_30 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_96"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:376  %sub_ln129_54 = sub i13 %zext_ln129_92, %zext_ln129_96

]]></Node>
<StgValue><ssdm name="sub_ln129_54"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:379  %sub_ln129_38 = sub i15 %add_ln129_6, %zext_ln129_93

]]></Node>
<StgValue><ssdm name="sub_ln129_38"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:380  %sext_ln129_40 = sext i15 %sub_ln129_38 to i16

]]></Node>
<StgValue><ssdm name="sext_ln129_40"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:382  %zext_ln129_97 = zext i8 %tmp_17 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_97"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:383  %zext_ln129_98 = zext i8 %tmp_17 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_98"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:385  %mul_ln129_20 = mul i14 -19, %zext_ln129_97

]]></Node>
<StgValue><ssdm name="mul_ln129_20"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:386  %sext_ln129_41 = sext i14 %mul_ln129_20 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_41"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:393  %zext_ln129_101 = zext i8 %tmp_18 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_101"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:394  %zext_ln129_102 = zext i8 %tmp_18 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_102"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:395  %shl_ln129_51 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_18, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_51"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:396  %zext_ln129_103 = zext i13 %shl_ln129_51 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_103"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:397  %shl_ln129_52 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_18, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_52"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="14" op_0_bw="11">
<![CDATA[
meminst.0:398  %zext_ln129_104 = zext i11 %shl_ln129_52 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_104"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:399  %sub_ln129_39 = sub i14 %zext_ln129_104, %zext_ln129_103

]]></Node>
<StgValue><ssdm name="sub_ln129_39"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:400  %zext_ln129_105 = zext i11 %shl_ln129_52 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_105"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:401  %sub_ln129_55 = sub i12 %zext_ln129_102, %zext_ln129_105

]]></Node>
<StgValue><ssdm name="sub_ln129_55"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:402  %sext_ln129_42 = sext i12 %sub_ln129_55 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_42"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:407  %sub_ln129_56 = sub i14 %zext_ln129_101, %zext_ln129_103

]]></Node>
<StgValue><ssdm name="sub_ln129_56"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:408  %sext_ln129_43 = sext i14 %sub_ln129_56 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_43"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:409  %add_ln129_7 = add i13 %zext_ln129_25, %zext_ln129_24

]]></Node>
<StgValue><ssdm name="add_ln129_7"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:410  %zext_ln129_108 = zext i13 %add_ln129_7 to i15

]]></Node>
<StgValue><ssdm name="zext_ln129_108"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:411  %add_ln129_8 = add i15 %sext_ln129_2, %sext_ln129_19

]]></Node>
<StgValue><ssdm name="add_ln129_8"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:412  %add_ln129_9 = add i15 %add_ln129_8, %zext_ln129_108

]]></Node>
<StgValue><ssdm name="add_ln129_9"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:414  %add_ln129_10 = add i14 %sext_ln129_25, %mul_ln129_13

]]></Node>
<StgValue><ssdm name="add_ln129_10"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:416  %add_ln129_11 = add i15 %sext_ln129_37, %sext_ln129_43

]]></Node>
<StgValue><ssdm name="add_ln129_11"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:424  %zext_ln129_111 = zext i8 %tmp_19 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_111"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:427  %shl_ln129_55 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_19, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_55"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:428  %zext_ln129_112 = zext i10 %shl_ln129_55 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_112"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:429  %sub_ln129_40 = sub i11 0, %zext_ln129_112

]]></Node>
<StgValue><ssdm name="sub_ln129_40"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:430  %sext_ln129_49 = sext i11 %sub_ln129_40 to i12

]]></Node>
<StgValue><ssdm name="sext_ln129_49"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:431  %sub_ln129_41 = sub i12 %sext_ln129_49, %zext_ln129_111

]]></Node>
<StgValue><ssdm name="sub_ln129_41"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:432  %sext_ln129_50 = sext i12 %sub_ln129_41 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_50"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:442  %zext_ln129_116 = zext i8 %tmp_20 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_116"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:444  %mul_ln129_25 = mul i13 11, %zext_ln129_116

]]></Node>
<StgValue><ssdm name="mul_ln129_25"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:445  %zext_ln129_117 = zext i13 %mul_ln129_25 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_117"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:446  %shl_ln129_58 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_20, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_58"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:447  %zext_ln129_118 = zext i13 %shl_ln129_58 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_118"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:448  %shl_ln129_59 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_20, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_59"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="10">
<![CDATA[
meminst.0:449  %zext_ln129_119 = zext i10 %shl_ln129_59 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_119"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:450  %sub_ln129_43 = sub i14 %zext_ln129_118, %zext_ln129_119

]]></Node>
<StgValue><ssdm name="sub_ln129_43"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:451  %sext_ln129_52 = sext i14 %sub_ln129_43 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_52"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:455  %shl_ln129_60 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_21, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_60"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:457  %zext_ln129_122 = zext i12 %shl_ln129_60 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_122"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:458  %shl_ln129_61 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_21, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_61"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:460  %zext_ln129_124 = zext i9 %shl_ln129_61 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_124"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:461  %sub_ln129_44 = sub i13 %zext_ln129_122, %zext_ln129_124

]]></Node>
<StgValue><ssdm name="sub_ln129_44"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:462  %sext_ln129_53 = sext i13 %sub_ln129_44 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_53"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:469  %zext_ln129_128 = zext i8 %tmp_22 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_128"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:470  %shl_ln129_62 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_22, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_62"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:471  %zext_ln129_129 = zext i10 %shl_ln129_62 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_129"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:472  %sub_ln129_46 = sub i11 %zext_ln129_129, %zext_ln129_128

]]></Node>
<StgValue><ssdm name="sub_ln129_46"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="15" op_0_bw="11">
<![CDATA[
meminst.0:473  %sext_ln129_54 = sext i11 %sub_ln129_46 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_54"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:492  %zext_ln129_135 = zext i8 %tmp_24 to i9

]]></Node>
<StgValue><ssdm name="zext_ln129_135"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:493  %zext_ln129_136 = zext i8 %tmp_24 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_136"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:494  %shl_ln129_65 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_24, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_65"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="11">
<![CDATA[
meminst.0:495  %zext_ln129_137 = zext i11 %shl_ln129_65 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_137"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:497  %mul_ln129_33 = mul i14 21, %zext_ln129_136

]]></Node>
<StgValue><ssdm name="mul_ln129_33"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:502  %zext_ln129_139 = zext i8 %tmp_25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_139"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:503  %zext_ln129_140 = zext i8 %tmp_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_140"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:504  %shl_ln129_67 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_25, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_67"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:505  %zext_ln129_141 = zext i13 %shl_ln129_67 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_141"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:506  %shl_ln129_68 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_25, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_68"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:507  %zext_ln129_142 = zext i9 %shl_ln129_68 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_142"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:508  %sub_ln129_49 = sub i14 %zext_ln129_141, %zext_ln129_142

]]></Node>
<StgValue><ssdm name="sub_ln129_49"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:509  %sext_ln129_57 = sext i14 %sub_ln129_49 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_57"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:510  %tmp_32 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_25, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:511  %zext_ln129_143 = zext i12 %tmp_32 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_143"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:512  %sub_ln129_58 = sub i13 %zext_ln129_140, %zext_ln129_143

]]></Node>
<StgValue><ssdm name="sub_ln129_58"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:513  %sext_ln129_58 = sext i13 %sub_ln129_58 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_58"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:514  %tmp_33 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_25, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:515  %zext_ln129_144 = zext i11 %tmp_33 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_144"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:516  %sub_ln129_59 = sub i12 %zext_ln129_139, %zext_ln129_144

]]></Node>
<StgValue><ssdm name="sub_ln129_59"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="8">
<![CDATA[
meminst.0:520  %zext_ln129_146 = zext i8 %tmp_26 to i9

]]></Node>
<StgValue><ssdm name="zext_ln129_146"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:521  %zext_ln129_147 = zext i8 %tmp_26 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_147"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:523  %mul_ln129_35 = mul i14 -23, %zext_ln129_147

]]></Node>
<StgValue><ssdm name="mul_ln129_35"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:533  %add_ln141_4 = add i15 %sext_ln129_32, %sext_ln129_4

]]></Node>
<StgValue><ssdm name="add_ln141_4"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:534  %add_ln141_6 = add i13 %mul_ln129_4, %sext_ln129_28

]]></Node>
<StgValue><ssdm name="add_ln141_6"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:535  %sext_ln141_2 = sext i13 %add_ln141_6 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_2"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:536  %add_ln141_8 = add i15 %sext_ln141_2, %add_ln141_4

]]></Node>
<StgValue><ssdm name="add_ln141_8"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:544  %sext_ln141_5 = sext i14 %add_ln141_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_5"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:546  %sext_ln141_6 = sext i12 %add_ln141_13 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_6"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:547  %add_ln141_14 = add i15 %sext_ln129_20, %sext_ln129_38

]]></Node>
<StgValue><ssdm name="add_ln141_14"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:548  %add_ln141_15 = add i15 %add_ln141_14, %sext_ln141_6

]]></Node>
<StgValue><ssdm name="add_ln141_15"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:549  %sext_ln141_7 = sext i15 %add_ln141_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_7"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:550  %add_ln141_16 = add i16 %sext_ln141_7, %sext_ln141_5

]]></Node>
<StgValue><ssdm name="add_ln141_16"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:555  %sext_ln141_10 = sext i14 %add_ln141_18 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_10"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:556  %add_ln141_19 = add i15 %sext_ln129_57, %sext_ln129_54

]]></Node>
<StgValue><ssdm name="add_ln141_19"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:557  %add_ln141_20 = add i15 %add_ln141_19, %sext_ln141_10

]]></Node>
<StgValue><ssdm name="add_ln141_20"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:559  %add_ln141_21 = add i14 %mul_ln129_3, %sext_ln129

]]></Node>
<StgValue><ssdm name="add_ln141_21"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:560  %sext_ln141_12 = sext i14 %add_ln141_21 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_12"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:561  %add_ln141_22 = add i14 %zext_ln129_43, %mul_ln129_13

]]></Node>
<StgValue><ssdm name="add_ln141_22"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:562  %zext_ln141_1 = zext i14 %add_ln141_22 to i15

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:563  %add_ln141_23 = add i15 %zext_ln141_1, %sext_ln141_12

]]></Node>
<StgValue><ssdm name="add_ln141_23"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:569  %add_ln141_26 = add i14 %sub_ln129_39, %zext_ln129_87

]]></Node>
<StgValue><ssdm name="add_ln141_26"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:572  %add_ln141_28 = add i14 %sext_ln129_53, %zext_ln129_137

]]></Node>
<StgValue><ssdm name="add_ln141_28"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0:573  %add_ln141_29 = add i9 %zext_ln129_146, %zext_ln129_135

]]></Node>
<StgValue><ssdm name="add_ln141_29"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:574  %zext_ln141_3 = zext i9 %add_ln141_29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln141_3"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:575  %add_ln141_30 = add i14 %zext_ln141_3, %add_ln141_28

]]></Node>
<StgValue><ssdm name="add_ln141_30"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:583  %add_ln141_33 = add i14 %mul_ln129_35, %zext_ln129_117

]]></Node>
<StgValue><ssdm name="add_ln141_33"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:587  %add_ln141_35 = add i15 %sext_ln129_33, %zext_ln129_35

]]></Node>
<StgValue><ssdm name="add_ln141_35"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:588  %add_ln141_36 = add i15 %add_ln141_35, %sext_ln129_41

]]></Node>
<StgValue><ssdm name="add_ln141_36"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:593  %add_ln141_39 = add i14 %add_ln141_38, %zext_ln129_36

]]></Node>
<StgValue><ssdm name="add_ln141_39"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:594  %zext_ln141_4 = zext i14 %add_ln141_39 to i16

]]></Node>
<StgValue><ssdm name="zext_ln141_4"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:596  %sext_ln141_24 = sext i15 %add_ln141_40 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_24"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:598  %sext_ln141_25 = sext i14 %add_ln141_41 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_25"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:599  %add_ln141_42 = add i16 %sext_ln141_25, %sext_ln141_24

]]></Node>
<StgValue><ssdm name="add_ln141_42"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:600  %add_ln141_43 = add i16 %add_ln141_42, %zext_ln141_4

]]></Node>
<StgValue><ssdm name="add_ln141_43"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:604  %add_ln141_45 = add i13 %sub_ln129_54, %mul_ln129_14

]]></Node>
<StgValue><ssdm name="add_ln141_45"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:605  %sext_ln141_28 = sext i13 %add_ln141_45 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_28"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:606  %add_ln141_46 = add i15 %sext_ln141_28, %zext_ln129_49

]]></Node>
<StgValue><ssdm name="add_ln141_46"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:608  %add_ln141_47 = add i14 %sext_ln129_50, %mul_ln129_13

]]></Node>
<StgValue><ssdm name="add_ln141_47"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:609  %add_ln141_48 = add i14 %add_ln141_47, %sext_ln129_58

]]></Node>
<StgValue><ssdm name="add_ln141_48"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:613  %add_ln141_50 = add i15 %sext_ln129_42, %sext_ln129_35

]]></Node>
<StgValue><ssdm name="add_ln141_50"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:631  %add_ln141_59 = add i15 %sext_ln129_52, %sext_ln129_14

]]></Node>
<StgValue><ssdm name="add_ln141_59"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:633  %sext_ln141_39 = sext i14 %add_ln141_60 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_39"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:634  %add_ln141_61 = add i15 %sext_ln141_39, %add_ln141_59

]]></Node>
<StgValue><ssdm name="add_ln141_61"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:638  %add_ln141_63 = add i15 %sext_ln129_34, %sext_ln129_30

]]></Node>
<StgValue><ssdm name="add_ln141_63"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:640  %sext_ln141_42 = sext i14 %add_ln141_64 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_42"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:641  %add_ln141_65 = add i15 %sext_ln141_42, %add_ln141_63

]]></Node>
<StgValue><ssdm name="add_ln141_65"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:651  %add_ln141_71 = add i12 %sub_ln129_59, %zext_ln129_45

]]></Node>
<StgValue><ssdm name="add_ln141_71"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:657  %add_ln141_74 = add i14 %zext_ln129_60, %sext_ln129_36

]]></Node>
<StgValue><ssdm name="add_ln141_74"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:667  %add_ln141_80 = add i12 %zext_ln129_66, %zext_ln129_98

]]></Node>
<StgValue><ssdm name="add_ln141_80"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0:668  %add_ln141_81 = add i9 %zext_ln129_39, %zext_ln129_63

]]></Node>
<StgValue><ssdm name="add_ln141_81"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="9">
<![CDATA[
meminst.0:669  %zext_ln141_7 = zext i9 %add_ln141_81 to i12

]]></Node>
<StgValue><ssdm name="zext_ln141_7"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:670  %add_ln141_82 = add i12 %zext_ln141_7, %add_ln141_80

]]></Node>
<StgValue><ssdm name="add_ln141_82"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:688  %add_ln141_91 = add i16 %sext_ln129_23, %sext_ln129_40

]]></Node>
<StgValue><ssdm name="add_ln141_91"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:689  %add_ln141_92 = add i16 %add_ln141_91, %sext_ln129_31

]]></Node>
<StgValue><ssdm name="add_ln141_92"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:106  %sext_ln129_7 = sext i13 %sub_ln129_8 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_7"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:186  %sext_ln129_16 = sext i13 %sub_ln129_18 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_16"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:232  %shl_ln129_22 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_22"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:233  %zext_ln129_50 = zext i12 %shl_ln129_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_50"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:234  %shl_ln129_23 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_23"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:235  %zext_ln129_51 = zext i10 %shl_ln129_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_51"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:236  %sub_ln129_20 = sub i13 %zext_ln129_51, %zext_ln129_50

]]></Node>
<StgValue><ssdm name="sub_ln129_20"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:237  %sext_ln129_21 = sext i13 %sub_ln129_20 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_21"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:311  %shl_ln129_35 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_12, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_35"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:312  %zext_ln129_73 = zext i12 %shl_ln129_35 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_73"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:313  %shl_ln129_36 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_12, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_36"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:314  %zext_ln129_74 = zext i9 %shl_ln129_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_74"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:315  %sub_ln129_31 = sub i13 %zext_ln129_73, %zext_ln129_74

]]></Node>
<StgValue><ssdm name="sub_ln129_31"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:324  %mul_ln129_15 = mul i14 22, %zext_ln129_75

]]></Node>
<StgValue><ssdm name="mul_ln129_15"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:344  %shl_ln129_42 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_14, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_42"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:345  %zext_ln129_84 = zext i10 %shl_ln129_42 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_84"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:365  %zext_ln129_91 = zext i8 %tmp_16 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_91"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:377  %mul_ln129_18 = mul i14 -29, %zext_ln129_91

]]></Node>
<StgValue><ssdm name="mul_ln129_18"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:378  %sext_ln129_39 = sext i14 %mul_ln129_18 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_39"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:384  %mul_ln129_19 = mul i14 27, %zext_ln129_97

]]></Node>
<StgValue><ssdm name="mul_ln129_19"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:389  %zext_ln129_100 = zext i8 %tmp_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_100"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:390  %mul_ln129_21 = mul i13 25, %zext_ln129_100

]]></Node>
<StgValue><ssdm name="mul_ln129_21"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:403  %shl_ln129_53 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_18, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_53"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:404  %zext_ln129_106 = zext i12 %shl_ln129_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_106"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:405  %shl_ln129_54 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_18, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_54"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="13" op_0_bw="10">
<![CDATA[
meminst.0:406  %zext_ln129_107 = zext i10 %shl_ln129_54 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_107"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:413  %sext_ln129_44 = sext i15 %add_ln129_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln129_44"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:415  %sext_ln129_45 = sext i14 %add_ln129_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln129_45"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:417  %sext_ln129_46 = sext i15 %add_ln129_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln129_46"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:418  %add_ln129_12 = add i16 %sext_ln129_46, %sext_ln129_45

]]></Node>
<StgValue><ssdm name="add_ln129_12"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:419  %add_ln129_13 = add i16 %add_ln129_12, %sext_ln129_44

]]></Node>
<StgValue><ssdm name="add_ln129_13"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:420  %sext_ln129_47 = sext i16 %add_ln129_13 to i17

]]></Node>
<StgValue><ssdm name="sext_ln129_47"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:422  %zext_ln129_109 = zext i8 %tmp_19 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_109"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:433  %shl_ln129_56 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_19, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_56"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:434  %zext_ln129_113 = zext i12 %shl_ln129_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_113"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
meminst.0:435  %shl_ln129_57 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_19, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln129_57"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="9">
<![CDATA[
meminst.0:436  %zext_ln129_114 = zext i9 %shl_ln129_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_114"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:437  %sub_ln129_42 = sub i13 %zext_ln129_113, %zext_ln129_114

]]></Node>
<StgValue><ssdm name="sub_ln129_42"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:438  %sext_ln129_51 = sext i13 %sub_ln129_42 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_51"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:439  %mul_ln129_23 = mul i14 27, %zext_ln129_109

]]></Node>
<StgValue><ssdm name="mul_ln129_23"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:441  %zext_ln129_115 = zext i8 %tmp_20 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_115"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:443  %mul_ln129_24 = mul i14 -26, %zext_ln129_115

]]></Node>
<StgValue><ssdm name="mul_ln129_24"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:452  %mul_ln129_26 = mul i14 -25, %zext_ln129_115

]]></Node>
<StgValue><ssdm name="mul_ln129_26"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:454  %zext_ln129_120 = zext i8 %tmp_21 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_120"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="12">
<![CDATA[
meminst.0:456  %zext_ln129_121 = zext i12 %shl_ln129_60 to i17

]]></Node>
<StgValue><ssdm name="zext_ln129_121"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="9">
<![CDATA[
meminst.0:459  %zext_ln129_123 = zext i9 %shl_ln129_61 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_123"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:463  %mul_ln129_27 = mul i14 -19, %zext_ln129_120

]]></Node>
<StgValue><ssdm name="mul_ln129_27"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:464  %sub_ln129_45 = sub i17 %sext_ln129_47, %zext_ln129_121

]]></Node>
<StgValue><ssdm name="sub_ln129_45"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="8">
<![CDATA[
meminst.0:466  %zext_ln129_125 = zext i8 %tmp_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_125"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="8">
<![CDATA[
meminst.0:468  %zext_ln129_127 = zext i8 %tmp_22 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_127"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:474  %shl_ln129_63 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_22, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_63"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="12">
<![CDATA[
meminst.0:475  %zext_ln129_130 = zext i12 %shl_ln129_63 to i13

]]></Node>
<StgValue><ssdm name="zext_ln129_130"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
meminst.0:476  %shl_ln129_64 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_22, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_64"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="11">
<![CDATA[
meminst.0:477  %zext_ln129_131 = zext i11 %shl_ln129_64 to i12

]]></Node>
<StgValue><ssdm name="zext_ln129_131"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst.0:478  %sub_ln129_47 = sub i12 %zext_ln129_131, %zext_ln129_127

]]></Node>
<StgValue><ssdm name="sub_ln129_47"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:479  %sext_ln129_55 = sext i12 %sub_ln129_47 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_55"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:482  %zext_ln129_132 = zext i8 %tmp_23 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_132"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
meminst.0:483  %tmp_31 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_23, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:484  %zext_ln129_133 = zext i13 %tmp_31 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_133"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:485  %sub_ln129_57 = sub i14 %zext_ln129_132, %zext_ln129_133

]]></Node>
<StgValue><ssdm name="sub_ln129_57"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:489  %mul_ln129_30 = mul i14 -27, %zext_ln129_132

]]></Node>
<StgValue><ssdm name="mul_ln129_30"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:496  %mul_ln129_32 = mul i14 -29, %zext_ln129_136

]]></Node>
<StgValue><ssdm name="mul_ln129_32"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:498  %shl_ln129_66 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_24, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_66"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="10">
<![CDATA[
meminst.0:499  %zext_ln129_138 = zext i10 %shl_ln129_66 to i17

]]></Node>
<StgValue><ssdm name="zext_ln129_138"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:500  %sub_ln129_48 = sub i17 %sub_ln129_45, %zext_ln129_138

]]></Node>
<StgValue><ssdm name="sub_ln129_48"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="11" op_0_bw="8">
<![CDATA[
meminst.0:522  %zext_ln129_148 = zext i8 %tmp_26 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_148"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:524  %mul_ln129_36 = mul i14 29, %zext_ln129_147

]]></Node>
<StgValue><ssdm name="mul_ln129_36"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
meminst.0:525  %shl_ln129_69 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_26, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_69"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="11" op_0_bw="10">
<![CDATA[
meminst.0:526  %zext_ln129_149 = zext i10 %shl_ln129_69 to i11

]]></Node>
<StgValue><ssdm name="zext_ln129_149"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0:527  %sub_ln129_50 = sub i11 %zext_ln129_149, %zext_ln129_148

]]></Node>
<StgValue><ssdm name="sub_ln129_50"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="14" op_0_bw="11">
<![CDATA[
meminst.0:528  %sext_ln129_59 = sext i11 %sub_ln129_50 to i14

]]></Node>
<StgValue><ssdm name="sext_ln129_59"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:529  %add_ln141 = add i14 %mul_ln129_24, %mul_ln129_19

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:558  %sext_ln141_11 = sext i15 %add_ln141_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_11"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:564  %sext_ln141_13 = sext i15 %add_ln141_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_13"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:565  %add_ln141_24 = add i16 %sext_ln141_13, %sext_ln141_11

]]></Node>
<StgValue><ssdm name="add_ln141_24"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:566  %sext_ln141_14 = sext i16 %add_ln141_24 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_14"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:568  %zext_ln141_2 = zext i13 %add_ln141_25 to i15

]]></Node>
<StgValue><ssdm name="zext_ln141_2"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:570  %sext_ln141_15 = sext i14 %add_ln141_26 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_15"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:571  %add_ln141_27 = add i15 %sext_ln141_15, %zext_ln141_2

]]></Node>
<StgValue><ssdm name="add_ln141_27"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:576  %sext_ln141_16 = sext i14 %add_ln141_30 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_16"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:577  %add_ln141_31 = add i15 %sext_ln141_16, %add_ln141_27

]]></Node>
<StgValue><ssdm name="add_ln141_31"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="17" op_0_bw="15">
<![CDATA[
meminst.0:578  %sext_ln141_17 = sext i15 %add_ln141_31 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_17"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:579  %add_ln141_32 = add i17 %sext_ln141_17, %sext_ln141_14

]]></Node>
<StgValue><ssdm name="add_ln141_32"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:607  %sext_ln141_29 = sext i15 %add_ln141_46 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_29"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:610  %sext_ln141_30 = sext i14 %add_ln141_48 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_30"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:611  %add_ln141_49 = add i16 %sext_ln141_30, %sext_ln141_29

]]></Node>
<StgValue><ssdm name="add_ln141_49"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:616  %add_ln141_52 = add i14 %mul_ln129_32, %zext_ln129_123

]]></Node>
<StgValue><ssdm name="add_ln141_52"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:617  %add_ln141_53 = add i13 %zext_ln129_130, %zext_ln129_125

]]></Node>
<StgValue><ssdm name="add_ln141_53"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:618  %zext_ln141_5 = zext i13 %add_ln141_53 to i14

]]></Node>
<StgValue><ssdm name="zext_ln141_5"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:619  %add_ln141_54 = add i14 %zext_ln141_5, %add_ln141_52

]]></Node>
<StgValue><ssdm name="add_ln141_54"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:627  %add_ln141_57 = add i14 %mul_ln129_36, %mul_ln129_30

]]></Node>
<StgValue><ssdm name="add_ln141_57"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:642  %sext_ln141_43 = sext i15 %add_ln141_65 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_43"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:643  %add_ln141_66 = add i15 %sext_ln129_21, %sext_ln129_39

]]></Node>
<StgValue><ssdm name="add_ln141_66"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:644  %add_ln141_67 = add i14 %mul_ln129_15, %sext_ln129_55

]]></Node>
<StgValue><ssdm name="add_ln141_67"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:645  %sext_ln141_44 = sext i14 %add_ln141_67 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_44"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:646  %add_ln141_68 = add i15 %sext_ln141_44, %add_ln141_66

]]></Node>
<StgValue><ssdm name="add_ln141_68"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:647  %sext_ln141_45 = sext i15 %add_ln141_68 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_45"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:648  %add_ln141_69 = add i16 %sext_ln141_45, %sext_ln141_43

]]></Node>
<StgValue><ssdm name="add_ln141_69"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="14" op_0_bw="12">
<![CDATA[
meminst.0:652  %sext_ln141_47 = sext i12 %add_ln141_71 to i14

]]></Node>
<StgValue><ssdm name="sext_ln141_47"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:653  %add_ln141_72 = add i14 %sext_ln141_47, %sext_ln129_51

]]></Node>
<StgValue><ssdm name="add_ln141_72"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:654  %sext_ln141_48 = sext i14 %add_ln141_72 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_48"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:655  %add_ln141_73 = add i13 %sub_ln129_11, %sub_ln129_31

]]></Node>
<StgValue><ssdm name="add_ln141_73"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:656  %sext_ln141_49 = sext i13 %add_ln141_73 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_49"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:658  %sext_ln141_50 = sext i14 %add_ln141_74 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_50"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:659  %add_ln141_75 = add i15 %sext_ln141_50, %sext_ln141_49

]]></Node>
<StgValue><ssdm name="add_ln141_75"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:660  %add_ln141_76 = add i15 %add_ln141_75, %sext_ln141_48

]]></Node>
<StgValue><ssdm name="add_ln141_76"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:662  %add_ln141_77 = add i13 %zext_ln129_107, %zext_ln129_106

]]></Node>
<StgValue><ssdm name="add_ln141_77"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="15" op_0_bw="13">
<![CDATA[
meminst.0:663  %zext_ln141_6 = zext i13 %add_ln141_77 to i15

]]></Node>
<StgValue><ssdm name="zext_ln141_6"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:664  %add_ln141_78 = add i14 %mul_ln129_33, %mul_ln129_27

]]></Node>
<StgValue><ssdm name="add_ln141_78"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:665  %sext_ln141_52 = sext i14 %add_ln141_78 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_52"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:666  %add_ln141_79 = add i15 %sext_ln141_52, %zext_ln141_6

]]></Node>
<StgValue><ssdm name="add_ln141_79"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:671  %zext_ln141_8 = zext i12 %add_ln141_82 to i15

]]></Node>
<StgValue><ssdm name="zext_ln141_8"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:672  %add_ln141_83 = add i15 %zext_ln141_8, %add_ln141_79

]]></Node>
<StgValue><ssdm name="add_ln141_83"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:678  %add_ln141_85 = add i14 %sext_ln129_59, %mul_ln129_26

]]></Node>
<StgValue><ssdm name="add_ln141_85"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:681  %add_ln141_87 = add i13 %mul_ln129_21, %zext_ln129_84

]]></Node>
<StgValue><ssdm name="add_ln141_87"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="14" op_0_bw="13">
<![CDATA[
meminst.0:682  %zext_ln141_9 = zext i13 %add_ln141_87 to i14

]]></Node>
<StgValue><ssdm name="zext_ln141_9"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:683  %add_ln141_88 = add i14 %sext_ln129_7, %sext_ln129_16

]]></Node>
<StgValue><ssdm name="add_ln141_88"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:684  %add_ln141_89 = add i14 %add_ln141_88, %zext_ln141_9

]]></Node>
<StgValue><ssdm name="add_ln141_89"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:268  %sext_ln129_24 = sext i15 %sub_ln129_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln129_24"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
meminst.0:387  %shl_ln129_50 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_17, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln129_50"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="15" op_0_bw="12">
<![CDATA[
meminst.0:388  %zext_ln129_99 = zext i12 %shl_ln129_50 to i15

]]></Node>
<StgValue><ssdm name="zext_ln129_99"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="8">
<![CDATA[
meminst.0:467  %zext_ln129_126 = zext i8 %tmp_22 to i14

]]></Node>
<StgValue><ssdm name="zext_ln129_126"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:480  %mul_ln129_28 = mul i14 -29, %zext_ln129_126

]]></Node>
<StgValue><ssdm name="mul_ln129_28"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:486  %sext_ln129_56 = sext i14 %sub_ln129_57 to i15

]]></Node>
<StgValue><ssdm name="sext_ln129_56"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:487  %mul_ln129_29 = mul i14 29, %zext_ln129_132

]]></Node>
<StgValue><ssdm name="mul_ln129_29"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:488  %zext_ln129_134 = zext i14 %mul_ln129_29 to i15

]]></Node>
<StgValue><ssdm name="zext_ln129_134"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:490  %mul_ln129_31 = mul i14 21, %zext_ln129_132

]]></Node>
<StgValue><ssdm name="mul_ln129_31"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
meminst.0:517  %mul_ln129_34 = mul i13 11, %zext_ln129_140

]]></Node>
<StgValue><ssdm name="mul_ln129_34"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="17" op_0_bw="13">
<![CDATA[
meminst.0:518  %zext_ln129_145 = zext i13 %mul_ln129_34 to i17

]]></Node>
<StgValue><ssdm name="zext_ln129_145"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:530  %sext_ln141 = sext i14 %add_ln141 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:531  %add_ln141_2 = add i15 %sext_ln141, %sext_ln129_56

]]></Node>
<StgValue><ssdm name="add_ln141_2"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:532  %sext_ln141_1 = sext i15 %add_ln141_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_1"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:537  %sext_ln141_3 = sext i15 %add_ln141_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_3"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:538  %add_ln141_9 = add i16 %sext_ln141_3, %sext_ln141_1

]]></Node>
<StgValue><ssdm name="add_ln141_9"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:539  %sext_ln141_4 = sext i16 %add_ln141_9 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_4"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:551  %sext_ln141_8 = sext i16 %add_ln141_16 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_8"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:552  %add_ln141_17 = add i17 %sext_ln141_8, %sext_ln141_4

]]></Node>
<StgValue><ssdm name="add_ln141_17"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="18" op_0_bw="17">
<![CDATA[
meminst.0:553  %sext_ln141_9 = sext i17 %add_ln141_17 to i18

]]></Node>
<StgValue><ssdm name="sext_ln141_9"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="18" op_0_bw="17">
<![CDATA[
meminst.0:580  %sext_ln141_18 = sext i17 %add_ln141_32 to i18

]]></Node>
<StgValue><ssdm name="sext_ln141_18"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0:581  %add_ln141_1 = add i18 %sext_ln141_18, %sext_ln141_9

]]></Node>
<StgValue><ssdm name="add_ln141_1"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:584  %sext_ln141_20 = sext i14 %add_ln141_33 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_20"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:585  %add_ln141_34 = add i15 %sext_ln141_20, %zext_ln129_134

]]></Node>
<StgValue><ssdm name="add_ln141_34"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:586  %sext_ln141_21 = sext i15 %add_ln141_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_21"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:589  %sext_ln141_22 = sext i15 %add_ln141_36 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_22"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:590  %add_ln141_37 = add i16 %sext_ln141_22, %sext_ln141_21

]]></Node>
<StgValue><ssdm name="add_ln141_37"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:591  %sext_ln141_23 = sext i16 %add_ln141_37 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_23"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:601  %sext_ln141_26 = sext i16 %add_ln141_43 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_26"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:602  %add_ln141_44 = add i17 %sext_ln141_26, %sext_ln141_23

]]></Node>
<StgValue><ssdm name="add_ln141_44"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:612  %sext_ln141_31 = sext i16 %add_ln141_49 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_31"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:614  %sext_ln141_32 = sext i15 %add_ln141_50 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_32"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:615  %add_ln141_51 = add i16 %sext_ln141_32, %sext_ln129_24

]]></Node>
<StgValue><ssdm name="add_ln141_51"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="14">
<![CDATA[
meminst.0:620  %sext_ln141_33 = sext i14 %add_ln141_54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_33"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:621  %add_ln141_55 = add i16 %sext_ln141_33, %add_ln141_51

]]></Node>
<StgValue><ssdm name="add_ln141_55"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:622  %sext_ln141_34 = sext i16 %add_ln141_55 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_34"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:623  %add_ln141_56 = add i17 %sext_ln141_34, %sext_ln141_31

]]></Node>
<StgValue><ssdm name="add_ln141_56"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:628  %sext_ln141_37 = sext i14 %add_ln141_57 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_37"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:629  %add_ln141_58 = add i15 %sext_ln141_37, %zext_ln129_99

]]></Node>
<StgValue><ssdm name="add_ln141_58"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:630  %sext_ln141_38 = sext i15 %add_ln141_58 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_38"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:635  %sext_ln141_40 = sext i15 %add_ln141_61 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_40"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:636  %add_ln141_62 = add i16 %sext_ln141_40, %sext_ln141_38

]]></Node>
<StgValue><ssdm name="add_ln141_62"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:637  %sext_ln141_41 = sext i16 %add_ln141_62 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_41"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:649  %sext_ln141_46 = sext i16 %add_ln141_69 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_46"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:650  %add_ln141_70 = add i17 %sext_ln141_46, %sext_ln141_41

]]></Node>
<StgValue><ssdm name="add_ln141_70"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:661  %sext_ln141_51 = sext i15 %add_ln141_76 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_51"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="15">
<![CDATA[
meminst.0:673  %sext_ln141_53 = sext i15 %add_ln141_83 to i16

]]></Node>
<StgValue><ssdm name="sext_ln141_53"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
meminst.0:674  %add_ln141_84 = add i16 %sext_ln141_53, %sext_ln141_51

]]></Node>
<StgValue><ssdm name="add_ln141_84"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:675  %sext_ln141_54 = sext i16 %add_ln141_84 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_54"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:676  %add_ln141_5 = add i17 %sext_ln141_54, %add_ln141_70

]]></Node>
<StgValue><ssdm name="add_ln141_5"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:679  %add_ln141_86 = add i14 %add_ln141_85, %mul_ln129_31

]]></Node>
<StgValue><ssdm name="add_ln141_86"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:680  %sext_ln141_56 = sext i14 %add_ln141_86 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_56"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="15" op_0_bw="14">
<![CDATA[
meminst.0:685  %sext_ln141_57 = sext i14 %add_ln141_89 to i15

]]></Node>
<StgValue><ssdm name="sext_ln141_57"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst.0:686  %add_ln141_90 = add i15 %sext_ln141_57, %sext_ln141_56

]]></Node>
<StgValue><ssdm name="add_ln141_90"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="17" op_0_bw="16">
<![CDATA[
meminst.0:690  %sext_ln141_59 = sext i16 %add_ln141_92 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_59"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0:691  %add_ln141_93 = add i14 %mul_ln129_23, %mul_ln129_28

]]></Node>
<StgValue><ssdm name="add_ln141_93"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="17" op_0_bw="14">
<![CDATA[
meminst.0:692  %sext_ln141_60 = sext i14 %add_ln141_93 to i17

]]></Node>
<StgValue><ssdm name="sext_ln141_60"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:693  %add_ln141_94 = add i17 %sub_ln129_48, %zext_ln129_145

]]></Node>
<StgValue><ssdm name="add_ln141_94"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:694  %add_ln141_95 = add i17 %add_ln141_94, %sext_ln141_60

]]></Node>
<StgValue><ssdm name="add_ln141_95"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0:695  %add_ln141_96 = add i17 %add_ln141_95, %sext_ln141_59

]]></Node>
<StgValue><ssdm name="add_ln141_96"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:2  br label %mergeST8

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="730" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="18">
<![CDATA[
meminst.0:582  %sext_ln141_19 = sext i18 %add_ln141_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln141_19"/></StgValue>
</operation>

<operation id="731" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="18" op_0_bw="17">
<![CDATA[
meminst.0:603  %sext_ln141_27 = sext i17 %add_ln141_44 to i18

]]></Node>
<StgValue><ssdm name="sext_ln141_27"/></StgValue>
</operation>

<operation id="732" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="18" op_0_bw="17">
<![CDATA[
meminst.0:624  %sext_ln141_35 = sext i17 %add_ln141_56 to i18

]]></Node>
<StgValue><ssdm name="sext_ln141_35"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0:625  %add_ln141_3 = add i18 %sext_ln141_35, %sext_ln141_27

]]></Node>
<StgValue><ssdm name="add_ln141_3"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="18">
<![CDATA[
meminst.0:626  %sext_ln141_36 = sext i18 %add_ln141_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln141_36"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="17">
<![CDATA[
meminst.0:677  %sext_ln141_55 = sext i17 %add_ln141_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln141_55"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="18" op_0_bw="15">
<![CDATA[
meminst.0:687  %sext_ln141_58 = sext i15 %add_ln141_90 to i18

]]></Node>
<StgValue><ssdm name="sext_ln141_58"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="18" op_0_bw="17">
<![CDATA[
meminst.0:696  %sext_ln141_61 = sext i17 %add_ln141_96 to i18

]]></Node>
<StgValue><ssdm name="sext_ln141_61"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0:697  %add_ln141_7 = add i18 %sext_ln141_61, %sext_ln141_58

]]></Node>
<StgValue><ssdm name="add_ln141_7"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="18">
<![CDATA[
meminst.0:698  %sext_ln141_62 = sext i18 %add_ln141_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln141_62"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32">
<![CDATA[
meminst.0:699  %maxes_0_load = load i32* @maxes_0, align 4

]]></Node>
<StgValue><ssdm name="maxes_0_load"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:700  %icmp_ln148 = icmp sgt i32 %sext_ln141_19, %maxes_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0:701  %select_ln148 = select i1 %icmp_ln148, i32 %sext_ln141_19, i32 %maxes_0_load

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32">
<![CDATA[
meminst.0:702  %maxes_1_load = load i32* @maxes_1, align 4

]]></Node>
<StgValue><ssdm name="maxes_1_load"/></StgValue>
</operation>

<operation id="744" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:703  %icmp_ln148_1 = icmp sgt i32 %sext_ln141_36, %maxes_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln148_1"/></StgValue>
</operation>

<operation id="745" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0:704  %select_ln148_1 = select i1 %icmp_ln148_1, i32 %sext_ln141_36, i32 %maxes_1_load

]]></Node>
<StgValue><ssdm name="select_ln148_1"/></StgValue>
</operation>

<operation id="746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32">
<![CDATA[
meminst.0:705  %maxes_2_load = load i32* @maxes_2, align 4

]]></Node>
<StgValue><ssdm name="maxes_2_load"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:706  %icmp_ln148_2 = icmp sgt i32 %sext_ln141_55, %maxes_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln148_2"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0:707  %select_ln148_2 = select i1 %icmp_ln148_2, i32 %sext_ln141_55, i32 %maxes_2_load

]]></Node>
<StgValue><ssdm name="select_ln148_2"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32">
<![CDATA[
meminst.0:708  %maxes_3_load = load i32* @maxes_3, align 4

]]></Node>
<StgValue><ssdm name="maxes_3_load"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0:709  %icmp_ln148_3 = icmp sgt i32 %sext_ln141_62, %maxes_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln148_3"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0:710  %select_ln148_3 = select i1 %icmp_ln148_3, i32 %sext_ln141_62, i32 %maxes_3_load

]]></Node>
<StgValue><ssdm name="select_ln148_3"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.0:713  br i1 %icmp_ln152, label %.preheader.0, label %mergeST8

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
mergeST8:0  %iteration_2_new_0 = phi i8 [ 0, %mergeST1 ], [ %add_ln151, %meminst.0 ]

]]></Node>
<StgValue><ssdm name="iteration_2_new_0"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST8:9  store i8 %iteration_2_new_0, i8* @iteration_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:0  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_3, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:1  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_2, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:2  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_1, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:3  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_0, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:4  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_3, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:5  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_2, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:6  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_1, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:7  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_0, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:8  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_3, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:9  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_2, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:10  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_1, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.0:11  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_0, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:12  call void (...)* @_ssdm_op_SpecInterface(i16* %output_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:13  call void (...)* @_ssdm_op_SpecInterface(i16* %output_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:14  call void (...)* @_ssdm_op_SpecInterface(i16* %output_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
meminst.0:15  call void (...)* @_ssdm_op_SpecInterface(i16* %output_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="32" op_14_bw="0">
<![CDATA[
meminst.0:16  call void (...)* @_ssdm_op_SpecReset([514 x i8]* @stripes_0_0, [514 x i8]* @stripes_0_1, [514 x i8]* @stripes_0_2, [514 x i8]* @stripes_0_3, [514 x i8]* @stripes_1_0, [514 x i8]* @stripes_1_1, [514 x i8]* @stripes_1_2, [514 x i8]* @stripes_1_3, [514 x i8]* @stripes_2_0, [514 x i8]* @stripes_2_1, [514 x i8]* @stripes_2_2, [514 x i8]* @stripes_2_3, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln188"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:0  %tmp_34 = trunc i32 %select_ln148 to i16

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_0_V, i16 %tmp_34)

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:2  %tmp_35 = trunc i32 %select_ln148_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_1_V, i16 %tmp_35)

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:4  %tmp_36 = trunc i32 %select_ln148_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_2_V, i16 %tmp_36)

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:6  %tmp_37 = trunc i32 %select_ln148_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %output_3_V, i16 %tmp_37)

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST8:1  %maxes_0_new_0 = phi i32 [ 0, %mergeST1 ], [ %select_ln148, %meminst.0 ]

]]></Node>
<StgValue><ssdm name="maxes_0_new_0"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST8:2  %maxes_1_new_0 = phi i32 [ 0, %mergeST1 ], [ %select_ln148_1, %meminst.0 ]

]]></Node>
<StgValue><ssdm name="maxes_1_new_0"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST8:3  %maxes_2_new_0 = phi i32 [ 0, %mergeST1 ], [ %select_ln148_2, %meminst.0 ]

]]></Node>
<StgValue><ssdm name="maxes_2_new_0"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST8:4  %maxes_3_new_0 = phi i32 [ 0, %mergeST1 ], [ %select_ln148_3, %meminst.0 ]

]]></Node>
<StgValue><ssdm name="maxes_3_new_0"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST8:5  store i32 %maxes_3_new_0, i32* @maxes_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST8:6  store i32 %maxes_2_new_0, i32* @maxes_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST8:7  store i32 %maxes_1_new_0, i32* @maxes_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST8:8  store i32 %maxes_0_new_0, i32* @maxes_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0">
<![CDATA[
mergeST8:10  ret void

]]></Node>
<StgValue><ssdm name="ret_ln173"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
