# simple-verilog-project
simple verilog project using Makefile for rtl &amp; gate simulation and fpga programming.
