* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Nov 29 2024 16:50:13

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN  --package  SG48  --outdir  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc  --dst_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: MAIN
Used Logic Cell: 1443/5280
Used Logic Tile: 294/660
Used IO Cell:    16/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: delay_tr_input_c_g
Clock Source: delay_tr_input_ibuf_gb_io_gb_input 
Clock Driver: delay_tr_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (19, 31, 0)
Fanout to FF: 2
Fanout to Tile: 1

Clock Domain: delay_hc_input_c_g
Clock Source: delay_hc_input_ibuf_gb_io_gb_input 
Clock Driver: delay_hc_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (6, 0, 1)
Fanout to FF: 2
Fanout to Tile: 1

Clock Domain: clock_output_0
Clock Source: GB_BUFFER_clk_12mhz_THRU_CO GB_BUFFER_red_c_g_THRU_CO GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 
Clock Driver: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst (SB_PLL40_CORE)
Driver Position: (12, 31, 1)
Fanout to FF: 619
Fanout to Tile: 153


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 1 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 1 0 0 0 0 0 0   
29|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 1 5 8 5 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 1 2 3 6 8 8 8 1 0 0 0 0 0 0   
26|   0 0 0 0 0 0 1 0 0 0 0 8 8 2 8 6 8 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 2 1 1 8 8 2 3 7 0 0 0 0 0 0 0 0 0 0   
24|   1 0 0 0 0 0 2 6 1 8 8 2 8 0 0 0 0 0 0 0 0 0 1 0   
23|   0 0 0 0 0 0 0 8 5 8 8 6 0 0 1 1 0 0 0 0 0 1 4 4   
22|   0 0 0 0 0 0 0 8 8 8 8 8 1 0 0 0 0 0 0 0 0 1 1 6   
21|   0 0 0 0 0 0 0 8 8 8 8 8 0 1 1 2 0 0 0 0 0 0 2 1   
20|   0 0 0 0 0 0 2 7 8 8 8 7 2 8 1 0 0 0 0 0 0 0 3 3   
19|   0 0 0 0 0 0 1 5 8 8 8 6 4 8 8 2 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 2 5 8 8 8 4 3 8 6 4 1 0 0 2 1 0 0 0   
17|   0 0 2 6 3 0 8 7 8 8 8 4 4 8 2 1 1 0 0 0 0 0 0 0   
16|   0 0 5 5 0 0 8 8 8 8 8 1 4 3 3 5 2 1 0 0 0 0 0 0   
15|   0 4 2 1 1 0 8 8 7 8 5 6 7 3 8 3 1 2 0 0 0 0 0 0   
14|   0 7 5 1 1 0 8 8 8 8 5 8 8 4 8 2 2 2 0 0 0 0 0 0   
13|   0 8 5 1 2 0 6 8 6 4 5 8 8 5 8 8 8 7 0 8 0 0 0 0   
12|   8 8 4 4 1 0 8 5 6 5 4 8 8 3 8 3 8 8 0 1 0 0 0 0   
11|   8 8 3 1 2 0 8 8 4 8 8 6 6 7 8 5 8 8 0 4 0 0 0 0   
10|   1 0 0 0 3 0 8 8 7 8 7 3 6 5 8 5 3 8 0 2 1 0 0 0   
 9|   0 0 0 0 5 0 5 8 8 8 7 5 8 8 8 3 6 4 0 1 0 0 0 0   
 8|   0 0 0 0 2 0 2 4 8 8 7 4 8 8 7 5 8 5 0 1 0 0 0 0   
 7|   0 0 0 0 0 0 1 4 8 6 3 1 8 8 6 8 8 2 0 0 1 0 0 0   
 6|   0 0 0 0 0 0 0 3 1 3 2 1 2 1 3 2 2 1 0 1 0 0 0 0   
 5|   0 0 0 0 0 0 0 2 0 1 0 0 0 1 2 1 0 1 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.91

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  2  0  0  0  0  0  0  0  0  1  1  0  0  0  0  0  1  0  0  0  0  0  0    
29|     2  0  0  0  0  0  0  0  0  0  0  0  0  0  0 10  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  1  5 19  8  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  1  5 10 16  9 23 17  2  0  0  0  0  0  0    
26|     0  0  0  0  0  0  2  0  0  0  0 17 16  5 16 12 16  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  5  3  1 13 17  7  7 10  0  0  0  0  0  0  0  0  0  0    
24|     3  0  0  0  0  0  3 13  1 13 16  6 24  0  0  0  0  0  0  0  0  0  4  0    
23|     0  0  0  0  0  0  0 17 11 10 16  9  0  0  4  1  0  0  0  0  0  4  9  7    
22|     0  0  0  0  0  0  0 17 18 13 16  9  4  0  0  0  0  0  0  0  0  1  4 14    
21|     0  0  0  0  0  0  0 17 18 12 17 17  0  2  4  7  0  0  0  0  0  0  4  4    
20|     0  0  0  0  0  0  2 13 17 15 17 15  2 22  4  0  0  0  0  0  0  0  8 10    
19|     0  0  0  0  0  0  1  9 10 18 17 14  4 24 22  8  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  2 13  9 17 16  7  3 24 15 12  2  0  0  1  1  0  0  0    
17|     0  0  8 22 11  0 16 14  9 19 18  4  4 23  3  2  2  0  0  0  0  0  0  0    
16|     0  0 20 18  0  0 16 16 10 17 19  4  4  9  6 15  6  1  0  0  0  0  0  0    
15|     0  7  5  4  3  0 16 16 15 17 13 13 15  6 19  5  1  3  0  0  0  0  0  0    
14|     0 22  8  4  3  0 16 16 17 17 11 15 17  9 17  5  4  5  0  0  0  0  0  0    
13|     0 24  8  4  5  0 13 16  9  9 11 23 17 11 17 17 15 15  0 17  0  0  0  0    
12|    16 24  7  7  3  0 17 11 22  9  9 24 18  4 18 10 23 17  0  3  0  0  0  0    
11|    20 23  6  4  5  0 17 18  7 11 17 11 15 15 15  9 24 17  0 11  0  0  0  0    
10|     2  0  0  0  7  0 17 18 15 15 11  7 13 11 23  9  9 18  0  7  3  0  0  0    
 9|     0  0  0  0 12  0 11 17 17 23 11 10 17 18 24  7 13 13  0  3  0  0  0  0    
 8|     0  0  0  0  5  0  6  7 17 24 14 10 17 18 15 11 17 13  0  3  0  0  0  0    
 7|     0  0  0  0  0  0  3  9 18  7  8  4 17 17 19 22 22  5  0  0  3  0  0  0    
 6|     0  0  0  0  0  0  0  9  3  7  5  3  2  3  7  7  5  3  0  3  0  0  0  0    
 5|     0  0  0  0  0  0  0  1  0  3  0  0  0  3  5  3  0  3  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.88

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  2  0  0  0  0  0  0  0  0  1  1  0  0  0  0  0  1  0  0  0  0  0  0    
29|     2  0  0  0  0  0  0  0  0  0  0  0  0  0  0 11  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  1  5 24  9  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  1  6 10 22  9 23 17  2  0  0  0  0  0  0    
26|     0  0  0  0  0  0  2  0  0  0  0 24 17  8 18 14 16  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  7  3  1 23 19  7  7 28  0  0  0  0  0  0  0  0  0  0    
24|     3  0  0  0  0  0  4 18  1 19 16  6 24  0  0  0  0  0  0  0  0  0  4  0    
23|     0  0  0  0  0  0  0 24 13 10 16 17  0  0  4  1  0  0  0  0  0  4 13 16    
22|     0  0  0  0  0  0  0 24 24 18 17 19  4  0  0  0  0  0  0  0  0  1  4 17    
21|     0  0  0  0  0  0  0 24 24 15 24 31  0  2  4  7  0  0  0  0  0  0  7  4    
20|     0  0  0  0  0  0  2 15 23 20 24 25  2 22  4  0  0  0  0  0  0  0  8 10    
19|     0  0  0  0  0  0  1 14 16 25 24 24  4 24 28  8  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  2 14 16 26 21 13  3 24 20 14  2  0  0  2  1  0  0  0    
17|     0  0  8 22 11  0 16 19 16 25 32  4  4 23  3  2  2  0  0  0  0  0  0  0    
16|     0  0 20 18  0  0 16 17 16 24 30  4  4  9  8 19  6  1  0  0  0  0  0  0    
15|     0 16  8  4  3  0 16 16 21 24 18 22 21  6 25  7  1  5  0  0  0  0  0  0    
14|     0 22 20  4  3  0 16 16 24 23 17 15 24 12 24  5  4  6  0  0  0  0  0  0    
13|     0 24 20  4  6  0 18 17 13 12 17 23 24 17 24 28 15 21  0 28  0  0  0  0    
12|    22 24 15 16  3  0 24 13 22 17 14 24 24  6 24 10 23 24  0  3  0  0  0  0    
11|    23 23 11  4  6  0 24 24 14 26 24 20 21 24 15 12 24 24  0 13  0  0  0  0    
10|     2  0  0  0 11  0 24 24 21 15 23  9 18 13 23 17 10 24  0  7  3  0  0  0    
 9|     0  0  0  0 16  0 12 23 24 23 23 14 24 24 24 11 20 14  0  3  0  0  0  0    
 8|     0  0  0  0  6  0  7 14 24 24 22 12 24 24 21 15 24 16  0  3  0  0  0  0    
 7|     0  0  0  0  0  0  3 13 24 12  9  4 24 23 23 28 26  6  0  0  3  0  0  0    
 6|     0  0  0  0  0  0  0 10  3  9  6  3  2  3  9  7  6  3  0  3  0  0  0  0    
 5|     0  0  0  0  0  0  0  2  0  3  0  0  0  3  6  3  0  3  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 13.99

***** Run Time Info *****
Run Time:  0
