<profile>

<section name = "Vivado HLS Report for 'hls_real2xfft_Loop_sliding_win_output_proc'" level="0">
<item name = "Date">Fri Jul  8 12:12:29 2016
</item>
<item name = "Version">2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)</item>
<item name = "Project">fe_vhls_prj</item>
<item name = "Solution">IPXACTExport</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 3.95, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">513, 514, 512, 512, loop rewind</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- sliding_win_output">513, 513, 3, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 21</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 55</column>
<column name="Register">-, -, 61, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_1_fu_190_p2">+, 0, 0, 11, 2, 11</column>
<column name="ap_sig_bdd_138">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_139">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_i_fu_200_p2">icmp, 0, 0, 5, 11, 12</column>
<column name="ap_sig_bdd_132">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_75">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_90">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 3, 1, 3</column>
<column name="ap_reg_phiprechg_p_014_0_i_1_reg_160pp0_it2">16, 3, 16, 48</column>
<column name="ap_reg_phiprechg_p_014_0_i_reg_150pp0_it2">16, 3, 16, 48</column>
<column name="ap_reg_ppiten_pp0_it1">1, 2, 1, 2</column>
<column name="ap_reg_ppiten_pp0_it2">1, 2, 1, 2</column>
<column name="i2_0_i1_phi_fu_140_p6">10, 3, 10, 30</column>
<column name="i2_0_i1_reg_136">10, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_phiprechg_p_014_0_i_1_reg_160pp0_it2">16, 0, 16, 0</column>
<column name="ap_reg_phiprechg_p_014_0_i_reg_150pp0_it2">16, 0, 16, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_i_reg_221_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond_i_reg_221">1, 0, 1, 0</column>
<column name="i2_0_i1_reg_136">10, 0, 10, 0</column>
<column name="tmp_3_reg_212">1, 0, 1, 0</column>
<column name="tmp_4_reg_216">10, 0, 10, 0</column>
<column name="tmp_reg_208">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_real2xfft_Loop_sliding_win_output_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hls_real2xfft_Loop_sliding_win_output_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hls_real2xfft_Loop_sliding_win_output_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hls_real2xfft_Loop_sliding_win_output_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, hls_real2xfft_Loop_sliding_win_output_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hls_real2xfft_Loop_sliding_win_output_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hls_real2xfft_Loop_sliding_win_output_proc, return value</column>
<column name="delayed_i_0_dout">in, 16, ap_fifo, delayed_i_0, pointer</column>
<column name="delayed_i_0_empty_n">in, 1, ap_fifo, delayed_i_0, pointer</column>
<column name="delayed_i_0_read">out, 1, ap_fifo, delayed_i_0, pointer</column>
<column name="nodelay_i_0_dout">in, 16, ap_fifo, nodelay_i_0, pointer</column>
<column name="nodelay_i_0_empty_n">in, 1, ap_fifo, nodelay_i_0, pointer</column>
<column name="nodelay_i_0_read">out, 1, ap_fifo, nodelay_i_0, pointer</column>
<column name="delayed_i_1_dout">in, 16, ap_fifo, delayed_i_1, pointer</column>
<column name="delayed_i_1_empty_n">in, 1, ap_fifo, delayed_i_1, pointer</column>
<column name="delayed_i_1_read">out, 1, ap_fifo, delayed_i_1, pointer</column>
<column name="nodelay_i_1_dout">in, 16, ap_fifo, nodelay_i_1, pointer</column>
<column name="nodelay_i_1_empty_n">in, 1, ap_fifo, nodelay_i_1, pointer</column>
<column name="nodelay_i_1_read">out, 1, ap_fifo, nodelay_i_1, pointer</column>
<column name="data2window_0_din">out, 16, ap_fifo, data2window_0, pointer</column>
<column name="data2window_0_full_n">in, 1, ap_fifo, data2window_0, pointer</column>
<column name="data2window_0_write">out, 1, ap_fifo, data2window_0, pointer</column>
<column name="data2window_1_din">out, 16, ap_fifo, data2window_1, pointer</column>
<column name="data2window_1_full_n">in, 1, ap_fifo, data2window_1, pointer</column>
<column name="data2window_1_write">out, 1, ap_fifo, data2window_1, pointer</column>
</table>
</item>
</section>
</profile>
