// Seed: 2150758730
module module_0 (
    output tri   id_0,
    output tri0  id_1,
    output uwire id_2
);
  assign id_2 = 1'h0;
  wire id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wor id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    input tri id_12,
    input supply1 id_13,
    output tri id_14,
    output tri0 id_15,
    input tri id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri1 id_19,
    output wor id_20,
    input supply1 id_21,
    input wor id_22,
    output wire id_23,
    input uwire id_24,
    output supply0 id_25
);
  wire id_27;
  xor primCall (
      id_25,
      id_10,
      id_6,
      id_1,
      id_17,
      id_9,
      id_4,
      id_12,
      id_13,
      id_3,
      id_24,
      id_11,
      id_22,
      id_27,
      id_7,
      id_21,
      id_19,
      id_16,
      id_2,
      id_18
  );
  module_0 modCall_1 (
      id_20,
      id_0,
      id_25
  );
  wire id_28;
endmodule
