$date
	Thu Sep 13 17:00:42 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#17
0"
#22
1"
#24
0!
#27
0"
#36
1"
1!
#41
0"
#46
1"
#48
0!
#51
0"
#60
1"
1!
#65
0"
#70
1"
#72
0!
#75
0"
#84
1"
1!
#89
0"
#94
1"
#96
0!
#99
0"
#108
1"
1!
#113
0"
#118
1"
#120
0!
#123
0"
#132
1"
1!
#137
0"
#142
1"
#144
0!
#147
0"
#156
1"
1!
#161
0"
#166
1"
#168
0!
#171
0"
#180
1"
1!
#185
0"
#190
1"
#192
0!
#195
0"
#204
1"
1!
#209
0"
#214
1"
#216
0!
#219
0"
#228
1"
1!
#233
0"
#238
1"
#240
0!
#243
0"
#252
1"
1!
#257
0"
#262
1"
#264
0!
#267
0"
#276
1"
1!
#281
0"
#286
1"
#288
0!
#291
0"
#300
1"
1!
#305
0"
#310
1"
#312
0!
#315
0"
#324
1"
1!
#329
0"
#334
1"
#336
0!
#339
0"
#348
1"
1!
#353
0"
#358
1"
#360
0!
#363
0"
#372
1"
1!
#377
0"
#382
1"
#384
0!
#387
0"
#396
1"
1!
#401
0"
#406
1"
#408
0!
#411
0"
#420
1"
1!
#425
0"
#430
1"
#432
0!
#435
0"
#444
1"
1!
#449
0"
#454
1"
#456
0!
#459
0"
#468
1"
1!
#473
0"
#478
1"
#480
0!
