{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641460025347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641460025349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 17:07:05 2022 " "Processing started: Thu Jan 06 17:07:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641460025349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641460025349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ping_pong_double_board -c ping_pong_double_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off ping_pong_double_board -c ping_pong_double_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641460025349 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1641460025855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-decoder " "Found design unit 1: seven_seg_decoder-decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/ping_pong_double_board/seven_seg_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641460026422 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/ping_pong_double_board/seven_seg_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641460026422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641460026422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ping_pong_double_board_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ping_pong_double_board_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ping_pong_double_board_master-ping_pong " "Found design unit 1: ping_pong_double_board_master-ping_pong" {  } { { "ping_pong_double_board_master.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/ping_pong_double_board/ping_pong_double_board_master.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641460026427 ""} { "Info" "ISGN_ENTITY_NAME" "1 ping_pong_double_board_master " "Found entity 1: ping_pong_double_board_master" {  } { { "ping_pong_double_board_master.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/ping_pong_double_board/ping_pong_double_board_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641460026427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641460026427 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk_4Hz ping_pong_double_board_master.vhd(60) " "VHDL error at ping_pong_double_board_master.vhd(60): object \"clk_4Hz\" is used but not declared" {  } { { "ping_pong_double_board_master.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/ping_pong_double_board/ping_pong_double_board_master.vhd" 60 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1641460026429 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal ping_pong_double_board_master.vhd(60) " "VHDL Subprogram Call error at ping_pong_double_board_master.vhd(60): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "ping_pong_double_board_master.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/ping_pong_double_board/ping_pong_double_board_master.vhd" 60 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641460026454 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641460026631 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 06 17:07:06 2022 " "Processing ended: Thu Jan 06 17:07:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641460026631 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641460026631 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641460026631 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641460026631 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641460027269 ""}
