// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_2_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_2_x119_dout,
        fifo_C_C_IO_L2_in_2_x119_empty_n,
        fifo_C_C_IO_L2_in_2_x119_read,
        fifo_C_C_IO_L2_in_3_x120_din,
        fifo_C_C_IO_L2_in_3_x120_full_n,
        fifo_C_C_IO_L2_in_3_x120_write,
        fifo_C_PE_0_2_x1111_din,
        fifo_C_PE_0_2_x1111_full_n,
        fifo_C_PE_0_2_x1111_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_pp0_stage0 = 28'd2048;
parameter    ap_ST_fsm_state15 = 28'd4096;
parameter    ap_ST_fsm_state16 = 28'd8192;
parameter    ap_ST_fsm_state17 = 28'd16384;
parameter    ap_ST_fsm_state18 = 28'd32768;
parameter    ap_ST_fsm_state19 = 28'd65536;
parameter    ap_ST_fsm_state20 = 28'd131072;
parameter    ap_ST_fsm_state21 = 28'd262144;
parameter    ap_ST_fsm_state22 = 28'd524288;
parameter    ap_ST_fsm_state23 = 28'd1048576;
parameter    ap_ST_fsm_pp1_stage0 = 28'd2097152;
parameter    ap_ST_fsm_state27 = 28'd4194304;
parameter    ap_ST_fsm_state28 = 28'd8388608;
parameter    ap_ST_fsm_state29 = 28'd16777216;
parameter    ap_ST_fsm_state30 = 28'd33554432;
parameter    ap_ST_fsm_pp2_stage0 = 28'd67108864;
parameter    ap_ST_fsm_state34 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_2_x119_dout;
input   fifo_C_C_IO_L2_in_2_x119_empty_n;
output   fifo_C_C_IO_L2_in_2_x119_read;
output  [511:0] fifo_C_C_IO_L2_in_3_x120_din;
input   fifo_C_C_IO_L2_in_3_x120_full_n;
output   fifo_C_C_IO_L2_in_3_x120_write;
output  [255:0] fifo_C_PE_0_2_x1111_din;
input   fifo_C_PE_0_2_x1111_full_n;
output   fifo_C_PE_0_2_x1111_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_2_x119_read;
reg fifo_C_C_IO_L2_in_3_x120_write;
reg[255:0] fifo_C_PE_0_2_x1111_din;
reg fifo_C_PE_0_2_x1111_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_2_x119_blk_n;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln890_1355_fu_943_p2;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln890_1352_fu_1532_p2;
wire    ap_CS_fsm_state19;
reg    fifo_C_C_IO_L2_in_3_x120_blk_n;
reg    fifo_C_PE_0_2_x1111_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln878_22_reg_2149;
reg   [0:0] icmp_ln878_22_reg_2149_pp0_iter1_reg;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln878_21_reg_2260;
reg   [0:0] icmp_ln878_21_reg_2260_pp1_iter1_reg;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln878_20_reg_2347;
reg   [0:0] icmp_ln878_20_reg_2347_pp2_iter1_reg;
reg   [5:0] indvar_flatten_reg_570;
reg   [1:0] n_V_12_reg_581;
reg   [511:0] p_Val2_s_reg_592;
reg   [5:0] indvar_flatten72_reg_657;
reg   [1:0] n_V_11_reg_668;
reg   [511:0] p_Val2_25_reg_679;
reg   [5:0] indvar_flatten153_reg_745;
reg   [1:0] n_V_reg_756;
reg   [511:0] p_Val2_26_reg_767;
reg   [511:0] reg_776;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_782;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state30;
wire   [4:0] add_ln890_270_fu_788_p2;
reg   [4:0] add_ln890_270_reg_1943;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890317_fu_800_p2;
reg   [0:0] icmp_ln890317_reg_1951;
wire   [0:0] icmp_ln890_fu_794_p2;
wire   [2:0] select_ln17342_fu_806_p3;
reg   [2:0] select_ln17342_reg_1956;
wire   [0:0] or_ln17342_fu_814_p2;
reg   [0:0] or_ln17342_reg_1961;
wire   [0:0] and_ln17342_fu_826_p2;
reg   [0:0] and_ln17342_reg_1965;
wire   [5:0] add_i_i780_cast_fu_840_p2;
reg   [5:0] add_i_i780_cast_reg_1969;
wire   [0:0] icmp_ln17354_fu_863_p2;
reg   [0:0] icmp_ln17354_reg_1981;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_519_fu_846_p3;
wire   [0:0] icmp_ln886_9_fu_858_p2;
wire   [3:0] add_ln691_1277_fu_869_p2;
reg   [3:0] add_ln691_1277_reg_1985;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln691_1275_fu_881_p2;
reg   [3:0] add_ln691_1275_reg_1993;
wire   [6:0] tmp_574_cast_fu_891_p3;
reg   [6:0] tmp_574_cast_reg_1998;
wire   [3:0] c3_45_fu_905_p2;
wire   [0:0] icmp_ln890_1343_fu_899_p2;
wire   [0:0] icmp_ln890_1344_fu_875_p2;
wire   [4:0] add_ln691_1278_fu_911_p2;
reg   [4:0] add_ln691_1278_reg_2011;
wire    ap_CS_fsm_state5;
wire   [4:0] add_ln691_1276_fu_923_p2;
reg   [4:0] add_ln691_1276_reg_2019;
reg    ap_block_state7;
reg   [6:0] local_C_pong_V_addr_reg_2024;
wire   [16:0] add_ln17389_fu_949_p2;
reg   [16:0] add_ln17389_reg_2032;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln890_1348_fu_965_p2;
reg   [0:0] icmp_ln890_1348_reg_2040;
wire   [0:0] icmp_ln17389_fu_959_p2;
wire   [0:0] or_ln17395_fu_1001_p2;
reg   [0:0] or_ln17395_reg_2045;
wire   [3:0] select_ln17396_fu_1063_p3;
reg   [3:0] select_ln17396_reg_2050;
wire   [0:0] select_ln17396_1_fu_1075_p3;
reg   [0:0] select_ln17396_1_reg_2056;
wire   [5:0] select_ln890_468_fu_1083_p3;
reg   [5:0] select_ln890_468_reg_2061;
wire   [3:0] select_ln17396_2_fu_1119_p3;
reg   [3:0] select_ln17396_2_reg_2066;
wire   [16:0] add_ln17462_fu_1127_p2;
reg   [16:0] add_ln17462_reg_2071;
wire   [0:0] icmp_ln890_1345_fu_1143_p2;
reg   [0:0] icmp_ln890_1345_reg_2079;
wire   [0:0] icmp_ln17462_fu_1137_p2;
wire   [0:0] or_ln17468_fu_1179_p2;
reg   [0:0] or_ln17468_reg_2084;
wire   [3:0] select_ln17469_fu_1241_p3;
reg   [3:0] select_ln17469_reg_2089;
wire   [0:0] select_ln17469_1_fu_1253_p3;
reg   [0:0] select_ln17469_1_reg_2095;
wire   [5:0] select_ln890_467_fu_1261_p3;
reg   [5:0] select_ln890_467_reg_2100;
wire   [3:0] select_ln17469_2_fu_1297_p3;
reg   [3:0] select_ln17469_2_reg_2105;
wire   [0:0] arb_fu_1311_p2;
wire   [2:0] add_ln691_1266_fu_1316_p2;
wire    ap_CS_fsm_state10;
reg   [0:0] data_split_V_22_addr_reg_2125;
wire   [5:0] add_ln890_276_fu_1334_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state12_pp0_stage0_iter0;
wire    ap_block_state13_pp0_stage0_iter1;
reg    ap_block_state14_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln890_1354_fu_1340_p2;
reg   [0:0] icmp_ln890_1354_reg_2135;
wire   [511:0] zext_ln1497_12_fu_1388_p1;
wire   [1:0] add_ln691_1270_fu_1392_p2;
reg   [1:0] add_ln691_1270_reg_2144;
wire   [0:0] icmp_ln878_22_fu_1398_p2;
wire   [3:0] add_ln691_1269_fu_1404_p2;
wire    ap_CS_fsm_state15;
wire   [9:0] select_ln890_471_fu_1415_p3;
wire   [10:0] select_ln890_472_fu_1428_p3;
wire   [0:0] icmp_ln17427_fu_1452_p2;
reg   [0:0] icmp_ln17427_reg_2174;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_518_fu_1435_p3;
wire   [0:0] icmp_ln886_fu_1447_p2;
wire   [3:0] add_ln691_1273_fu_1458_p2;
reg   [3:0] add_ln691_1273_reg_2178;
wire    ap_CS_fsm_state17;
wire   [3:0] add_ln691_1271_fu_1470_p2;
reg   [3:0] add_ln691_1271_reg_2186;
wire   [6:0] tmp_569_cast_fu_1480_p3;
reg   [6:0] tmp_569_cast_reg_2191;
wire   [3:0] c3_44_fu_1494_p2;
wire   [0:0] icmp_ln890_1341_fu_1488_p2;
wire   [0:0] icmp_ln890_1342_fu_1464_p2;
wire   [4:0] add_ln691_1274_fu_1500_p2;
reg   [4:0] add_ln691_1274_reg_2204;
wire    ap_CS_fsm_state18;
wire   [4:0] add_ln691_1272_fu_1512_p2;
reg   [4:0] add_ln691_1272_reg_2212;
reg    ap_block_state20;
reg   [6:0] local_C_ping_V_addr_21_reg_2217;
wire    ap_CS_fsm_state22;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_53_reg_2230;
wire    ap_CS_fsm_state23;
reg   [0:0] data_split_V_21_addr_reg_2236;
wire   [5:0] add_ln890_275_fu_1551_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state24_pp1_stage0_iter0;
wire    ap_block_state25_pp1_stage0_iter1;
reg    ap_block_state26_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_1351_fu_1557_p2;
reg   [0:0] icmp_ln890_1351_reg_2246;
wire   [511:0] zext_ln1497_11_fu_1604_p1;
wire   [1:0] add_ln691_1268_fu_1608_p2;
reg   [1:0] add_ln691_1268_reg_2255;
wire   [0:0] icmp_ln878_21_fu_1614_p2;
wire   [3:0] add_ln691_1267_fu_1620_p2;
wire    ap_CS_fsm_state27;
wire   [9:0] select_ln890_469_fu_1631_p3;
wire   [10:0] select_ln890_470_fu_1644_p3;
wire   [16:0] add_ln17505_fu_1651_p2;
reg   [16:0] add_ln17505_reg_2279;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln890_1337_fu_1667_p2;
reg   [0:0] icmp_ln890_1337_reg_2287;
wire   [0:0] icmp_ln17505_fu_1661_p2;
wire   [0:0] or_ln17511_fu_1703_p2;
reg   [0:0] or_ln17511_reg_2292;
wire   [3:0] select_ln17512_fu_1765_p3;
reg   [3:0] select_ln17512_reg_2297;
wire   [0:0] select_ln17512_1_fu_1777_p3;
reg   [0:0] select_ln17512_1_reg_2303;
wire   [5:0] select_ln890_fu_1785_p3;
reg   [5:0] select_ln890_reg_2308;
wire   [3:0] select_ln17512_2_fu_1821_p3;
reg   [3:0] select_ln17512_2_reg_2313;
wire    ap_CS_fsm_state29;
reg   [0:0] data_split_V_addr156_reg_2323;
wire   [5:0] add_ln890_269_fu_1842_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state31_pp2_stage0_iter0;
wire    ap_block_state32_pp2_stage0_iter1;
reg    ap_block_state33_pp2_stage0_iter2;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln890_1340_fu_1848_p2;
reg   [0:0] icmp_ln890_1340_reg_2333;
wire   [511:0] zext_ln1497_fu_1896_p1;
wire   [1:0] add_ln691_1263_fu_1900_p2;
reg   [1:0] add_ln691_1263_reg_2342;
wire   [0:0] icmp_ln878_20_fu_1906_p2;
wire   [3:0] add_ln691_1262_fu_1912_p2;
wire    ap_CS_fsm_state34;
wire   [9:0] select_ln890_465_fu_1923_p3;
wire   [10:0] select_ln890_466_fu_1936_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state12;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state24;
reg    ap_enable_reg_pp1_iter1;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state31;
reg    ap_enable_reg_pp2_iter1;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_ce1;
reg    local_C_ping_V_we1;
wire   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_ce1;
reg    local_C_pong_V_we1;
wire   [0:0] data_split_V_22_address0;
reg    data_split_V_22_ce0;
reg    data_split_V_22_we0;
wire   [255:0] data_split_V_22_d0;
reg    data_split_V_22_ce1;
wire   [255:0] data_split_V_22_q1;
wire   [0:0] data_split_V_21_address0;
reg    data_split_V_21_ce0;
reg    data_split_V_21_we0;
wire   [255:0] data_split_V_21_d0;
reg    data_split_V_21_ce1;
wire   [255:0] data_split_V_21_q1;
wire   [0:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
wire   [255:0] data_split_V_d0;
reg    data_split_V_ce1;
wire   [255:0] data_split_V_q1;
reg   [4:0] indvar_flatten141_reg_353;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_364;
reg   [0:0] intra_trans_en_reg_375;
reg   [0:0] arb_11_reg_388;
reg   [3:0] c3_43_reg_400;
reg   [3:0] c4_V_43_reg_412;
wire   [0:0] icmp_ln890_1356_fu_917_p2;
reg   [3:0] c4_V_42_reg_423;
reg   [4:0] c5_V_91_reg_434;
reg    ap_block_state6;
reg   [4:0] c5_V_90_reg_445;
wire    ap_CS_fsm_state8;
reg   [16:0] indvar_flatten60_reg_456;
reg   [10:0] indvar_flatten30_reg_467;
reg   [9:0] indvar_flatten8_reg_479;
reg   [5:0] c6_V_148_reg_491;
reg   [3:0] c7_V_86_reg_502;
reg   [16:0] indvar_flatten133_reg_513;
reg   [10:0] indvar_flatten103_reg_524;
reg   [9:0] indvar_flatten81_reg_536;
reg   [5:0] c6_V_147_reg_548;
reg   [3:0] c7_V_85_reg_559;
reg   [1:0] ap_phi_mux_n_V_12_phi_fu_585_p4;
reg   [3:0] c3_reg_601;
reg   [3:0] c4_V_41_reg_613;
wire   [0:0] icmp_ln890_1353_fu_1506_p2;
reg   [3:0] c4_V_reg_624;
reg   [4:0] c5_V_89_reg_635;
reg    ap_block_state19;
reg   [4:0] c5_V_reg_646;
wire    ap_CS_fsm_state21;
reg   [1:0] ap_phi_mux_n_V_11_phi_fu_672_p4;
reg   [16:0] indvar_flatten214_reg_688;
reg   [10:0] indvar_flatten184_reg_699;
reg   [9:0] indvar_flatten162_reg_711;
reg   [5:0] c6_V_reg_723;
reg   [3:0] c7_V_reg_734;
reg   [1:0] ap_phi_mux_n_V_phi_fu_760_p4;
wire   [63:0] zext_ln17364_1_fu_938_p1;
wire   [63:0] tmp_40_fu_1321_p4;
wire   [63:0] zext_ln890_86_fu_1330_p1;
wire   [63:0] zext_ln878_12_fu_1368_p1;
wire   [63:0] zext_ln17437_1_fu_1527_p1;
wire   [63:0] tmp_39_fu_1538_p4;
wire   [63:0] zext_ln890_85_fu_1547_p1;
wire   [63:0] zext_ln878_11_fu_1584_p1;
wire   [63:0] tmp_s_fu_1829_p4;
wire   [63:0] zext_ln890_fu_1838_p1;
wire   [63:0] zext_ln878_fu_1876_p1;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage0_01001;
wire   [0:0] xor_ln17342_fu_820_p2;
wire   [5:0] p_shl_fu_832_p3;
wire   [5:0] zext_ln886_9_fu_854_p1;
wire   [2:0] trunc_ln17364_fu_887_p1;
wire   [6:0] zext_ln17364_fu_929_p1;
wire   [6:0] add_ln17364_fu_933_p2;
wire   [0:0] icmp_ln890_1349_fu_977_p2;
wire   [0:0] xor_ln17389_fu_971_p2;
wire   [0:0] icmp_ln890_1350_fu_989_p2;
wire   [0:0] and_ln17389_1_fu_995_p2;
wire   [0:0] empty_fu_955_p1;
wire   [0:0] xor_ln17395_1_fu_1015_p2;
wire   [0:0] xor_ln17395_fu_1027_p2;
wire   [0:0] and_ln17389_fu_983_p2;
wire   [0:0] or_ln17395_1_fu_1033_p2;
wire   [5:0] select_ln17395_fu_1007_p3;
wire   [0:0] and_ln17395_fu_1039_p2;
wire   [0:0] or_ln17396_fu_1051_p2;
wire   [0:0] or_ln17396_1_fu_1057_p2;
wire   [5:0] add_ln691_1265_fu_1045_p2;
wire   [0:0] empty_2507_fu_1071_p1;
wire   [0:0] and_ln17395_1_fu_1021_p2;
wire   [3:0] tmp_523_fu_1101_p4;
wire   [3:0] tmp_522_fu_1091_p4;
wire   [3:0] select_ln17395_1_fu_1111_p3;
wire   [0:0] icmp_ln890_1346_fu_1155_p2;
wire   [0:0] xor_ln17462_fu_1149_p2;
wire   [0:0] icmp_ln890_1347_fu_1167_p2;
wire   [0:0] and_ln17462_1_fu_1173_p2;
wire   [0:0] empty_2508_fu_1133_p1;
wire   [0:0] xor_ln17468_1_fu_1193_p2;
wire   [0:0] xor_ln17468_fu_1205_p2;
wire   [0:0] and_ln17462_fu_1161_p2;
wire   [0:0] or_ln17468_1_fu_1211_p2;
wire   [5:0] select_ln17468_fu_1185_p3;
wire   [0:0] and_ln17468_fu_1217_p2;
wire   [0:0] or_ln17469_fu_1229_p2;
wire   [0:0] or_ln17469_1_fu_1235_p2;
wire   [5:0] add_ln691_1264_fu_1223_p2;
wire   [0:0] empty_2509_fu_1249_p1;
wire   [0:0] and_ln17468_1_fu_1199_p2;
wire   [3:0] tmp_521_fu_1279_p4;
wire   [3:0] tmp_520_fu_1269_p4;
wire   [3:0] select_ln17468_1_fu_1289_p3;
wire   [0:0] xor_ln17495_fu_1305_p2;
wire   [0:0] icmp_ln878_23_fu_1346_p2;
wire   [1:0] select_ln17400_fu_1352_p3;
wire   [511:0] select_ln17400_1_fu_1360_p3;
wire   [255:0] r_fu_1378_p4;
wire   [9:0] add_ln890_273_fu_1409_p2;
wire   [10:0] add_ln890_274_fu_1422_p2;
wire   [5:0] zext_ln886_fu_1443_p1;
wire   [2:0] trunc_ln17437_fu_1476_p1;
wire   [6:0] zext_ln17437_fu_1518_p1;
wire   [6:0] add_ln17437_fu_1522_p2;
wire   [0:0] icmp_ln878_fu_1563_p2;
wire   [1:0] select_ln17473_fu_1569_p3;
wire   [511:0] select_ln17473_1_fu_1577_p3;
wire   [255:0] r_19_fu_1594_p4;
wire   [9:0] add_ln890_271_fu_1625_p2;
wire   [10:0] add_ln890_272_fu_1638_p2;
wire   [0:0] icmp_ln890_1338_fu_1679_p2;
wire   [0:0] xor_ln17505_fu_1673_p2;
wire   [0:0] icmp_ln890_1339_fu_1691_p2;
wire   [0:0] and_ln17505_1_fu_1697_p2;
wire   [0:0] empty_2510_fu_1657_p1;
wire   [0:0] xor_ln17511_1_fu_1717_p2;
wire   [0:0] xor_ln17511_fu_1729_p2;
wire   [0:0] and_ln17505_fu_1685_p2;
wire   [0:0] or_ln17511_1_fu_1735_p2;
wire   [5:0] select_ln17511_fu_1709_p3;
wire   [0:0] and_ln17511_fu_1741_p2;
wire   [0:0] or_ln17512_fu_1753_p2;
wire   [0:0] or_ln17512_1_fu_1759_p2;
wire   [5:0] add_ln691_fu_1747_p2;
wire   [0:0] empty_2511_fu_1773_p1;
wire   [0:0] and_ln17511_1_fu_1723_p2;
wire   [3:0] tmp_517_fu_1803_p4;
wire   [3:0] tmp_fu_1793_p4;
wire   [3:0] select_ln17511_1_fu_1813_p3;
wire   [0:0] icmp_ln878319_fu_1854_p2;
wire   [1:0] select_ln17516_fu_1860_p3;
wire   [511:0] select_ln17516_1_fu_1868_p3;
wire   [255:0] r_20_fu_1886_p4;
wire   [9:0] add_ln890_fu_1917_p2;
wire   [10:0] add_ln890_268_fu_1930_p2;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
end

top_C_IO_L2_in_0_x1_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .q0(local_C_ping_V_q0),
    .address1(local_C_ping_V_addr_21_reg_2217),
    .ce1(local_C_ping_V_ce1),
    .we1(local_C_ping_V_we1),
    .d1(reg_776)
);

top_C_IO_L2_in_0_x1_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .q0(local_C_pong_V_q0),
    .address1(local_C_pong_V_addr_reg_2024),
    .ce1(local_C_pong_V_ce1),
    .we1(local_C_pong_V_we1),
    .d1(reg_776)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_22_address0),
    .ce0(data_split_V_22_ce0),
    .we0(data_split_V_22_we0),
    .d0(data_split_V_22_d0),
    .address1(data_split_V_22_addr_reg_2125),
    .ce1(data_split_V_22_ce1),
    .q1(data_split_V_22_q1)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_21_address0),
    .ce0(data_split_V_21_ce0),
    .we0(data_split_V_21_we0),
    .d0(data_split_V_21_d0),
    .address1(data_split_V_21_addr_reg_2236),
    .ce1(data_split_V_21_ce1),
    .q1(data_split_V_21_q1)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .address1(data_split_V_addr156_reg_2323),
    .ce1(data_split_V_ce1),
    .q1(data_split_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln17505_fu_1661_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state12)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state12);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state24) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state24)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state24);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state23)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state31) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state31)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state31);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17342_reg_1961 == 1'd0) | ((icmp_ln17462_fu_1137_p2 == 1'd1) & (1'd1 == and_ln17342_reg_1965))) | ((1'd0 == and_ln17342_reg_1965) & (icmp_ln17389_fu_959_p2 == 1'd1))))) begin
        arb_11_reg_388 <= arb_fu_1311_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        arb_11_reg_388 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17342_reg_1961 == 1'd0) | ((icmp_ln17462_fu_1137_p2 == 1'd1) & (1'd1 == and_ln17342_reg_1965))) | ((1'd0 == and_ln17342_reg_1965) & (icmp_ln17389_fu_959_p2 == 1'd1))))) begin
        c1_V_reg_364 <= add_ln691_1266_fu_1316_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c1_V_reg_364 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln17342_fu_826_p2) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd0))) begin
        c3_43_reg_400 <= 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1344_fu_875_p2 == 1'd1) & (icmp_ln17354_reg_1981 == 1'd0)) | ((icmp_ln890_1343_fu_899_p2 == 1'd1) & (icmp_ln17354_reg_1981 == 1'd1))))) begin
        c3_43_reg_400 <= c3_45_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd0) & (1'd1 == and_ln17342_fu_826_p2))) begin
        c3_reg_601 <= 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln890_1342_fu_1464_p2 == 1'd1) & (icmp_ln17427_reg_2174 == 1'd0)) | ((icmp_ln890_1341_fu_1488_p2 == 1'd1) & (icmp_ln17427_reg_2174 == 1'd1))))) begin
        c3_reg_601 <= c3_44_fu_1494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1447_p2 == 1'd0) & (tmp_518_fu_1435_p3 == 1'd0) & (icmp_ln17427_fu_1452_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        c4_V_41_reg_613 <= 4'd0;
    end else if (((icmp_ln890_1353_fu_1506_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c4_V_41_reg_613 <= add_ln691_1273_reg_2178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_9_fu_858_p2 == 1'd0) & (tmp_519_fu_846_p3 == 1'd0) & (icmp_ln17354_fu_863_p2 == 1'd1))) begin
        c4_V_42_reg_423 <= 4'd0;
    end else if ((~((icmp_ln890_1355_fu_943_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (icmp_ln890_1355_fu_943_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_42_reg_423 <= add_ln691_1275_reg_1993;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_9_fu_858_p2 == 1'd0) & (tmp_519_fu_846_p3 == 1'd0) & (icmp_ln17354_fu_863_p2 == 1'd0))) begin
        c4_V_43_reg_412 <= 4'd0;
    end else if (((icmp_ln890_1356_fu_917_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c4_V_43_reg_412 <= add_ln691_1277_reg_1985;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1447_p2 == 1'd0) & (tmp_518_fu_1435_p3 == 1'd0) & (icmp_ln17427_fu_1452_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c4_V_reg_624 <= 4'd0;
    end else if ((~((icmp_ln890_1352_fu_1532_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (icmp_ln890_1352_fu_1532_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c4_V_reg_624 <= add_ln691_1271_reg_2186;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1342_fu_1464_p2 == 1'd0) & (icmp_ln17427_reg_2174 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        c5_V_89_reg_635 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_89_reg_635 <= add_ln691_1274_reg_2204;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1343_fu_899_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17354_reg_1981 == 1'd1))) begin
        c5_V_90_reg_445 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        c5_V_90_reg_445 <= add_ln691_1276_reg_2019;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1344_fu_875_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17354_reg_1981 == 1'd0))) begin
        c5_V_91_reg_434 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        c5_V_91_reg_434 <= add_ln691_1278_reg_2011;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1341_fu_1488_p2 == 1'd0) & (icmp_ln17427_reg_2174 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c5_V_reg_646 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        c5_V_reg_646 <= add_ln691_1272_reg_2212;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_518_fu_1435_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_fu_1447_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        c6_V_147_reg_548 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        c6_V_147_reg_548 <= select_ln890_467_reg_2100;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_519_fu_846_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_9_fu_858_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        c6_V_148_reg_491 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c6_V_148_reg_491 <= select_ln890_468_reg_2061;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd1))) begin
        c6_V_reg_723 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        c6_V_reg_723 <= select_ln890_reg_2308;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_518_fu_1435_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_fu_1447_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        c7_V_85_reg_559 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        c7_V_85_reg_559 <= add_ln691_1267_fu_1620_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_519_fu_846_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_9_fu_858_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        c7_V_86_reg_502 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c7_V_86_reg_502 <= add_ln691_1269_fu_1404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd1))) begin
        c7_V_reg_734 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        c7_V_reg_734 <= add_ln691_1262_fu_1912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_518_fu_1435_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_fu_1447_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        indvar_flatten103_reg_524 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten103_reg_524 <= select_ln890_470_fu_1644_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_518_fu_1435_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_fu_1447_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        indvar_flatten133_reg_513 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten133_reg_513 <= add_ln17462_reg_2071;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17342_reg_1961 == 1'd0) | ((icmp_ln17462_fu_1137_p2 == 1'd1) & (1'd1 == and_ln17342_reg_1965))) | ((1'd0 == and_ln17342_reg_1965) & (icmp_ln17389_fu_959_p2 == 1'd1))))) begin
        indvar_flatten141_reg_353 <= add_ln890_270_reg_1943;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten141_reg_353 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1340_fu_1848_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten153_reg_745 <= add_ln890_269_fu_1842_p2;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        indvar_flatten153_reg_745 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd1))) begin
        indvar_flatten162_reg_711 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        indvar_flatten162_reg_711 <= select_ln890_465_fu_1923_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd1))) begin
        indvar_flatten184_reg_699 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        indvar_flatten184_reg_699 <= select_ln890_466_fu_1936_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd1))) begin
        indvar_flatten214_reg_688 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        indvar_flatten214_reg_688 <= add_ln17505_reg_2279;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_519_fu_846_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_9_fu_858_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        indvar_flatten30_reg_467 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten30_reg_467 <= select_ln890_472_fu_1428_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_519_fu_846_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_9_fu_858_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        indvar_flatten60_reg_456 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten60_reg_456 <= add_ln17389_reg_2032;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1351_fu_1557_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten72_reg_657 <= add_ln890_275_fu_1551_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        indvar_flatten72_reg_657 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((tmp_518_fu_1435_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_fu_1447_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        indvar_flatten81_reg_536 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar_flatten81_reg_536 <= select_ln890_469_fu_1631_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_519_fu_846_p3 == 1'd1) & (or_ln17342_reg_1961 == 1'd1)) | ((icmp_ln886_9_fu_858_p2 == 1'd1) & (or_ln17342_reg_1961 == 1'd1))))) begin
        indvar_flatten8_reg_479 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten8_reg_479 <= select_ln890_471_fu_1415_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1354_fu_1340_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_570 <= add_ln890_276_fu_1334_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten_reg_570 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17342_reg_1961 == 1'd0) | ((icmp_ln17462_fu_1137_p2 == 1'd1) & (1'd1 == and_ln17342_reg_1965))) | ((1'd0 == and_ln17342_reg_1965) & (icmp_ln17389_fu_959_p2 == 1'd1))))) begin
        intra_trans_en_reg_375 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_375 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_1351_reg_2246 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        n_V_11_reg_668 <= add_ln691_1268_reg_2255;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        n_V_11_reg_668 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1354_reg_2135 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        n_V_12_reg_581 <= add_ln691_1270_reg_2144;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        n_V_12_reg_581 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln890_1340_reg_2333 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        n_V_reg_756 <= add_ln691_1263_reg_2342;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        n_V_reg_756 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1351_fu_1557_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_Val2_25_reg_679 <= zext_ln1497_11_fu_1604_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_25_reg_679 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1340_fu_1848_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        p_Val2_26_reg_767 <= zext_ln1497_fu_1896_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        p_Val2_26_reg_767 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1354_fu_1340_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_s_reg_592 <= zext_ln1497_12_fu_1388_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Val2_s_reg_592 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd0))) begin
        add_i_i780_cast_reg_1969[5 : 3] <= add_i_i780_cast_fu_840_p2[5 : 3];
        and_ln17342_reg_1965 <= and_ln17342_fu_826_p2;
        icmp_ln890317_reg_1951 <= icmp_ln890317_fu_800_p2;
        or_ln17342_reg_1961 <= or_ln17342_fu_814_p2;
        select_ln17342_reg_1956 <= select_ln17342_fu_806_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln17342_reg_1965) & (1'b1 == ap_CS_fsm_state9) & (or_ln17342_reg_1961 == 1'd1))) begin
        add_ln17389_reg_2032 <= add_ln17389_fu_949_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (or_ln17342_reg_1961 == 1'd1) & (1'd1 == and_ln17342_reg_1965))) begin
        add_ln17462_reg_2071 <= add_ln17462_fu_1127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln17505_reg_2279 <= add_ln17505_fu_1651_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1340_fu_1848_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln691_1263_reg_2342 <= add_ln691_1263_fu_1900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1351_fu_1557_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln691_1268_reg_2255 <= add_ln691_1268_fu_1608_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1354_fu_1340_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln691_1270_reg_2144 <= add_ln691_1270_fu_1392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17427_reg_2174 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        add_ln691_1271_reg_2186 <= add_ln691_1271_fu_1470_p2;
        tmp_569_cast_reg_2191[6 : 4] <= tmp_569_cast_fu_1480_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_1352_fu_1532_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
        add_ln691_1272_reg_2212 <= add_ln691_1272_fu_1512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17427_reg_2174 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        add_ln691_1273_reg_2178 <= add_ln691_1273_fu_1458_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln691_1274_reg_2204 <= add_ln691_1274_fu_1500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17354_reg_1981 == 1'd1))) begin
        add_ln691_1275_reg_1993 <= add_ln691_1275_fu_881_p2;
        tmp_574_cast_reg_1998[6 : 4] <= tmp_574_cast_fu_891_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_1355_fu_943_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        add_ln691_1276_reg_2019 <= add_ln691_1276_fu_923_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17354_reg_1981 == 1'd0))) begin
        add_ln691_1277_reg_1985 <= add_ln691_1277_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1278_reg_2011 <= add_ln691_1278_fu_911_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_270_reg_1943 <= add_ln890_270_fu_788_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        data_split_V_21_addr_reg_2236 <= zext_ln890_85_fu_1547_p1;
        in_data_V_53_reg_2230 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        data_split_V_22_addr_reg_2125 <= zext_ln890_86_fu_1330_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        data_split_V_addr156_reg_2323 <= zext_ln890_fu_1838_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_9_fu_858_p2 == 1'd0) & (tmp_519_fu_846_p3 == 1'd0))) begin
        icmp_ln17354_reg_1981 <= icmp_ln17354_fu_863_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1447_p2 == 1'd0) & (tmp_518_fu_1435_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln17427_reg_2174 <= icmp_ln17427_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1340_fu_1848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln878_20_reg_2347 <= icmp_ln878_20_fu_1906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln878_20_reg_2347_pp2_iter1_reg <= icmp_ln878_20_reg_2347;
        icmp_ln890_1340_reg_2333 <= icmp_ln890_1340_fu_1848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1351_fu_1557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln878_21_reg_2260 <= icmp_ln878_21_fu_1614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln878_21_reg_2260_pp1_iter1_reg <= icmp_ln878_21_reg_2260;
        icmp_ln890_1351_reg_2246 <= icmp_ln890_1351_fu_1557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1354_fu_1340_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln878_22_reg_2149 <= icmp_ln878_22_fu_1398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln878_22_reg_2149_pp0_iter1_reg <= icmp_ln878_22_reg_2149;
        icmp_ln890_1354_reg_2135 <= icmp_ln890_1354_fu_1340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17505_fu_1661_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        icmp_ln890_1337_reg_2287 <= icmp_ln890_1337_fu_1667_p2;
        or_ln17511_reg_2292 <= or_ln17511_fu_1703_p2;
        select_ln17512_1_reg_2303 <= select_ln17512_1_fu_1777_p3;
        select_ln17512_2_reg_2313 <= select_ln17512_2_fu_1821_p3;
        select_ln17512_reg_2297 <= select_ln17512_fu_1765_p3;
        select_ln890_reg_2308 <= select_ln890_fu_1785_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17462_fu_1137_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17342_reg_1961 == 1'd1) & (1'd1 == and_ln17342_reg_1965))) begin
        icmp_ln890_1345_reg_2079 <= icmp_ln890_1345_fu_1143_p2;
        or_ln17468_reg_2084 <= or_ln17468_fu_1179_p2;
        select_ln17469_1_reg_2095 <= select_ln17469_1_fu_1253_p3;
        select_ln17469_2_reg_2105 <= select_ln17469_2_fu_1297_p3;
        select_ln17469_reg_2089 <= select_ln17469_fu_1241_p3;
        select_ln890_467_reg_2100 <= select_ln890_467_fu_1261_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln17342_reg_1965) & (icmp_ln17389_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17342_reg_1961 == 1'd1))) begin
        icmp_ln890_1348_reg_2040 <= icmp_ln890_1348_fu_965_p2;
        or_ln17395_reg_2045 <= or_ln17395_fu_1001_p2;
        select_ln17396_1_reg_2056 <= select_ln17396_1_fu_1075_p3;
        select_ln17396_2_reg_2066 <= select_ln17396_2_fu_1119_p3;
        select_ln17396_reg_2050 <= select_ln17396_fu_1063_p3;
        select_ln890_468_reg_2061 <= select_ln890_468_fu_1083_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        local_C_ping_V_addr_21_reg_2217 <= zext_ln17437_1_fu_1527_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        local_C_pong_V_addr_reg_2024 <= zext_ln17364_1_fu_938_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln890_1352_fu_1532_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln890_1355_fu_943_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        reg_776 <= fifo_C_C_IO_L2_in_2_x119_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_782 <= local_C_ping_V_q0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1354_fu_1340_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1351_fu_1557_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state24 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state24 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1340_fu_1848_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state31 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state31 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln17505_fu_1661_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_1351_reg_2246 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_n_V_11_phi_fu_672_p4 = add_ln691_1268_reg_2255;
    end else begin
        ap_phi_mux_n_V_11_phi_fu_672_p4 = n_V_11_reg_668;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1354_reg_2135 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_n_V_12_phi_fu_585_p4 = add_ln691_1270_reg_2144;
    end else begin
        ap_phi_mux_n_V_12_phi_fu_585_p4 = n_V_12_reg_581;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln890_1340_reg_2333 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_n_V_phi_fu_760_p4 = add_ln691_1263_reg_2342;
    end else begin
        ap_phi_mux_n_V_phi_fu_760_p4 = n_V_reg_756;
    end
end

always @ (*) begin
    if (((icmp_ln17505_fu_1661_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        data_split_V_21_ce0 = 1'b1;
    end else begin
        data_split_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        data_split_V_21_ce1 = 1'b1;
    end else begin
        data_split_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1351_fu_1557_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        data_split_V_21_we0 = 1'b1;
    end else begin
        data_split_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_split_V_22_ce0 = 1'b1;
    end else begin
        data_split_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_split_V_22_ce1 = 1'b1;
    end else begin
        data_split_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1354_fu_1340_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_split_V_22_we0 = 1'b1;
    end else begin
        data_split_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_split_V_ce1 = 1'b1;
    end else begin
        data_split_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1340_fu_1848_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state6) | ((icmp_ln890_1352_fu_1532_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln890_1355_fu_943_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_2_x119_blk_n = fifo_C_C_IO_L2_in_2_x119_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_2_x119_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln890_1352_fu_1532_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (icmp_ln890_1352_fu_1532_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | (~((icmp_ln890_1355_fu_943_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (icmp_ln890_1355_fu_943_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_2_x119_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_2_x119_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state6))) begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = fifo_C_C_IO_L2_in_3_x120_full_n;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_3_x120_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln878_22_reg_2149_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln878_20_reg_2347_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((icmp_ln878_21_reg_2260_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        fifo_C_PE_0_2_x1111_blk_n = fifo_C_PE_0_2_x1111_full_n;
    end else begin
        fifo_C_PE_0_2_x1111_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln878_20_reg_2347_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        fifo_C_PE_0_2_x1111_din = data_split_V_q1;
    end else if (((icmp_ln878_21_reg_2260_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        fifo_C_PE_0_2_x1111_din = data_split_V_21_q1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln878_22_reg_2149_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        fifo_C_PE_0_2_x1111_din = data_split_V_22_q1;
    end else begin
        fifo_C_PE_0_2_x1111_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln878_22_reg_2149_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln878_20_reg_2347_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln878_21_reg_2260_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        fifo_C_PE_0_2_x1111_write = 1'b1;
    end else begin
        fifo_C_PE_0_2_x1111_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        local_C_ping_V_address0 = tmp_s_fu_1829_p4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        local_C_ping_V_address0 = tmp_40_fu_1321_p4;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state10))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        local_C_ping_V_ce1 = 1'b1;
    end else begin
        local_C_ping_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        local_C_ping_V_we1 = 1'b1;
    end else begin
        local_C_ping_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        local_C_pong_V_ce1 = 1'b1;
    end else begin
        local_C_pong_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        local_C_pong_V_we1 = 1'b1;
    end else begin
        local_C_pong_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_794_p2 == 1'd0) & (1'd1 == and_ln17342_fu_826_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln886_9_fu_858_p2 == 1'd1) | (tmp_519_fu_846_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1344_fu_875_p2 == 1'd1) & (icmp_ln17354_reg_1981 == 1'd0)) | ((icmp_ln890_1343_fu_899_p2 == 1'd1) & (icmp_ln17354_reg_1981 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln890_1343_fu_899_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17354_reg_1981 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_1356_fu_917_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((icmp_ln890_1355_fu_943_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (icmp_ln890_1355_fu_943_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((icmp_ln890_1355_fu_943_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (icmp_ln890_1355_fu_943_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17342_reg_1961 == 1'd0) | ((icmp_ln17462_fu_1137_p2 == 1'd1) & (1'd1 == and_ln17342_reg_1965))) | ((1'd0 == and_ln17342_reg_1965) & (icmp_ln17389_fu_959_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln17462_fu_1137_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17342_reg_1961 == 1'd1) & (1'd1 == and_ln17342_reg_1965))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln890_1354_fu_1340_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln890_1354_fu_1340_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & ((icmp_ln886_fu_1447_p2 == 1'd1) | (tmp_518_fu_1435_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln890_1342_fu_1464_p2 == 1'd1) & (icmp_ln17427_reg_2174 == 1'd0)) | ((icmp_ln890_1341_fu_1488_p2 == 1'd1) & (icmp_ln17427_reg_2174 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((icmp_ln890_1341_fu_1488_p2 == 1'd0) & (icmp_ln17427_reg_2174 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln890_1353_fu_1506_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if ((~((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if ((~((icmp_ln890_1352_fu_1532_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (icmp_ln890_1352_fu_1532_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if ((~((icmp_ln890_1352_fu_1532_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0)) & (icmp_ln890_1352_fu_1532_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln890_1351_fu_1557_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln890_1351_fu_1557_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln17505_fu_1661_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln890_1340_fu_1848_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln890_1340_fu_1848_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_840_p2 = ($signed(6'd41) - $signed(p_shl_fu_832_p3));

assign add_ln17364_fu_933_p2 = (tmp_574_cast_reg_1998 + zext_ln17364_fu_929_p1);

assign add_ln17389_fu_949_p2 = (indvar_flatten60_reg_456 + 17'd1);

assign add_ln17437_fu_1522_p2 = (tmp_569_cast_reg_2191 + zext_ln17437_fu_1518_p1);

assign add_ln17462_fu_1127_p2 = (indvar_flatten133_reg_513 + 17'd1);

assign add_ln17505_fu_1651_p2 = (indvar_flatten214_reg_688 + 17'd1);

assign add_ln691_1262_fu_1912_p2 = (select_ln17512_reg_2297 + 4'd1);

assign add_ln691_1263_fu_1900_p2 = (select_ln17516_fu_1860_p3 + 2'd1);

assign add_ln691_1264_fu_1223_p2 = (select_ln17468_fu_1185_p3 + 6'd1);

assign add_ln691_1265_fu_1045_p2 = (select_ln17395_fu_1007_p3 + 6'd1);

assign add_ln691_1266_fu_1316_p2 = (select_ln17342_reg_1956 + 3'd1);

assign add_ln691_1267_fu_1620_p2 = (select_ln17469_reg_2089 + 4'd1);

assign add_ln691_1268_fu_1608_p2 = (select_ln17473_fu_1569_p3 + 2'd1);

assign add_ln691_1269_fu_1404_p2 = (select_ln17396_reg_2050 + 4'd1);

assign add_ln691_1270_fu_1392_p2 = (select_ln17400_fu_1352_p3 + 2'd1);

assign add_ln691_1271_fu_1470_p2 = (c4_V_reg_624 + 4'd1);

assign add_ln691_1272_fu_1512_p2 = (c5_V_reg_646 + 5'd1);

assign add_ln691_1273_fu_1458_p2 = (c4_V_41_reg_613 + 4'd1);

assign add_ln691_1274_fu_1500_p2 = (c5_V_89_reg_635 + 5'd1);

assign add_ln691_1275_fu_881_p2 = (c4_V_42_reg_423 + 4'd1);

assign add_ln691_1276_fu_923_p2 = (c5_V_90_reg_445 + 5'd1);

assign add_ln691_1277_fu_869_p2 = (c4_V_43_reg_412 + 4'd1);

assign add_ln691_1278_fu_911_p2 = (c5_V_91_reg_434 + 5'd1);

assign add_ln691_fu_1747_p2 = (select_ln17511_fu_1709_p3 + 6'd1);

assign add_ln890_268_fu_1930_p2 = (indvar_flatten184_reg_699 + 11'd1);

assign add_ln890_269_fu_1842_p2 = (indvar_flatten153_reg_745 + 6'd1);

assign add_ln890_270_fu_788_p2 = (indvar_flatten141_reg_353 + 5'd1);

assign add_ln890_271_fu_1625_p2 = (indvar_flatten81_reg_536 + 10'd1);

assign add_ln890_272_fu_1638_p2 = (indvar_flatten103_reg_524 + 11'd1);

assign add_ln890_273_fu_1409_p2 = (indvar_flatten8_reg_479 + 10'd1);

assign add_ln890_274_fu_1422_p2 = (indvar_flatten30_reg_467 + 11'd1);

assign add_ln890_275_fu_1551_p2 = (indvar_flatten72_reg_657 + 6'd1);

assign add_ln890_276_fu_1334_p2 = (indvar_flatten_reg_570 + 6'd1);

assign add_ln890_fu_1917_p2 = (indvar_flatten162_reg_711 + 10'd1);

assign and_ln17342_fu_826_p2 = (xor_ln17342_fu_820_p2 & arb_11_reg_388);

assign and_ln17389_1_fu_995_p2 = (xor_ln17389_fu_971_p2 & icmp_ln890_1350_fu_989_p2);

assign and_ln17389_fu_983_p2 = (xor_ln17389_fu_971_p2 & icmp_ln890_1349_fu_977_p2);

assign and_ln17395_1_fu_1021_p2 = (xor_ln17395_1_fu_1015_p2 & empty_fu_955_p1);

assign and_ln17395_fu_1039_p2 = (or_ln17395_1_fu_1033_p2 & and_ln17389_fu_983_p2);

assign and_ln17462_1_fu_1173_p2 = (xor_ln17462_fu_1149_p2 & icmp_ln890_1347_fu_1167_p2);

assign and_ln17462_fu_1161_p2 = (xor_ln17462_fu_1149_p2 & icmp_ln890_1346_fu_1155_p2);

assign and_ln17468_1_fu_1199_p2 = (xor_ln17468_1_fu_1193_p2 & empty_2508_fu_1133_p1);

assign and_ln17468_fu_1217_p2 = (or_ln17468_1_fu_1211_p2 & and_ln17462_fu_1161_p2);

assign and_ln17505_1_fu_1697_p2 = (xor_ln17505_fu_1673_p2 & icmp_ln890_1339_fu_1691_p2);

assign and_ln17505_fu_1685_p2 = (xor_ln17505_fu_1673_p2 & icmp_ln890_1338_fu_1679_p2);

assign and_ln17511_1_fu_1723_p2 = (xor_ln17511_1_fu_1717_p2 & empty_2510_fu_1657_p1);

assign and_ln17511_fu_1741_p2 = (or_ln17511_1_fu_1735_p2 & and_ln17505_fu_1685_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_22_reg_2149_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_22_reg_2149_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_22_reg_2149_pp0_iter1_reg == 1'd1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_21_reg_2260_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_21_reg_2260_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_21_reg_2260_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_20_reg_2347_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_20_reg_2347_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_20_reg_2347_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage0_iter2 = ((fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_22_reg_2149_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state19 = ((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state20 = ((icmp_ln890_1352_fu_1532_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0));
end

assign ap_block_state24_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state26_pp1_stage0_iter2 = ((fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_21_reg_2260_pp1_iter1_reg == 1'd1));
end

assign ap_block_state31_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33_pp2_stage0_iter2 = ((fifo_C_PE_0_2_x1111_full_n == 1'b0) & (icmp_ln878_20_reg_2347_pp2_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state6 = ((fifo_C_C_IO_L2_in_3_x120_full_n == 1'b0) | (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((icmp_ln890_1355_fu_943_p2 == 1'd0) & (fifo_C_C_IO_L2_in_2_x119_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign arb_fu_1311_p2 = (xor_ln17495_fu_1305_p2 | icmp_ln890317_reg_1951);

assign c3_44_fu_1494_p2 = (c3_reg_601 + 4'd1);

assign c3_45_fu_905_p2 = (c3_43_reg_400 + 4'd1);

assign data_split_V_21_address0 = zext_ln878_11_fu_1584_p1;

assign data_split_V_21_d0 = select_ln17473_1_fu_1577_p3[255:0];

assign data_split_V_22_address0 = zext_ln878_12_fu_1368_p1;

assign data_split_V_22_d0 = select_ln17400_1_fu_1360_p3[255:0];

assign data_split_V_address0 = zext_ln878_fu_1876_p1;

assign data_split_V_d0 = select_ln17516_1_fu_1868_p3[255:0];

assign empty_2507_fu_1071_p1 = add_ln691_1265_fu_1045_p2[0:0];

assign empty_2508_fu_1133_p1 = c6_V_147_reg_548[0:0];

assign empty_2509_fu_1249_p1 = add_ln691_1264_fu_1223_p2[0:0];

assign empty_2510_fu_1657_p1 = c6_V_reg_723[0:0];

assign empty_2511_fu_1773_p1 = add_ln691_fu_1747_p2[0:0];

assign empty_fu_955_p1 = c6_V_148_reg_491[0:0];

assign fifo_C_C_IO_L2_in_3_x120_din = fifo_C_C_IO_L2_in_2_x119_dout;

assign icmp_ln17354_fu_863_p2 = ((c3_43_reg_400 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln17389_fu_959_p2 = ((indvar_flatten60_reg_456 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln17427_fu_1452_p2 = ((c3_reg_601 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln17462_fu_1137_p2 = ((indvar_flatten133_reg_513 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln17505_fu_1661_p2 = ((indvar_flatten214_reg_688 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln878319_fu_1854_p2 = ((ap_phi_mux_n_V_phi_fu_760_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_20_fu_1906_p2 = ((add_ln691_1263_fu_1900_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_21_fu_1614_p2 = ((add_ln691_1268_fu_1608_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_22_fu_1398_p2 = ((add_ln691_1270_fu_1392_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_23_fu_1346_p2 = ((ap_phi_mux_n_V_12_phi_fu_585_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1563_p2 = ((ap_phi_mux_n_V_11_phi_fu_672_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_9_fu_858_p2 = ((zext_ln886_9_fu_854_p1 > add_i_i780_cast_reg_1969) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1447_p2 = ((zext_ln886_fu_1443_p1 > add_i_i780_cast_reg_1969) ? 1'b1 : 1'b0);

assign icmp_ln890317_fu_800_p2 = ((c1_V_reg_364 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1337_fu_1667_p2 = ((indvar_flatten184_reg_699 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1338_fu_1679_p2 = ((c7_V_reg_734 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1339_fu_1691_p2 = ((indvar_flatten162_reg_711 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1340_fu_1848_p2 = ((indvar_flatten153_reg_745 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1341_fu_1488_p2 = ((c4_V_reg_624 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1342_fu_1464_p2 = ((c4_V_41_reg_613 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1343_fu_899_p2 = ((c4_V_42_reg_423 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1344_fu_875_p2 = ((c4_V_43_reg_412 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1345_fu_1143_p2 = ((indvar_flatten103_reg_524 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1346_fu_1155_p2 = ((c7_V_85_reg_559 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1347_fu_1167_p2 = ((indvar_flatten81_reg_536 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1348_fu_965_p2 = ((indvar_flatten30_reg_467 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1349_fu_977_p2 = ((c7_V_86_reg_502 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1350_fu_989_p2 = ((indvar_flatten8_reg_479 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1351_fu_1557_p2 = ((indvar_flatten72_reg_657 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1352_fu_1532_p2 = ((c5_V_reg_646 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1353_fu_1506_p2 = ((c5_V_89_reg_635 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1354_fu_1340_p2 = ((indvar_flatten_reg_570 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1355_fu_943_p2 = ((c5_V_90_reg_445 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1356_fu_917_p2 = ((c5_V_91_reg_434 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_794_p2 = ((indvar_flatten141_reg_353 == 5'd24) ? 1'b1 : 1'b0);

assign local_C_pong_V_address0 = tmp_39_fu_1538_p4;

assign or_ln17342_fu_814_p2 = (intra_trans_en_reg_375 | icmp_ln890317_fu_800_p2);

assign or_ln17395_1_fu_1033_p2 = (xor_ln17395_fu_1027_p2 | icmp_ln890_1348_fu_965_p2);

assign or_ln17395_fu_1001_p2 = (icmp_ln890_1348_fu_965_p2 | and_ln17389_1_fu_995_p2);

assign or_ln17396_1_fu_1057_p2 = (or_ln17396_fu_1051_p2 | icmp_ln890_1348_fu_965_p2);

assign or_ln17396_fu_1051_p2 = (and_ln17395_fu_1039_p2 | and_ln17389_1_fu_995_p2);

assign or_ln17468_1_fu_1211_p2 = (xor_ln17468_fu_1205_p2 | icmp_ln890_1345_fu_1143_p2);

assign or_ln17468_fu_1179_p2 = (icmp_ln890_1345_fu_1143_p2 | and_ln17462_1_fu_1173_p2);

assign or_ln17469_1_fu_1235_p2 = (or_ln17469_fu_1229_p2 | icmp_ln890_1345_fu_1143_p2);

assign or_ln17469_fu_1229_p2 = (and_ln17468_fu_1217_p2 | and_ln17462_1_fu_1173_p2);

assign or_ln17511_1_fu_1735_p2 = (xor_ln17511_fu_1729_p2 | icmp_ln890_1337_fu_1667_p2);

assign or_ln17511_fu_1703_p2 = (icmp_ln890_1337_fu_1667_p2 | and_ln17505_1_fu_1697_p2);

assign or_ln17512_1_fu_1759_p2 = (or_ln17512_fu_1753_p2 | icmp_ln890_1337_fu_1667_p2);

assign or_ln17512_fu_1753_p2 = (and_ln17511_fu_1741_p2 | and_ln17505_1_fu_1697_p2);

assign p_shl_fu_832_p3 = {{select_ln17342_fu_806_p3}, {3'd0}};

assign r_19_fu_1594_p4 = {{select_ln17473_1_fu_1577_p3[511:256]}};

assign r_20_fu_1886_p4 = {{select_ln17516_1_fu_1868_p3[511:256]}};

assign r_fu_1378_p4 = {{select_ln17400_1_fu_1360_p3[511:256]}};

assign select_ln17342_fu_806_p3 = ((icmp_ln890317_fu_800_p2[0:0] == 1'b1) ? 3'd0 : c1_V_reg_364);

assign select_ln17395_1_fu_1111_p3 = ((or_ln17395_fu_1001_p2[0:0] == 1'b1) ? 4'd0 : tmp_523_fu_1101_p4);

assign select_ln17395_fu_1007_p3 = ((or_ln17395_fu_1001_p2[0:0] == 1'b1) ? 6'd0 : c6_V_148_reg_491);

assign select_ln17396_1_fu_1075_p3 = ((and_ln17395_fu_1039_p2[0:0] == 1'b1) ? empty_2507_fu_1071_p1 : and_ln17395_1_fu_1021_p2);

assign select_ln17396_2_fu_1119_p3 = ((and_ln17395_fu_1039_p2[0:0] == 1'b1) ? tmp_522_fu_1091_p4 : select_ln17395_1_fu_1111_p3);

assign select_ln17396_fu_1063_p3 = ((or_ln17396_1_fu_1057_p2[0:0] == 1'b1) ? 4'd0 : c7_V_86_reg_502);

assign select_ln17400_1_fu_1360_p3 = ((icmp_ln878_23_fu_1346_p2[0:0] == 1'b1) ? reg_782 : p_Val2_s_reg_592);

assign select_ln17400_fu_1352_p3 = ((icmp_ln878_23_fu_1346_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_12_phi_fu_585_p4);

assign select_ln17468_1_fu_1289_p3 = ((or_ln17468_fu_1179_p2[0:0] == 1'b1) ? 4'd0 : tmp_521_fu_1279_p4);

assign select_ln17468_fu_1185_p3 = ((or_ln17468_fu_1179_p2[0:0] == 1'b1) ? 6'd0 : c6_V_147_reg_548);

assign select_ln17469_1_fu_1253_p3 = ((and_ln17468_fu_1217_p2[0:0] == 1'b1) ? empty_2509_fu_1249_p1 : and_ln17468_1_fu_1199_p2);

assign select_ln17469_2_fu_1297_p3 = ((and_ln17468_fu_1217_p2[0:0] == 1'b1) ? tmp_520_fu_1269_p4 : select_ln17468_1_fu_1289_p3);

assign select_ln17469_fu_1241_p3 = ((or_ln17469_1_fu_1235_p2[0:0] == 1'b1) ? 4'd0 : c7_V_85_reg_559);

assign select_ln17473_1_fu_1577_p3 = ((icmp_ln878_fu_1563_p2[0:0] == 1'b1) ? in_data_V_53_reg_2230 : p_Val2_25_reg_679);

assign select_ln17473_fu_1569_p3 = ((icmp_ln878_fu_1563_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_11_phi_fu_672_p4);

assign select_ln17511_1_fu_1813_p3 = ((or_ln17511_fu_1703_p2[0:0] == 1'b1) ? 4'd0 : tmp_517_fu_1803_p4);

assign select_ln17511_fu_1709_p3 = ((or_ln17511_fu_1703_p2[0:0] == 1'b1) ? 6'd0 : c6_V_reg_723);

assign select_ln17512_1_fu_1777_p3 = ((and_ln17511_fu_1741_p2[0:0] == 1'b1) ? empty_2511_fu_1773_p1 : and_ln17511_1_fu_1723_p2);

assign select_ln17512_2_fu_1821_p3 = ((and_ln17511_fu_1741_p2[0:0] == 1'b1) ? tmp_fu_1793_p4 : select_ln17511_1_fu_1813_p3);

assign select_ln17512_fu_1765_p3 = ((or_ln17512_1_fu_1759_p2[0:0] == 1'b1) ? 4'd0 : c7_V_reg_734);

assign select_ln17516_1_fu_1868_p3 = ((icmp_ln878319_fu_1854_p2[0:0] == 1'b1) ? reg_782 : p_Val2_26_reg_767);

assign select_ln17516_fu_1860_p3 = ((icmp_ln878319_fu_1854_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_phi_fu_760_p4);

assign select_ln890_465_fu_1923_p3 = ((or_ln17511_reg_2292[0:0] == 1'b1) ? 10'd1 : add_ln890_fu_1917_p2);

assign select_ln890_466_fu_1936_p3 = ((icmp_ln890_1337_reg_2287[0:0] == 1'b1) ? 11'd1 : add_ln890_268_fu_1930_p2);

assign select_ln890_467_fu_1261_p3 = ((and_ln17468_fu_1217_p2[0:0] == 1'b1) ? add_ln691_1264_fu_1223_p2 : select_ln17468_fu_1185_p3);

assign select_ln890_468_fu_1083_p3 = ((and_ln17395_fu_1039_p2[0:0] == 1'b1) ? add_ln691_1265_fu_1045_p2 : select_ln17395_fu_1007_p3);

assign select_ln890_469_fu_1631_p3 = ((or_ln17468_reg_2084[0:0] == 1'b1) ? 10'd1 : add_ln890_271_fu_1625_p2);

assign select_ln890_470_fu_1644_p3 = ((icmp_ln890_1345_reg_2079[0:0] == 1'b1) ? 11'd1 : add_ln890_272_fu_1638_p2);

assign select_ln890_471_fu_1415_p3 = ((or_ln17395_reg_2045[0:0] == 1'b1) ? 10'd1 : add_ln890_273_fu_1409_p2);

assign select_ln890_472_fu_1428_p3 = ((icmp_ln890_1348_reg_2040[0:0] == 1'b1) ? 11'd1 : add_ln890_274_fu_1422_p2);

assign select_ln890_fu_1785_p3 = ((and_ln17511_fu_1741_p2[0:0] == 1'b1) ? add_ln691_fu_1747_p2 : select_ln17511_fu_1709_p3);

assign tmp_39_fu_1538_p4 = {{{{56'd0}, {select_ln17469_reg_2089}}}, {select_ln17469_2_reg_2105}};

assign tmp_40_fu_1321_p4 = {{{{56'd0}, {select_ln17396_reg_2050}}}, {select_ln17396_2_reg_2066}};

assign tmp_517_fu_1803_p4 = {{c6_V_reg_723[4:1]}};

assign tmp_518_fu_1435_p3 = c3_reg_601[32'd3];

assign tmp_519_fu_846_p3 = c3_43_reg_400[32'd3];

assign tmp_520_fu_1269_p4 = {{add_ln691_1264_fu_1223_p2[4:1]}};

assign tmp_521_fu_1279_p4 = {{c6_V_147_reg_548[4:1]}};

assign tmp_522_fu_1091_p4 = {{add_ln691_1265_fu_1045_p2[4:1]}};

assign tmp_523_fu_1101_p4 = {{c6_V_148_reg_491[4:1]}};

assign tmp_569_cast_fu_1480_p3 = {{trunc_ln17437_fu_1476_p1}, {4'd0}};

assign tmp_574_cast_fu_891_p3 = {{trunc_ln17364_fu_887_p1}, {4'd0}};

assign tmp_fu_1793_p4 = {{add_ln691_fu_1747_p2[4:1]}};

assign tmp_s_fu_1829_p4 = {{{{56'd0}, {select_ln17512_reg_2297}}}, {select_ln17512_2_reg_2313}};

assign trunc_ln17364_fu_887_p1 = c4_V_42_reg_423[2:0];

assign trunc_ln17437_fu_1476_p1 = c4_V_reg_624[2:0];

assign xor_ln17342_fu_820_p2 = (icmp_ln890317_fu_800_p2 ^ 1'd1);

assign xor_ln17389_fu_971_p2 = (icmp_ln890_1348_fu_965_p2 ^ 1'd1);

assign xor_ln17395_1_fu_1015_p2 = (or_ln17395_fu_1001_p2 ^ 1'd1);

assign xor_ln17395_fu_1027_p2 = (icmp_ln890_1350_fu_989_p2 ^ 1'd1);

assign xor_ln17462_fu_1149_p2 = (icmp_ln890_1345_fu_1143_p2 ^ 1'd1);

assign xor_ln17468_1_fu_1193_p2 = (or_ln17468_fu_1179_p2 ^ 1'd1);

assign xor_ln17468_fu_1205_p2 = (icmp_ln890_1347_fu_1167_p2 ^ 1'd1);

assign xor_ln17495_fu_1305_p2 = (arb_11_reg_388 ^ 1'd1);

assign xor_ln17505_fu_1673_p2 = (icmp_ln890_1337_fu_1667_p2 ^ 1'd1);

assign xor_ln17511_1_fu_1717_p2 = (or_ln17511_fu_1703_p2 ^ 1'd1);

assign xor_ln17511_fu_1729_p2 = (icmp_ln890_1339_fu_1691_p2 ^ 1'd1);

assign zext_ln1497_11_fu_1604_p1 = r_19_fu_1594_p4;

assign zext_ln1497_12_fu_1388_p1 = r_fu_1378_p4;

assign zext_ln1497_fu_1896_p1 = r_20_fu_1886_p4;

assign zext_ln17364_1_fu_938_p1 = add_ln17364_fu_933_p2;

assign zext_ln17364_fu_929_p1 = c5_V_90_reg_445;

assign zext_ln17437_1_fu_1527_p1 = add_ln17437_fu_1522_p2;

assign zext_ln17437_fu_1518_p1 = c5_V_reg_646;

assign zext_ln878_11_fu_1584_p1 = select_ln17473_fu_1569_p3;

assign zext_ln878_12_fu_1368_p1 = select_ln17400_fu_1352_p3;

assign zext_ln878_fu_1876_p1 = select_ln17516_fu_1860_p3;

assign zext_ln886_9_fu_854_p1 = c3_43_reg_400;

assign zext_ln886_fu_1443_p1 = c3_reg_601;

assign zext_ln890_85_fu_1547_p1 = select_ln17469_1_reg_2095;

assign zext_ln890_86_fu_1330_p1 = select_ln17396_1_reg_2056;

assign zext_ln890_fu_1838_p1 = select_ln17512_1_reg_2303;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_1969[2:0] <= 3'b001;
    tmp_574_cast_reg_1998[3:0] <= 4'b0000;
    tmp_569_cast_reg_2191[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_2_x1
