/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [21:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [26:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_10z[1] | celloutsig_1_3z[5]);
  assign celloutsig_0_5z = celloutsig_0_4z[10] | celloutsig_0_0z[0];
  assign celloutsig_0_0z = in_data[41:39] / { 1'h1, in_data[55:54] };
  assign celloutsig_1_2z = - celloutsig_1_1z[13:7];
  assign celloutsig_1_10z = - celloutsig_1_8z[14:12];
  assign celloutsig_1_19z = - { celloutsig_1_2z[6:1], celloutsig_1_18z };
  assign celloutsig_1_0z = ~ in_data[119:98];
  assign celloutsig_1_3z = ~ { celloutsig_1_1z[18:11], celloutsig_1_2z };
  assign celloutsig_1_4z = ^ celloutsig_1_2z[5:0];
  assign celloutsig_1_1z = in_data[139:113] - in_data[137:111];
  assign celloutsig_1_8z = { in_data[131:127], celloutsig_1_4z, celloutsig_1_3z } - { celloutsig_1_0z[21:3], celloutsig_1_4z, celloutsig_1_4z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_4z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_4z = in_data[18:7];
  assign { out_data[128], out_data[102:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
