{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676055205847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676055205855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 19:53:25 2023 " "Processing started: Fri Feb 10 19:53:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676055205855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055205855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Radar_FPGA -c Radar_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Radar_FPGA -c Radar_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055205855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676055206841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676055206841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tobdc_doton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tobdc_doton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toBDC_DotON-rtl " "Found design unit 1: toBDC_DotON-rtl" {  } { { "toBDC_DotON.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/toBDC_DotON.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226942 ""} { "Info" "ISGN_ENTITY_NAME" "1 toBDC_DotON " "Found entity 1: toBDC_DotON" {  } { { "toBDC_DotON.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/toBDC_DotON.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tobdc_dotoff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tobdc_dotoff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toBDC_DotOFF-rtl " "Found design unit 1: toBDC_DotOFF-rtl" {  } { { "toBDC_DotOFF.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/toBDC_DotOFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226945 ""} { "Info" "ISGN_ENTITY_NAME" "1 toBDC_DotOFF " "Found entity 1: toBDC_DotOFF" {  } { { "toBDC_DotOFF.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/toBDC_DotOFF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radar_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file radar_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Radar_FPGA " "Found entity 1: Radar_FPGA" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUM_to_BCD-rtl " "Found design unit 1: NUM_to_BCD-rtl" {  } { { "NUM_to_BCD.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/NUM_to_BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226950 ""} { "Info" "ISGN_ENTITY_NAME" "1 NUM_to_BCD " "Found entity 1: NUM_to_BCD" {  } { { "NUM_to_BCD.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/NUM_to_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expandinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expandinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expandInput-rtl " "Found design unit 1: expandInput-rtl" {  } { { "expandInput.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/expandInput.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226953 ""} { "Info" "ISGN_ENTITY_NAME" "1 expandInput " "Found entity 1: expandInput" {  } { { "expandInput.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/expandInput.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockdivider-rtl " "Found design unit 1: clockdivider-rtl" {  } { { "clockdivider.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/clockdivider.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226955 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/clockdivider.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_sequential.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd_sequential.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_sequential " "Found entity 1: bin2bcd_sequential" {  } { { "bin2bcd_sequential.v" "" { Text "C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-RTL " "Found design unit 1: Counter-RTL" {  } { { "counter.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distance_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_Calculation-RTL " "Found design unit 1: Distance_Calculation-RTL" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_Calculation " "Found entity 1: Distance_Calculation" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonicinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ultrasonicinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ultrasonic-rtl " "Found design unit 1: ultrasonic-rtl" {  } { { "UltrasonicInterface.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/UltrasonicInterface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226965 ""} { "Info" "ISGN_ENTITY_NAME" "1 ultrasonic " "Found entity 1: ultrasonic" {  } { { "UltrasonicInterface.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/UltrasonicInterface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggergenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triggergenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriggerGenerator-RTL " "Found design unit 1: TriggerGenerator-RTL" {  } { { "TriggerGenerator.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226968 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriggerGenerator " "Found entity 1: TriggerGenerator" {  } { { "TriggerGenerator.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rangesensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rangesensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RangeSensor-behavioral " "Found design unit 1: RangeSensor-behavioral" {  } { { "RangeSensor.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/RangeSensor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226971 ""} { "Info" "ISGN_ENTITY_NAME" "1 RangeSensor " "Found entity 1: RangeSensor" {  } { { "RangeSensor.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/RangeSensor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.v" "" { Text "C:/AlteraPrj/Radar_FPGA/ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_display.v 1 1 " "Found 1 design units, including 1 entities, in source file sonar_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 SONAR_DISPLAY " "Found entity 1: SONAR_DISPLAY" {  } { { "SONAR_DISPLAY.v" "" { Text "C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055226977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055226977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Radar_FPGA " "Elaborating entity \"Radar_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676055227131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RangeSensor RangeSensor:rangeSensor " "Elaborating entity \"RangeSensor\" for hierarchy \"RangeSensor:rangeSensor\"" {  } { { "Radar_FPGA.bdf" "rangeSensor" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 256 -160 32 336 "rangeSensor" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriggerGenerator RangeSensor:rangeSensor\|TriggerGenerator:trigger_gen " "Elaborating entity \"TriggerGenerator\" for hierarchy \"RangeSensor:rangeSensor\|TriggerGenerator:trigger_gen\"" {  } { { "RangeSensor.vhd" "trigger_gen" { Text "C:/AlteraPrj/Radar_FPGA/RangeSensor.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227151 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputCounter TriggerGenerator.vhd(30) " "VHDL Process Statement warning at TriggerGenerator.vhd(30): signal \"outputCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TriggerGenerator.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676055227152 "|Radar_FPGA|RangeSensor:rangeSensor|TriggerGenerator:trigger_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputCounter TriggerGenerator.vhd(36) " "VHDL Process Statement warning at TriggerGenerator.vhd(36): signal \"outputCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TriggerGenerator.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676055227153 "|Radar_FPGA|RangeSensor:rangeSensor|TriggerGenerator:trigger_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter RangeSensor:rangeSensor\|TriggerGenerator:trigger_gen\|Counter:trigg " "Elaborating entity \"Counter\" for hierarchy \"RangeSensor:rangeSensor\|TriggerGenerator:trigger_gen\|Counter:trigg\"" {  } { { "TriggerGenerator.vhd" "trigg" { Text "C:/AlteraPrj/Radar_FPGA/TriggerGenerator.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_Calculation RangeSensor:rangeSensor\|Distance_Calculation:pulsewidth " "Elaborating entity \"Distance_Calculation\" for hierarchy \"RangeSensor:rangeSensor\|Distance_Calculation:pulsewidth\"" {  } { { "RangeSensor.vhd" "pulsewidth" { Text "C:/AlteraPrj/Radar_FPGA/RangeSensor.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227157 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pulse_width Distance_Calculation.vhd(40) " "VHDL Process Statement warning at Distance_Calculation.vhd(40): signal \"Pulse_width\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676055227159 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "distance Distance_Calculation.vhd(27) " "VHDL Process Statement warning at Distance_Calculation.vhd(27): inferring latch(es) for signal or variable \"distance\", which holds its previous value in one or more paths through the process" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676055227159 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[0\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[0\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227159 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[1\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[1\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227160 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[2\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[2\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227160 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[3\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[3\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227160 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[4\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[4\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227160 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[5\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[5\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227160 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[6\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[6\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227160 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[7\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[7\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227160 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[8\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[8\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227160 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[9\] Distance_Calculation.vhd(27) " "Inferred latch for \"distance\[9\]\" at Distance_Calculation.vhd(27)" {  } { { "Distance_Calculation.vhd" "" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227160 "|Radar_FPGA|RangeSensor:rangeSensor|Distance_Calculation:pulsewidth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter RangeSensor:rangeSensor\|Distance_Calculation:pulsewidth\|Counter:CounterPulse " "Elaborating entity \"Counter\" for hierarchy \"RangeSensor:rangeSensor\|Distance_Calculation:pulsewidth\|Counter:CounterPulse\"" {  } { { "Distance_Calculation.vhd" "CounterPulse" { Text "C:/AlteraPrj/Radar_FPGA/Distance_Calculation.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SONAR_DISPLAY SONAR_DISPLAY:inst26 " "Elaborating entity \"SONAR_DISPLAY\" for hierarchy \"SONAR_DISPLAY:inst26\"" {  } { { "Radar_FPGA.bdf" "inst26" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 648 496 696 792 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SONAR_DISPLAY.v(42) " "Verilog HDL assignment warning at SONAR_DISPLAY.v(42): truncated value with size 32 to match size of target (10)" {  } { { "SONAR_DISPLAY.v" "" { Text "C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227167 "|Radar_FPGA|SONAR_DISPLAY:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SONAR_DISPLAY.v(52) " "Verilog HDL assignment warning at SONAR_DISPLAY.v(52): truncated value with size 32 to match size of target (10)" {  } { { "SONAR_DISPLAY.v" "" { Text "C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227168 "|Radar_FPGA|SONAR_DISPLAY:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SONAR_DISPLAY.v(61) " "Verilog HDL assignment warning at SONAR_DISPLAY.v(61): truncated value with size 32 to match size of target (1)" {  } { { "SONAR_DISPLAY.v" "" { Text "C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227168 "|Radar_FPGA|SONAR_DISPLAY:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SONAR_DISPLAY.v(62) " "Verilog HDL assignment warning at SONAR_DISPLAY.v(62): truncated value with size 32 to match size of target (1)" {  } { { "SONAR_DISPLAY.v" "" { Text "C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227168 "|Radar_FPGA|SONAR_DISPLAY:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip SONAR_DISPLAY:inst26\|ip:ip1 " "Elaborating entity \"ip\" for hierarchy \"SONAR_DISPLAY:inst26\|ip:ip1\"" {  } { { "SONAR_DISPLAY.v" "ip1" { Text "C:/AlteraPrj/Radar_FPGA/SONAR_DISPLAY.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SONAR_DISPLAY:inst26\|ip:ip1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SONAR_DISPLAY:inst26\|ip:ip1\|altpll:altpll_component\"" {  } { { "ip.v" "altpll_component" { Text "C:/AlteraPrj/Radar_FPGA/ip.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SONAR_DISPLAY:inst26\|ip:ip1\|altpll:altpll_component " "Elaborated megafunction instantiation \"SONAR_DISPLAY:inst26\|ip:ip1\|altpll:altpll_component\"" {  } { { "ip.v" "" { Text "C:/AlteraPrj/Radar_FPGA/ip.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SONAR_DISPLAY:inst26\|ip:ip1\|altpll:altpll_component " "Instantiated megafunction \"SONAR_DISPLAY:inst26\|ip:ip1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676055227243 ""}  } { { "ip.v" "" { Text "C:/AlteraPrj/Radar_FPGA/ip.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676055227243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "C:/AlteraPrj/Radar_FPGA/db/ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676055227341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055227341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll SONAR_DISPLAY:inst26\|ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"SONAR_DISPLAY:inst26\|ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toBDC_DotOFF toBDC_DotOFF:inst2 " "Elaborating entity \"toBDC_DotOFF\" for hierarchy \"toBDC_DotOFF:inst2\"" {  } { { "Radar_FPGA.bdf" "inst2" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 32 1240 1424 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_sequential bin2bcd_sequential:inst8 " "Elaborating entity \"bin2bcd_sequential\" for hierarchy \"bin2bcd_sequential:inst8\"" {  } { { "Radar_FPGA.bdf" "inst8" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 280 648 824 360 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd_sequential.v(13) " "Verilog HDL assignment warning at bin2bcd_sequential.v(13): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd_sequential.v" "" { Text "C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227350 "|Radar_FPGA|bin2bcd_sequential:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd_sequential.v(14) " "Verilog HDL assignment warning at bin2bcd_sequential.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd_sequential.v" "" { Text "C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227350 "|Radar_FPGA|bin2bcd_sequential:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd_sequential.v(15) " "Verilog HDL assignment warning at bin2bcd_sequential.v(15): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd_sequential.v" "" { Text "C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227351 "|Radar_FPGA|bin2bcd_sequential:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd_sequential.v(16) " "Verilog HDL assignment warning at bin2bcd_sequential.v(16): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd_sequential.v" "" { Text "C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227351 "|Radar_FPGA|bin2bcd_sequential:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd_sequential.v(17) " "Verilog HDL assignment warning at bin2bcd_sequential.v(17): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd_sequential.v" "" { Text "C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227351 "|Radar_FPGA|bin2bcd_sequential:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd_sequential.v(18) " "Verilog HDL assignment warning at bin2bcd_sequential.v(18): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd_sequential.v" "" { Text "C:/AlteraPrj/Radar_FPGA/bin2bcd_sequential.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676055227351 "|Radar_FPGA|bin2bcd_sequential:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expandInput expandInput:inst " "Elaborating entity \"expandInput\" for hierarchy \"expandInput:inst\"" {  } { { "Radar_FPGA.bdf" "inst" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 272 216 432 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toBDC_DotON toBDC_DotON:inst10 " "Elaborating entity \"toBDC_DotON\" for hierarchy \"toBDC_DotON:inst10\"" {  } { { "Radar_FPGA.bdf" "inst10" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 224 1240 1424 304 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055227354 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD2\[7\] GND " "Pin \"outputBCD2\[7\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 248 1640 1817 264 "outputBCD2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD3\[2\] GND " "Pin \"outputBCD3\[2\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 344 1632 1809 360 "outputBCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD3\[1\] GND " "Pin \"outputBCD3\[1\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 344 1632 1809 360 "outputBCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD4\[5\] GND " "Pin \"outputBCD4\[5\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 440 1640 1817 456 "outputBCD4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD4\[4\] GND " "Pin \"outputBCD4\[4\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 440 1640 1817 456 "outputBCD4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD4\[3\] GND " "Pin \"outputBCD4\[3\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 440 1640 1817 456 "outputBCD4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD4\[2\] GND " "Pin \"outputBCD4\[2\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 440 1640 1817 456 "outputBCD4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD4\[1\] GND " "Pin \"outputBCD4\[1\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 440 1640 1817 456 "outputBCD4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD4\[0\] GND " "Pin \"outputBCD4\[0\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 440 1640 1817 456 "outputBCD4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD5\[5\] GND " "Pin \"outputBCD5\[5\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 536 1648 1825 552 "outputBCD5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD5\[4\] GND " "Pin \"outputBCD5\[4\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 536 1648 1825 552 "outputBCD5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD5\[3\] GND " "Pin \"outputBCD5\[3\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 536 1648 1825 552 "outputBCD5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD5\[2\] GND " "Pin \"outputBCD5\[2\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 536 1648 1825 552 "outputBCD5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD5\[1\] GND " "Pin \"outputBCD5\[1\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 536 1648 1825 552 "outputBCD5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBCD5\[0\] GND " "Pin \"outputBCD5\[0\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 536 1648 1825 552 "outputBCD5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|outputBCD5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 720 792 968 736 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 720 792 968 736 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 720 792 968 736 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Radar_FPGA.bdf" "" { Schematic "C:/AlteraPrj/Radar_FPGA/Radar_FPGA.bdf" { { 720 792 968 736 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676055229887 "|Radar_FPGA|VGA_B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676055229887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676055230007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676055231243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676055231243 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676055231325 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676055231325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "308 " "Implemented 308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676055231325 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1676055231325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676055231325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676055231351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 19:53:51 2023 " "Processing ended: Fri Feb 10 19:53:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676055231351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676055231351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676055231351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676055231351 ""}
