// Seed: 3108198206
module module_0 ();
  assign id_1 = 1;
  initial begin : LABEL_0
    id_1 = id_1;
    id_1 = 1;
  end
  reg id_2 = id_2;
  reg id_3;
  always
    case (id_3)
      id_3: id_1 = id_3 && id_3 != id_1;
      1: id_1 <= 1;
      default: id_3 <= #id_2 id_1 == id_1;
    endcase
  always @*
    if (1)
      if (id_3) begin : LABEL_0
        for (id_1 = 1; 1; id_3 += 1) id_2 <= id_2;
      end else begin : LABEL_0
        if (1'b0) {id_1 == id_2, id_3} <= #id_2 1;
      end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge 1'b0) begin : LABEL_0
    id_3 <= id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
