<root><simulation><result_generated_time />2023-05-17 18:32:16<layer><layer_spec />{'B': 1, 'K': 1001, 'C': 1024, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1025024<total_data_size_element />{'W': 1025024, 'I': 1024, 'O': 1001}<total_data_reuse />{'W': 1, 'I': 1001.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />42</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [416, 1, 1], 'I': [32, 1, 1], 'O': [13, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 13)], [('C', 32)]], [], []]<I />[[[('K', 13)], []], [[], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('K', 13)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('C', 2)], [('K', 11), ('C', 2), ('C', 4), ('K', 7)], []]<I />[[('C', 2), ('C', 2), ('K', 11), ('C', 2), ('C', 4), ('K', 7)], [], []]<O />[[('C', 2), ('C', 2)], [('K', 11), ('C', 2), ('C', 4), ('K', 7)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [13.0, 77.0, 1.0, 1.0], 'O': [32.0, 4, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 8200192, 8200192], 'I': [256, 8192, 8192], 'O': [8, 8008, 8008], 'O_partial': [8, 8008, 0], 'O_final': [0, 0, 8008]}<actual_mem_utilization_individual />{'W': [0.06, 0.24, 0.0], 'I': [0.5, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.24, 0.0], 'I': [0.5, 0.24, 0.0], 'O': [0.02, 0.24, 0.0]}<effective_mem_size_bit />{'W': [16, 745472, 8200192], 'I': [256, 8192, 8192], 'O': [8, 1144, 8008], 'O_partial': [8, 1144, 0], 'O_final': [0, 0, 8008]}<total_unit_count />{'W': [416, 416, 1, 1], 'I': [416, 32, 1, 1], 'O': [416, 13, 1, 1]}<unique_unit_count />{'W': [416, 416, 1, 1], 'I': [32, 32, 1, 1], 'O': [13, 13, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [13.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1025024, 1025024], [1025024, 1025024], [1025024, 0]]<I />[[78848, 1024], [1024, 1024], [1024, 0]]<O />[[(31031, 32032), (8008, 7007)], [(7007, 8008), (1001, 0)], [(0, 1001), (0, 0)]]<O_partial />[[(31031, 32032), (8008, 7007)], [(7007, 8008), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1001, 0)], [(0, 1001), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[128128, 128128], [16016, 16016], [4004, 0]]<I />[[9856, 128], [16, 16], [4, 0]]<O />[[(3879, 4004), (1001, 876)], [(109, 125), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([3879, 4004], [1001, 876]), ([109, 125], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1025024<idle />1498112</mac_count></basic_info><energy><total_energy />2324250.0<mem_energy_breakdown><W />[89.8, 3174.2, 5332.7]<I />[3.4, 3.2, 5.3]<O />[3.4, 24.8, 5.2]</mem_energy_breakdown><MAC_energy><active_MAC />2240702.5<idle_MAC />74905.6<total />2315608.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0312<utilization_without_data_loading />0.0626<utilization_spatial />0.4062<utilization_temporal_with_data_loading />0.0769<mac_utilize_temporal_without_data_loading />0.1541</mac_array_utilization><latency><latency_cycle_with_data_loading />32042<latency_cycle_without_data_loading />15994<ideal_computing_cycle />2464<data_loading><load_cycle_total />16048<load_cycle_individual />{'W': [26, 16016, 0], 'I': [16, 16, 0]}<load_cycle_combined />{'W': 16016, 'I': 17}</data_loading><mem_stalling><mem_stall_cycle_total />13530<mem_stall_cycle_individual />{'W': [[-2463], [-2460, 13530], [-2464, -2464]], 'I': [[-2463], [-2464, -2464], [-2464, -2464]], 'O': [[-2464], [-2464, -2464], [-2448, -2460]]}<mem_stall_cycle_shared />{'W': [[-2463], [-2460, 13530], [0, 0]], 'I': [[-2463], [-2464, 13530], [0, 0]], 'O': [[-2464], [-2464, -2464], [-2448, -2460]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 8200192, 8200192], 'I': [256, 8192, 8192], 'O': [8, 8008, 8008], 'O_partial': [8, 8008, 0], 'O_final': [0, 0, 8008]}<data_size_each_level_total />{'W': [13312, 8200192, 8200192], 'I': [8192, 8192, 8192], 'O': [104, 8008, 8008]}<loop_cycles_each_level />{'W': [4, 2464, 2464], 'I': [2464, 2464, 2464], 'O': [4, 2464, 2464]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [7, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [3328.0, 3328.0], [3328.0, 3328.0]], 'I': [[8.0, 0.1], [3.3, 3.3], [3.3, 3.3]], 'O': [[8.0, 2.0], [26.0, 3.2], [3.2, 3.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [3328.0, 3328.0], [3328.0, 3328.0]], 'I': [[8.0, 0.7], [23.3, 3.3], [3.3, 3.3]], 'O': [[8.0, 8.0], [104.0, 3.2], [3.2, 3.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [3328.0, 3328.0], [3328.0, 0]], 'I': [[8.0, 0.1], [3.3, 3.3], [3.3, 0]], 'O': [[8.0, 2.0], [26.0, 3.2], [3.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [3360.6, 3357.3], [3331.3, 3.2]], 'I': [[8.0, 0.1], [3360.6, 3357.3], [3331.3, 3.2]], 'O': [[8.0, 2.0], [3360.6, 3357.3], [3331.3, 3.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 2464], [4, 4, 616], [2464, 2464, 1]], 'I': [[1, 1, 2464], [2464, 2464, 1], [2464, 2464, 1]], 'O': [[1, 1, 2464], [4, 4, 616], [2464, 2464, 1]]}<trans_time_real />{'W': [[0, 1, 2464], [[0, 4, 616], [26, 4, 616]], [[16016, 2464, 1], [4004, 2464, 1]]], 'I': [[0, 1, 2464], [[4, 2464, 1], [16, 2464, 1]], [[16, 2464, 1], [4, 2464, 1]]], 'O': [[0, 1, 2464], [[0, 4, 616], [0, 4, 616]], [[16, 2464, 1], [4, 2464, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, 22], [13552, 1540]], 'I': [[-1], [-2460, -2448], [-2448, -2460]], 'O': [[-1], [-4, -4], [-2448, -2460]]}<single_stall_count />{'W': [2463, 615, 0], 'I': [2463, 0, 0], 'O': [2464, 616, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2460, 0], 'I': [0, 0], 'O': [0, 16]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4, -2464], [-2464, -2448]], 1: [[-2464, -2464], [-2448, -2464]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />0.27</simulation></root>