
use pgl_defs, pgl_floorplan_funcs, pgl12g_defs;

floorplan
schematic floorplan_view draw_logic_resource of device devPGL12G
{
    // Tile index variable
    unsigned int tx, ty;
    
    foreach tx ( L_CLMA_TILES_X )
    {
        foreach ty ( L_CLM_TILES_Y )
        {
           if(!((tx>=CCS_TILE_X) && (tx<=CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X) && (ty>=CCS_TILE_Y)))
           {
             if((tx==PLL_TILE_X) && (((ty>=PLL_TILE0_Y) && (ty<=PLL_TILE0_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) || ((ty>=PLL_TILE1_Y) && (ty<=PLL_TILE1_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) || ((ty>=PLL_TILE2_Y) && (ty<=PLL_TILE2_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) || ((ty>=PLL_TILE3_Y) && (ty<=PLL_TILE3_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)))) 
             {      
             }  
             else if((tx == USCM_TILE_X) && (((ty >= USCM_TILE0_Y) && (ty <= USCM_TILE0_Y + NUM_GRID_USCM_Y/NUM_GRID_Y - 1)) || ((ty >= USCM_TILE1_Y) && (ty <= USCM_TILE1_Y + NUM_GRID_USCM_Y/NUM_GRID_Y - 1))))
             {
             }
             else
             {
               draw_clm_tile_fp( tx, ty, 1 );
             }
           }   
        }
    }
        
    foreach tx ( L_CLMS_TILES_X )
    {
        foreach ty ( L_CLM_TILES_Y )
        {
           if(!((tx>=CCS_TILE_X) && (tx<=CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X) && (ty>=CCS_TILE_Y)))
           {
             if((tx==PLL_TILE_X) && (((ty>=PLL_TILE0_Y) && (ty<=PLL_TILE0_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) || ((ty>=PLL_TILE1_Y) && (ty<=PLL_TILE1_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) || ((ty>=PLL_TILE2_Y) && (ty<=PLL_TILE2_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) || ((ty>=PLL_TILE3_Y) && (ty<=PLL_TILE3_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)))) 
             {      
             }  
             else if((tx == USCM_TILE_X) && (((ty >= USCM_TILE0_Y) && (ty <= USCM_TILE0_Y + NUM_GRID_USCM_Y/NUM_GRID_Y - 1)) || ((ty >= USCM_TILE1_Y) && (ty <= USCM_TILE1_Y + NUM_GRID_USCM_Y/NUM_GRID_Y - 1))))
             {
             }
             else
             {
               draw_clm_tile_fp( tx, ty, 0 );
             }
           }   
        }
    }
    
    draw_ccs_tile_fp(CCS_TILE_X,CCS_TILE_Y);
    
    foreach tx ( L_DRM_TILES_X )
    {
        foreach ty ( L_DRM_TILES_Y )
        {
          if(!((tx>=CCS_TILE_X) && (tx<=CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X) && (ty>=CCS_TILE_Y)))
          {
            draw_drm_tile_fp( tx, ty );
          }
        }
    }
    
    foreach tx ( L_APM_TILES_X )
    {
        foreach ty ( L_APM_TILES_Y )
        {
            draw_apm_tile_fp( tx, ty);
        }
    } 
    
    unsigned int L_PLL_TILES_X[] = {PLL_TILE_X};
    unsigned int L_PLL_B_TILES_Y[] = {PLL_TILE0_Y,PLL_TILE2_Y};
    unsigned int L_PLL_T_TILES_Y[] = {PLL_TILE1_Y,PLL_TILE3_Y};

    foreach tx ( L_PLL_TILES_X )
    {
        foreach ty ( L_PLL_B_TILES_Y )
        {
            draw_pll_tile_fp( tx, ty, 0);
        }  
        foreach ty ( L_PLL_T_TILES_Y )
        {
            draw_pll_tile_fp( tx, ty, 1);
        } 
    }

    unsigned int L_USCM_TILES_X[] = {USCM_LOC_X};
    unsigned int L_USCM_TILES_Y[] = {USCM0_LOC_Y, USCM1_LOC_Y};
    int tx_srb = USCM_TILE_X;

    foreach tx ( L_USCM_TILES_X )
    {
        foreach ty ( L_USCM_TILES_Y )
        {
            int ty_srb = (ty==USCM0_LOC_Y) ? USCM_TILE0_Y : USCM_TILE1_Y;
            draw_uscm_tile_fp( tx, ty);
        }      
    }
    
    // draw IOL and DQSL
    foreach tx ( L_IOL_TILES_X )
    {
        foreach ty ( L_IOL_TILES_Y )
        {
            draw_iol_tile_fp( tx, ty);
        }  
        foreach ty ( L_DQSL_TILES_Y )
        {
            draw_dqsl_tile_fp( tx, ty, 0);
        }
        foreach ty ( L_IOCKGATEDLL_TILES_Y )
        {
            draw_iockgatedll_tile_fp( tx, ty);
        } 
        //foreach ty ( L_CRAMSL2_TILES_Y )
        //{
        //    draw_cramsl2_tile_fp( tx, ty);
        //} 
        //foreach ty ( L_RLYBUFS5_TILES_Y )
        //{
        //    draw_rlybufs5_tile_fp( tx, ty);
        //} 
    }

    
    // iob

    foreach ty ({ L_IOB_TILES_Y} )
    {
        draw_iob_tile_fp( 32, ty);
    }
    
    
    foreach ty ({ L_IOB_TILES_Y} )
    {
        draw_iob_wo_tile_fp( 0, ty);
    }
     
} // end of schematic floorplan_view draw_logic_resource of device devPGL12G












