{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677355791151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677355791151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 20:09:51 2023 " "Processing started: Sat Feb 25 20:09:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677355791151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677355791151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PEnc16_4Demo -c PEnc16_4Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off PEnc16_4Demo -c PEnc16_4Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677355791151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677355791370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677355791370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "penc16_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file penc16_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEnc16_4-Behavioral " "Found design unit 1: PEnc16_4-Behavioral" {  } { { "PEnc16_4.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677355796318 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEnc16_4 " "Found entity 1: PEnc16_4" {  } { { "PEnc16_4.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677355796318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677355796318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "penc16_4demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file penc16_4demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEnc16_4Demo-Shell " "Found design unit 1: PEnc16_4Demo-Shell" {  } { { "PEnc16_4Demo.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4Demo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677355796319 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEnc16_4Demo " "Found entity 1: PEnc16_4Demo" {  } { { "PEnc16_4Demo.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677355796319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677355796319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PEnc16_4Demo " "Elaborating entity \"PEnc16_4Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677355796329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PEnc16_4 PEnc16_4:system_core A:behavioral " "Elaborating entity \"PEnc16_4\" using architecture \"A:behavioral\" for hierarchy \"PEnc16_4:system_core\"" {  } { { "PEnc16_4Demo.vhd" "system_core" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4Demo.vhd" 13 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677355796329 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "encodedOut PEnc16_4.vhd(13) " "VHDL Process Statement warning at PEnc16_4.vhd(13): inferring latch(es) for signal or variable \"encodedOut\", which holds its previous value in one or more paths through the process" {  } { { "PEnc16_4.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677355796329 "|PEnc16_4Demo|PEnc16_4:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encodedOut\[0\] PEnc16_4.vhd(13) " "Inferred latch for \"encodedOut\[0\]\" at PEnc16_4.vhd(13)" {  } { { "PEnc16_4.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677355796329 "|PEnc16_4Demo|PEnc16_4:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encodedOut\[1\] PEnc16_4.vhd(13) " "Inferred latch for \"encodedOut\[1\]\" at PEnc16_4.vhd(13)" {  } { { "PEnc16_4.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677355796329 "|PEnc16_4Demo|PEnc16_4:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encodedOut\[2\] PEnc16_4.vhd(13) " "Inferred latch for \"encodedOut\[2\]\" at PEnc16_4.vhd(13)" {  } { { "PEnc16_4.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677355796329 "|PEnc16_4Demo|PEnc16_4:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encodedOut\[3\] PEnc16_4.vhd(13) " "Inferred latch for \"encodedOut\[3\]\" at PEnc16_4.vhd(13)" {  } { { "PEnc16_4.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/P/TP2/Parte4/PEnc16_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677355796329 "|PEnc16_4Demo|PEnc16_4:system_core"}
