[{"DBLP title": "Large pages and lightweight memory management in virtualized environments: can you have it both ways?", "DBLP authors": ["Binh Pham", "J\u00e1n Vesel\u00fd", "Gabriel H. Loh", "Abhishek Bhattacharjee"], "year": 2015, "MAG papers": [{"PaperId": 2238595726, "PaperTitle": "large pages and lightweight memory management in virtualized environments can you have it both ways", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["rutgers university", "advanced micro devices", "rutgers university", "rutgers university"]}], "source": "ES"}, {"DBLP title": "Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems.", "DBLP authors": ["Guowei Zhang", "Webb Horn", "Daniel S\u00e1nchez"], "year": 2015, "MAG papers": [{"PaperId": 2238800873, "PaperTitle": "exploiting commutativity to reduce the cost of updates to shared data in cache coherent systems", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "CCICheck: using \u00b5hb graphs to verify the coherence-consistency interface.", "DBLP authors": ["Yatin A. Manerkar", "Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "year": 2015, "MAG papers": [{"PaperId": 2234646418, "PaperTitle": "ccicheck using \u00b5hb graphs to verify the coherence consistency interface", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["princeton university", "princeton university", "princeton university", "nvidia"]}], "source": "ES"}, {"DBLP title": "HyComp: a hybrid cache compression method for selection of data-type-specific compression methods.", "DBLP authors": ["Angelos Arelakis", "Fredrik Dahlgren", "Per Stenstr\u00f6m"], "year": 2015, "MAG papers": [{"PaperId": 2236479978, "PaperTitle": "hycomp a hybrid cache compression method for selection of data type specific compression methods", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["chalmers university of technology", "chalmers university of technology", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "Doppelg\u00e4nger: a cache for approximate computing.", "DBLP authors": ["Joshua San Miguel", "Jorge Albericio", "Andreas Moshovos", "Natalie D. Enright Jerger"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory.", "DBLP authors": ["Lavanya Subramanian", "Vivek Seshadri", "Arnab Ghosh", "Samira Manabi Khan", "Onur Mutlu"], "year": 2015, "MAG papers": [{"PaperId": 2234128234, "PaperTitle": "the application slowdown model quantifying and controlling the impact of inter application interference at shared caches and main memory", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 93, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "MORC: a manycore-oriented compressed cache.", "DBLP authors": ["Tri M. Nguyen", "David Wentzlaff"], "year": 2015, "MAG papers": [{"PaperId": 2236255814, "PaperTitle": "morc a manycore oriented compressed cache", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Avoiding information leakage in the memory controller with fixed service policies.", "DBLP authors": ["Ali Shafiee", "Akhila Gundu", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Mohit Tiwari"], "year": 2015, "MAG papers": [{"PaperId": 2239632431, "PaperTitle": "avoiding information leakage in the memory controller with fixed service policies", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of utah", "university of utah", "university of texas at austin", "university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "Fork path: improving efficiency of ORAM by removing redundant memory accesses.", "DBLP authors": ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "year": 2015, "MAG papers": [{"PaperId": 2238694998, "PaperTitle": "fork path improving efficiency of oram by removing redundant memory accesses", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["peking university", "peking university", "university of pittsburgh", "peking university", "peking university", "peking university", "university of arkansas", "peking university"]}], "source": "ES"}, {"DBLP title": "Locking down insecure indirection with hardware-based control-data isolation.", "DBLP authors": ["William Arthur", "Sahil Madeka", "Reetuparna Das", "Todd M. Austin"], "year": 2015, "MAG papers": [{"PaperId": 2235158524, "PaperTitle": "locking down insecure indirection with hardware based control data isolation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Authenticache: harnessing cache ECC for system authentication.", "DBLP authors": ["Anys Bacha", "Radu Teodorescu"], "year": 2015, "MAG papers": [{"PaperId": 2237177896, "PaperTitle": "authenticache harnessing cache ecc for system authentication", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["ohio state university", "ohio state university"]}], "source": "ES"}, {"DBLP title": "Efficiently prefetching complex address patterns.", "DBLP authors": ["Manjunath Shevgoor", "Sahil Koladiya", "Rajeev Balasubramonian", "Chris Wilkerson", "Seth H. Pugsley", "Zeshan Chishti"], "year": 2015, "MAG papers": [{"PaperId": 2234679013, "PaperTitle": "efficiently prefetching complex address patterns", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of utah", "intel", "intel", "university of utah", "university of utah", "intel"]}], "source": "ES"}, {"DBLP title": "Self-contained, accurate precomputation prefetching.", "DBLP authors": ["Islam Atta", "Xin Tong", "Vijayalakshmi Srinivasan", "Ioana Baldini", "Andreas Moshovos"], "year": 2015, "MAG papers": [{"PaperId": 2237820244, "PaperTitle": "self contained accurate precomputation prefetching", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of toronto", "university of toronto", "ibm", "ibm", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Confluence: unified instruction supply for scale-out servers.", "DBLP authors": ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "year": 2015, "MAG papers": [{"PaperId": 2234863406, "PaperTitle": "confluence unified instruction supply for scale out servers", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "university of edinburgh"]}, {"PaperId": 2523572842, "PaperTitle": "confluence unified instruction supply for scale out servers", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "IMP: indirect memory prefetcher.", "DBLP authors": ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Srinivas Devadas"], "year": 2015, "MAG papers": [{"PaperId": 2234355962, "PaperTitle": "imp indirect memory prefetcher", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["massachusetts institute of technology", "intel", "intel", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "DeSC: decoupled supply-compute communication management for heterogeneous architectures.", "DBLP authors": ["Tae Jun Ham", "Juan L. Arag\u00f3n", "Margaret Martonosi"], "year": 2015, "MAG papers": [{"PaperId": 2239894058, "PaperTitle": "desc decoupled supply compute communication management for heterogeneous architectures", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["princeton university", "university of murcia", "princeton university"]}], "source": "ES"}, {"DBLP title": "Efficient warp execution in presence of divergence with collaborative context collection.", "DBLP authors": ["Farzad Khorasani", "Rajiv Gupta", "Laxmi N. Bhuyan"], "year": 2015, "MAG papers": [{"PaperId": 2236252626, "PaperTitle": "efficient warp execution in presence of divergence with collaborative context collection", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Control flow coalescing on a hybrid dataflow/von Neumann GPGPU.", "DBLP authors": ["Dani Voitsechov", "Yoav Etsion"], "year": 2015, "MAG papers": [{"PaperId": 2237622290, "PaperTitle": "control flow coalescing on a hybrid dataflow von neumann gpgpu", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "A scalable architecture for ordered parallelism.", "DBLP authors": ["Mark C. Jeffrey", "Suvinay Subramanian", "Cong Yan", "Joel S. Emer", "Daniel S\u00e1nchez"], "year": 2015, "MAG papers": [{"PaperId": 2235134718, "PaperTitle": "a scalable architecture for ordered parallelism", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "nvidia", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "More is less: improving the energy efficiency of data movement via opportunistic use of sparse codes.", "DBLP authors": ["Yanwei Song", "Engin Ipek"], "year": 2015, "MAG papers": [{"PaperId": 2239143684, "PaperTitle": "more is less improving the energy efficiency of data movement via opportunistic use of sparse codes", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Improving DRAM latency with dynamic asymmetric subarray.", "DBLP authors": ["Shih-Lien Lu", "Ying-Chen Lin", "Chia-Lin Yang"], "year": 2015, "MAG papers": [{"PaperId": 2238633138, "PaperTitle": "improving dram latency with dynamic asymmetric subarray", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national taiwan university", "national taiwan university", "intel"]}], "source": "ES"}, {"DBLP title": "Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses.", "DBLP authors": ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2015, "MAG papers": [{"PaperId": 2233523872, "PaperTitle": "gather scatter dram in dram address translation to improve the spatial locality of non unit strided accesses", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 59, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "intel", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU.", "DBLP authors": ["Rajib Nath", "Dean M. Tullsen"], "year": 2015, "MAG papers": [{"PaperId": 2233640613, "PaperTitle": "the crisp performance model for dynamic voltage and frequency scaling in a gpgpu", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach.", "DBLP authors": ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "year": 2015, "MAG papers": [{"PaperId": 2235375535, "PaperTitle": "safe limits on voltage reduction efficiency in gpus a direct measurement approach", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["ibm", "university of texas at austin", "ibm", "ibm", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Adaptive guardband scheduling to improve system-level efficiency of the POWER7+.", "DBLP authors": ["Yazhou Zu", "Charles R. Lefurgy", "Jingwen Leng", "Matthew Halpern", "Michael S. Floyd", "Vijay Janapa Reddi"], "year": 2015, "MAG papers": [{"PaperId": 2234633824, "PaperTitle": "adaptive guardband scheduling to improve system level efficiency of the power7", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of texas at austin", "ibm", "ibm", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "DynaMOS: dynamic schedule migration for heterogeneous cores.", "DBLP authors": ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "year": 2015, "MAG papers": [{"PaperId": 2239947352, "PaperTitle": "dynamos dynamic schedule migration for heterogeneous cores", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Long term parking (LTP): criticality-aware resource allocation in OOO processors.", "DBLP authors": ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andr\u00e9 Seznec", "Pierre Michaud"], "year": 2015, "MAG papers": [{"PaperId": 2238100542, "PaperTitle": "long term parking ltp criticality aware resource allocation in ooo processors", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["french institute for research in computer science and automation", "uppsala university", "uppsala university", "uppsala university", "french institute for research in computer science and automation", "uppsala university", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "The inner most loop iteration counter: a new dimension in branch history.", "DBLP authors": ["Andr\u00e9 Seznec", "Joshua San Miguel", "Jorge Albericio"], "year": 2015, "MAG papers": [{"PaperId": 2239944591, "PaperTitle": "the inner most loop iteration counter a new dimension in branch history", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["french institute for research in computer science and automation", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Filtered runahead execution with a runahead buffer.", "DBLP authors": ["Milad Hashemi", "Yale N. Patt"], "year": 2015, "MAG papers": [{"PaperId": 2237666531, "PaperTitle": "filtered runahead execution with a runahead buffer", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Bungee jumps: accelerating indirect branches through HW/SW co-design.", "DBLP authors": ["Daniel S. McFarlin", "Craig B. Zilles"], "year": 2015, "MAG papers": [{"PaperId": 2236110319, "PaperTitle": "bungee jumps accelerating indirect branches through hw sw co design", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of illinois at urbana champaign", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "SAWS: synchronization aware GPGPU warp scheduling for multiple independent warp schedulers.", "DBLP authors": ["Jiwei Liu", "Jun Yang", "Rami G. Melhem"], "year": 2015, "MAG papers": [{"PaperId": 2235785597, "PaperTitle": "saws synchronization aware gpgpu warp scheduling for multiple independent warp schedulers", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Enabling coordinated register allocation and thread-level parallelism optimization for GPUs.", "DBLP authors": ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "year": 2015, "MAG papers": [{"PaperId": 2232645663, "PaperTitle": "enabling coordinated register allocation and thread level parallelism optimization for gpus", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["peking university", "peking university", "peking university", "peking university", "chinese academy of sciences", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "Free launch: optimizing GPU dynamic kernel launches through thread reuse.", "DBLP authors": ["Guoyang Chen", "Xipeng Shen"], "year": 2015, "MAG papers": [{"PaperId": 2238700765, "PaperTitle": "free launch optimizing gpu dynamic kernel launches through thread reuse", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "GPU register file virtualization.", "DBLP authors": ["Hyeran Jeon", "Gokul Subramanian Ravi", "Nam Sung Kim", "Murali Annavaram"], "year": 2015, "MAG papers": [{"PaperId": 2238992335, "PaperTitle": "gpu register file virtualization", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of southern california", "university of wisconsin madison", "university of illinois at urbana champaign", "san jose state university"]}], "source": "ES"}, {"DBLP title": "WarpPool: sharing requests with inter-warp coalescing for throughput processors.", "DBLP authors": ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "year": 2015, "MAG papers": [{"PaperId": 2235724720, "PaperTitle": "warppool sharing requests with inter warp coalescing for throughput processors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Ultra-low power render-based collision detection for CPU/GPU systems.", "DBLP authors": ["Enrique de Lucas", "Pedro Marcuello", "Joan-Manuel Parcerisa", "Antonio Gonz\u00e1lez"], "year": 2015, "MAG papers": [{"PaperId": 2234881123, "PaperTitle": "ultra low power render based collision detection for cpu gpu systems", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "broadcom", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Execution time prediction for energy-efficient hardware accelerators.", "DBLP authors": ["Tao Chen", "Alexander Rucker", "G. Edward Suh"], "year": 2015, "MAG papers": [{"PaperId": 2237339430, "PaperTitle": "execution time prediction for energy efficient hardware accelerators", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Border control: sandboxing accelerators.", "DBLP authors": ["Lena E. Olson", "Jason Power", "Mark D. Hill", "David A. Wood"], "year": 2015, "MAG papers": [{"PaperId": 2233520879, "PaperTitle": "border control sandboxing accelerators", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Neural acceleration for GPU throughput processors.", "DBLP authors": ["Amir Yazdanbakhsh", "Jongse Park", "Hardik Sharma", "Pejman Lotfi-Kamran", "Hadi Esmaeilzadeh"], "year": 2015, "MAG papers": [{"PaperId": 2233797083, "PaperTitle": "neural acceleration for gpu throughput processors", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": [null, "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches.", "DBLP authors": ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "year": 2015, "MAG papers": [{"PaperId": 2237922334, "PaperTitle": "neuromorphic accelerators a comparison between neuroscience and machine learning approaches", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["chinese academy of sciences", "intel", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "french institute for research in computer science and automation", "inner mongolia university"]}], "source": "ES"}, {"DBLP title": "Prediction-guided performance-energy trade-off for interactive applications.", "DBLP authors": ["Daniel Lo", "Taejoon Song", "G. Edward Suh"], "year": 2015, "MAG papers": [{"PaperId": 2236177250, "PaperTitle": "prediction guided performance energy trade off for interactive applications", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Architecture-aware automatic computation offload for native applications.", "DBLP authors": ["Gwangmu Lee", "Hyunjoon Park", "Seonyeong Heo", "Kyung-Ah Chang", "Hyogun Lee", "Hanjun Kim"], "year": 2015, "MAG papers": [{"PaperId": 2239792497, "PaperTitle": "architecture aware automatic computation offload for native applications", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "samsung", "samsung"]}], "source": "ES"}, {"DBLP title": "Fast support for unstructured data processing: the unified automata processor.", "DBLP authors": ["Yuanwei Fang", "Tung Thanh Hoang", "Michela Becchi", "Andrew A. Chien"], "year": 2015, "MAG papers": [{"PaperId": 2236895266, "PaperTitle": "fast support for unstructured data processing the unified automata processor", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of chicago", "university of chicago", "university of missouri", "university of chicago"]}], "source": "ES"}, {"DBLP title": "Enabling interposer-based disintegration of multi-core processors.", "DBLP authors": ["Ajaykumar Kannan", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "year": 2015, "MAG papers": [{"PaperId": 2234584938, "PaperTitle": "enabling interposer based disintegration of multi core processors", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of toronto", "advanced micro devices", "university of toronto"]}], "source": "ES"}, {"DBLP title": "DCS: a fast and scalable device-centric server architecture.", "DBLP authors": ["Jaehyung Ahn", "Dongup Kwon", "Youngsok Kim", "Mohammadamin Ajdari", "Jaewon Lee", "Jangwoo Kim"], "year": 2015, "MAG papers": [{"PaperId": 2235673048, "PaperTitle": "dcs a fast and scalable device centric server architecture", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "Modeling the implications of DRAM failures and protection techniques on datacenter TCO.", "DBLP authors": ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Marios Kleanthous"], "year": 2015, "MAG papers": [{"PaperId": 2234482445, "PaperTitle": "modeling the implications of dram failures and protection techniques on datacenter tco", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of cyprus", "university of cyprus", "university of cyprus", null]}], "source": "ES"}, {"DBLP title": "TimeTrader: exploiting latency tail to save datacenter energy for online search.", "DBLP authors": ["Balajee Vamanan", "Hamza Bin Sohail", "Jahangir Hasan", "T. N. Vijaykumar"], "year": 2015, "MAG papers": [{"PaperId": 2236373029, "PaperTitle": "timetrader exploiting latency tail to save datacenter energy for online search", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["purdue university", "purdue university", "purdue university", "google"]}], "source": "ES"}, {"DBLP title": "Rubik: fast analytical power management for latency-critical systems.", "DBLP authors": ["Harshad Kasture", "Davide B. Bartolini", "Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2015, "MAG papers": [{"PaperId": 2235495043, "PaperTitle": "rubik fast analytical power management for latency critical systems", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "CLEAN-ECC: high reliability ECC for adaptive granularity memory system.", "DBLP authors": ["Seong-Lyong Gong", "Minsoo Rhu", "Jungrae Kim", "Jinsuk Chung", "Mattan Erez"], "year": 2015, "MAG papers": [{"PaperId": 2238285554, "PaperTitle": "clean ecc high reliability ecc for adaptive granularity memory system", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "nvidia"]}], "source": "ES"}, {"DBLP title": "vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments.", "DBLP authors": ["Daehoon Kim", "Hwanju Kim", "Nam Sung Kim", "Jaehyuk Huh"], "year": 2015, "MAG papers": [{"PaperId": 2235848973, "PaperTitle": "vcache architectural support for transparent and isolated virtual llcs in virtualized environments", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of illinois at urbana champaign", "kaist", "university of illinois at urbana champaign", "university of cambridge"]}], "source": "ES"}, {"DBLP title": "An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors.", "DBLP authors": ["Kathryn E. Gray", "Gabriel Kerneis", "Dominic P. Mulligan", "Christopher Pulte", "Susmit Sarkar", "Peter Sewell"], "year": 2015, "MAG papers": [{"PaperId": 2235853928, "PaperTitle": "an integrated concurrency and core isa architectural envelope definition and test oracle for ibm power multiprocessors", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of cambridge", "university of cambridge", "university of cambridge", "university of st andrews", "university of cambridge", "university of cambridge"]}], "source": "ES"}, {"DBLP title": "Efficient GPU synchronization without scopes: saying no to complex consistency models.", "DBLP authors": ["Matthew D. Sinclair", "Johnathan Alsop", "Sarita V. Adve"], "year": 2015, "MAG papers": [{"PaperId": 2236227338, "PaperTitle": "efficient gpu synchronization without scopes saying no to complex consistency models", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Efficient persist barriers for multicores.", "DBLP authors": ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "year": 2015, "MAG papers": [{"PaperId": 2220914167, "PaperTitle": "efficient persist barriers for multicores", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of edinburgh", "intel", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "ThyNVM: enabling software-transparent crash consistency in persistent memory systems.", "DBLP authors": ["Jinglei Ren", "Jishen Zhao", "Samira Manabi Khan", "Jongmoo Choi", "Yongwei Wu", "Onur Mutlu"], "year": 2015, "MAG papers": [{"PaperId": 2234174598, "PaperTitle": "thynvm enabling software transparent crash consistency in persistent memory systems", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 66, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "tsinghua university", "dankook university", "tsinghua university", "university of california santa cruz"]}], "source": "ES"}, {"DBLP title": "Coherence domain restriction on large scale systems.", "DBLP authors": ["Yaosheng Fu", "Tri M. Nguyen", "David Wentzlaff"], "year": 2015, "MAG papers": [{"PaperId": 2239360558, "PaperTitle": "coherence domain restriction on large scale systems", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Efficiently enforcing strong memory ordering in GPUs.", "DBLP authors": ["Abhayendra Singh", "Shaizeen Aga", "Satish Narayanasamy"], "year": 2015, "MAG papers": [{"PaperId": 2237082146, "PaperTitle": "efficiently enforcing strong memory ordering in gpus", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Characterizing, modeling, and improving the QoE of mobile devices with low battery level.", "DBLP authors": ["Kaige Yan", "Xingyao Zhang", "Xin Fu"], "year": 2015, "MAG papers": [{"PaperId": 2234369781, "PaperTitle": "characterizing modeling and improving the qoe of mobile devices with low battery level", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of houston", "university of houston", "university of houston"]}], "source": "ES"}, {"DBLP title": "Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance.", "DBLP authors": ["Newsha Ardalani", "Clint Lestourgeon", "Karthikeyan Sankaralingam", "Xiaojin Zhu"], "year": 2015, "MAG papers": [{"PaperId": 2239144794, "PaperTitle": "cross architecture performance prediction xapp using cpu code to predict gpu performance", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "A fast and accurate analytical technique to compute the AVF of sequential bits in a processor.", "DBLP authors": ["Steven Raasch", "Arijit Biswas", "Jon Stephan", "Paul Racunas", "Joel S. Emer"], "year": 2015, "MAG papers": [{"PaperId": 2234891566, "PaperTitle": "a fast and accurate analytical technique to compute the avf of sequential bits in a processor", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["intel", "intel", "nvidia", "intel", "nvidia"]}], "source": "ES"}, {"DBLP title": "Enabling portable energy efficiency with memory accelerated library.", "DBLP authors": ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "year": 2015, "MAG papers": [{"PaperId": 2239446053, "PaperTitle": "enabling portable energy efficiency with memory accelerated library", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Microarchitectural implications of event-driven server-side web applications.", "DBLP authors": ["Yuhao Zhu", "Daniel Richins", "Matthew Halpern", "Vijay Janapa Reddi"], "year": 2015, "MAG papers": [{"PaperId": 2233205172, "PaperTitle": "microarchitectural implications of event driven server side web applications", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}]