#ifndef CUFFTDX_FFT_7_FP32_FWD_PTX_HPP
#define CUFFTDX_FFT_7_FP32_FWD_PTX_HPP



template<> __forceinline__ __device__ void cufftdx_private_function<182, float, 1>(cufftdx::detail::complex<float> *rmem, void *smem){

asm volatile ("{\n\t"
    ".reg .f32 f<95>;\n\t"
    ".reg .b64 rd<2>;\n\t"
    "add.f32 f29, %17, %31;\n\t"
    "add.f32 f30, %15, f29;\n\t"
    "add.f32 f31, %20, %28;\n\t"
    "add.f32 f32, f31, f30;\n\t"
    "add.f32 f33, %23, %25;\n\t"
    "add.f32 f34, %19, %32;\n\t"
    "add.f32 f35, %16, f34;\n\t"
    "add.f32 f36, %22, %30;\n\t"
    "add.f32 f37, f36, f35;\n\t"
    "add.f32 f38, %24, %27;\n\t"
    "fma.rn.f32 f39, f29, 0f3F1F9D07, %15;\n\t"
    "fma.rn.f32 f40, f31, 0fBE63DC87, f39;\n\t"
    "fma.rn.f32 f41, f33, 0fBF66A5E5, f40;\n\t"
    "sub.f32 f42, %19, %32;\n\t"
    "mul.f32 f43, f42, 0fBF48261C;\n\t"
    "sub.f32 f44, %22, %30;\n\t"
    "fma.rn.f32 f45, f44, 0fBF7994E0, f43;\n\t"
    "sub.f32 f46, %24, %27;\n\t"
    "fma.rn.f32 f47, f46, 0fBEDE2602, f45;\n\t"
    "fma.rn.f32 f48, f29, 0fBE63DC87, %15;\n\t"
    "fma.rn.f32 f49, f31, 0fBF66A5E5, f48;\n\t"
    "fma.rn.f32 f50, f33, 0f3F1F9D07, f49;\n\t"
    "mul.f32 f51, f42, 0fBF7994E0;\n\t"
    "fma.rn.f32 f52, f44, 0f3EDE2602, f51;\n\t"
    "fma.rn.f32 f53, f46, 0f3F48261C, f52;\n\t"
    "fma.rn.f32 f54, f29, 0fBF66A5E5, %15;\n\t"
    "fma.rn.f32 f55, f31, 0f3F1F9D07, f54;\n\t"
    "fma.rn.f32 f56, f33, 0fBE63DC87, f55;\n\t"
    "mul.f32 f57, f42, 0fBEDE2602;\n\t"
    "fma.rn.f32 f58, f44, 0f3F48261C, f57;\n\t"
    "fma.rn.f32 f59, f46, 0fBF7994E0, f58;\n\t"
    "fma.rn.f32 f60, f34, 0f3F1F9D07, %16;\n\t"
    "fma.rn.f32 f61, f36, 0fBE63DC87, f60;\n\t"
    "fma.rn.f32 f62, f38, 0fBF66A5E5, f61;\n\t"
    "sub.f32 f63, %17, %31;\n\t"
    "mul.f32 f64, f63, 0fBF48261C;\n\t"
    "sub.f32 f65, %20, %28;\n\t"
    "fma.rn.f32 f66, f65, 0fBF7994E0, f64;\n\t"
    "sub.f32 f67, %23, %25;\n\t"
    "fma.rn.f32 f68, f67, 0fBEDE2602, f66;\n\t"
    "fma.rn.f32 f69, f34, 0fBE63DC87, %16;\n\t"
    "fma.rn.f32 f70, f36, 0fBF66A5E5, f69;\n\t"
    "fma.rn.f32 f71, f38, 0f3F1F9D07, f70;\n\t"
    "mul.f32 f72, f63, 0fBF7994E0;\n\t"
    "fma.rn.f32 f73, f65, 0f3EDE2602, f72;\n\t"
    "fma.rn.f32 f74, f67, 0f3F48261C, f73;\n\t"
    "fma.rn.f32 f75, f34, 0fBF66A5E5, %16;\n\t"
    "fma.rn.f32 f76, f36, 0f3F1F9D07, f75;\n\t"
    "fma.rn.f32 f77, f38, 0fBE63DC87, f76;\n\t"
    "mul.f32 f78, f63, 0fBEDE2602;\n\t"
    "fma.rn.f32 f79, f65, 0f3F48261C, f78;\n\t"
    "fma.rn.f32 f80, f67, 0fBF7994E0, f79;\n\t"
    "add.f32 %1, f38, f37;\n\t"
    "add.f32 %0, f33, f32;\n\t"
    "add.f32 %3, f68, f62;\n\t"
    "sub.f32 %2, f41, f47;\n\t"
    "add.f32 %5, f74, f71;\n\t"
    "sub.f32 %4, f50, f53;\n\t"
    "add.f32 %7, f80, f77;\n\t"
    "sub.f32 %6, f56, f59;\n\t"
    "sub.f32 %9, f77, f80;\n\t"
    "add.f32 %8, f59, f56;\n\t"
    "sub.f32 %11, f71, f74;\n\t"
    "add.f32 %10, f53, f50;\n\t"
    "sub.f32 %13, f62, f68;\n\t"
    "add.f32 %12, f47, f41;\n\t"
    "}"
     : "=f"(rmem[0].x), "=f"(rmem[0].y), "=f"(rmem[1].x), "=f"(rmem[1].y), "=f"(rmem[2].x), "=f"(rmem[2].y), "=f"(rmem[3].x), "=f"(rmem[3].y), "=f"(rmem[4].x), "=f"(rmem[4].y), "=f"(rmem[5].x), "=f"(rmem[5].y), "=f"(rmem[6].x), "=f"(rmem[6].y): "l"(smem), "f"(rmem[0].x), "f"(rmem[0].y), "f"(rmem[1].x), "f"(rmem[1].y), "f"(rmem[1].y), "f"(rmem[2].x), "f"(rmem[2].y), "f"(rmem[2].y), "f"(rmem[3].x), "f"(rmem[3].y), "f"(rmem[4].x), "f"(rmem[4].y), "f"(rmem[4].y), "f"(rmem[5].x), "f"(rmem[5].y), "f"(rmem[5].y), "f"(rmem[6].x), "f"(rmem[6].y));
};


#endif
