# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thaos/Desktop/Lab6\ (1) {C:/Users/thaos/Desktop/Lab6 (1)/lab6part2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:44 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thaos/Desktop/Lab6 (1)" C:/Users/thaos/Desktop/Lab6 (1)/lab6part2.v 
# -- Compiling module lab6part2
# 
# Top level modules:
# 	lab6part2
# End time: 22:04:44 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/thaos/Desktop/Lab6\ (1) {C:/Users/thaos/Desktop/Lab6 (1)/lab6part2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:44 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/thaos/Desktop/Lab6 (1)" C:/Users/thaos/Desktop/Lab6 (1)/lab6part2_tb.v 
# -- Compiling module lab6part2_tb
# 
# Top level modules:
# 	lab6part2_tb
# End time: 22:04:44 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lab6part2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lab6part2_tb 
# Start time: 22:04:45 on May 03,2019
# Loading work.lab6part2_tb
# Loading work.lab6part2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# x=0,z=1111110
# x=1,z=0110000
# x=2,z=1101101
# x=3,z=1111001
# x=4,z=0110011
# x=5,z=1011011
# x=6,z=1011111
# x=7,z=1110000
# x=8,z=1111111
# x=9,z=1111011
# x=a,z=1110111
# x=b,z=0011111
# x=c,z=1001110
# x=d,z=0111101
# x=e,z=1001111
# x=f,z=1000111
# End time: 22:04:55 on May 03,2019, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
