// Seed: 3600527990
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input wire id_6,
    output tri0 id_7,
    input tri1 id_8,
    output wand id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    input supply1 id_13
    , \id_22 ,
    input supply0 id_14,
    input tri0 id_15,
    input wor id_16,
    output supply0 id_17,
    input supply1 id_18,
    input tri id_19,
    input supply1 id_20
    , id_23
);
  assign id_7 = \id_22 ;
  bit id_24, id_25, id_26, id_27;
  assign id_7 = id_23[1];
  initial begin : LABEL_0
    id_26 = (1);
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd19,
    parameter id_5 = 32'd70
) (
    output wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor _id_3,
    input tri0 id_4,
    input tri0 _id_5
);
  logic [id_5 : (  ~  id_3  )] id_7, id_8, id_9, id_10;
  wire id_11 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_0,
      id_0,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_4,
      id_2
  );
  parameter id_12 = -1;
endmodule
