<profile>

<section name = "Vivado HLS Report for 'read_input'" level="0">
<item name = "Date">Mon Feb  5 17:29:48 2024
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.634 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 2.580 us, 2.580 us, 258, 258, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- load_sample">256, 256, 5, 4, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 48, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 128, -</column>
<column name="Register">-, -, 121, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_116_p2">+, 0, 0, 15, 7, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_178">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_184">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_189">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_194">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln30_fu_110_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_103_p4">9, 2, 7, 14</column>
<column name="i_0_reg_99">9, 2, 7, 14</column>
<column name="in_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="l1_in_V_blk_n">9, 2, 1, 2</column>
<column name="l1_in_V_din">27, 5, 32, 160</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_0_reg_99">7, 0, 7, 0</column>
<column name="i_reg_165">7, 0, 7, 0</column>
<column name="icmp_ln30_reg_161">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_5_reg_170">32, 0, 32, 0</column>
<column name="tmp_6_reg_175">32, 0, 32, 0</column>
<column name="tmp_7_reg_180">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="in_r_TDATA">in, 128, axis, in_V_data_V, pointer</column>
<column name="in_r_TVALID">in, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TLAST">in, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TKEEP">in, 16, axis, in_V_keep_V, pointer</column>
<column name="in_r_TSTRB">in, 16, axis, in_V_strb_V, pointer</column>
<column name="l1_in_V_din">out, 32, ap_fifo, l1_in_V, pointer</column>
<column name="l1_in_V_full_n">in, 1, ap_fifo, l1_in_V, pointer</column>
<column name="l1_in_V_write">out, 1, ap_fifo, l1_in_V, pointer</column>
</table>
</item>
</section>
</profile>
