#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov  3 22:21:41 2024
# Process ID: 32120
# Current directory: F:/aes_password
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31448 F:\aes_password\aes_password.xpr
# Log file: F:/aes_password/vivado.log
# Journal file: F:/aes_password\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 22:23:24 2024...
ct file moved from 'C:/Users/Administrator/Desktop/aes_password' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'aes_password.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.320 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/aes_password/aes_password.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/aes_password/aes_password.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AES_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sources_1/new/AES_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sources_1/new/aescipher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aescipher
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sources_1/new/keygeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keygeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sources_1/new/roundlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundlast
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.srcs/sim_1/new/ASD_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/aes_password/aes_password.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/aes_password/aes_password.sim/sim_1/behav/xsim'
"xelab -wto f72b531bd21249e5b8af84aa8462f8a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AES_TB_behav xil_defaultlib.AES_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f72b531bd21249e5b8af84aa8462f8a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AES_TB_behav xil_defaultlib.AES_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.keygeneration
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrow
Compiling module xil_defaultlib.mixcolumn
Compiling module xil_defaultlib.rounds
Compiling module xil_defaultlib.roundlast
Compiling module xil_defaultlib.aescipher
Compiling module xil_defaultlib.AES_TOP
Compiling module xil_defaultlib.AES_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/aes_password/aes_password.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_TB_behav -key {Behavioral:sim_1:Functional:AES_TB} -tclbatch {AES_TB.tcl} -view {F:/aes_password/AES_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config F:/aes_password/AES_TB_behav.wcfg
source AES_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
# source -notrace {../../../../aes_password.srcs/sources_1/new/unused_pin.tcl}
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.320 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z100ffv1156-1
Top: AES_TOP
INFO: [Device 21-403] Loading part xc7z100ffv1156-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.156 ; gain = 241.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_TOP' [F:/aes_password/aes_password.srcs/sources_1/new/AES_TOP.v:22]
INFO: [Synth 8-6157] synthesizing module 'aescipher' [F:/aes_password/aes_password.srcs/sources_1/new/aescipher.v:22]
INFO: [Synth 8-6157] synthesizing module 'rounds' [F:/aes_password/aes_password.srcs/sources_1/new/rounds.v:22]
INFO: [Synth 8-6157] synthesizing module 'keygeneration' [F:/aes_password/aes_password.srcs/sources_1/new/keygeneration.v:22]
INFO: [Synth 8-6157] synthesizing module 'sbox' [F:/aes_password/aes_password.srcs/sources_1/new/sbox.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sbox' (1#1) [F:/aes_password/aes_password.srcs/sources_1/new/sbox.v:22]
INFO: [Synth 8-6155] done synthesizing module 'keygeneration' (2#1) [F:/aes_password/aes_password.srcs/sources_1/new/keygeneration.v:22]
INFO: [Synth 8-6157] synthesizing module 'subbytes' [F:/aes_password/aes_password.srcs/sources_1/new/subbytes.v:22]
INFO: [Synth 8-6155] done synthesizing module 'subbytes' (3#1) [F:/aes_password/aes_password.srcs/sources_1/new/subbytes.v:22]
INFO: [Synth 8-6157] synthesizing module 'shiftrow' [F:/aes_password/aes_password.srcs/sources_1/new/shiftrow.v:22]
INFO: [Synth 8-6155] done synthesizing module 'shiftrow' (4#1) [F:/aes_password/aes_password.srcs/sources_1/new/shiftrow.v:22]
INFO: [Synth 8-6157] synthesizing module 'mixcolumn' [F:/aes_password/aes_password.srcs/sources_1/new/mixcolumn.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mixcolumn' (5#1) [F:/aes_password/aes_password.srcs/sources_1/new/mixcolumn.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rounds' (6#1) [F:/aes_password/aes_password.srcs/sources_1/new/rounds.v:22]
INFO: [Synth 8-6157] synthesizing module 'roundlast' [F:/aes_password/aes_password.srcs/sources_1/new/roundlast.v:22]
INFO: [Synth 8-6155] done synthesizing module 'roundlast' (7#1) [F:/aes_password/aes_password.srcs/sources_1/new/roundlast.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aescipher' (8#1) [F:/aes_password/aes_password.srcs/sources_1/new/aescipher.v:22]
INFO: [Synth 8-6155] done synthesizing module 'AES_TOP' (9#1) [F:/aes_password/aes_password.srcs/sources_1/new/AES_TOP.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1983.180 ; gain = 300.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1983.180 ; gain = 300.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1983.180 ; gain = 300.285
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1983.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 256 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/aes_password/aes_password.srcs/constrs_1/new/AES_TOP.xdc]
Finished Parsing XDC File [F:/aes_password/aes_password.srcs/constrs_1/new/AES_TOP.xdc]
Sourcing Tcl File [F:/aes_password/aes_password.srcs/sources_1/new/unused_pin.tcl]
Finished Sourcing Tcl File [F:/aes_password/aes_password.srcs/sources_1/new/unused_pin.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/aes_password/aes_password.srcs/sources_1/new/unused_pin.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AES_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AES_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2052.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2180.551 ; gain = 497.656
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2180.551 ; gain = 862.887
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sun Nov  3 22:36:51 2024] Launched synth_1...
Run output will be captured here: F:/aes_password/aes_password.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Nov  3 22:38:03 2024] Launched impl_1...
Run output will be captured here: F:/aes_password/aes_password.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2183.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 2825.836 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.444 . Memory (MB): peak = 2825.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2825.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2969.906 ; gain = 786.297
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffv1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 3897.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/aes_password/aes_password.srcs/constrs_1/new/AES_TOP.xdc]
Finished Parsing XDC File [F:/aes_password/aes_password.srcs/constrs_1/new/AES_TOP.xdc]
Sourcing Tcl File [F:/aes_password/aes_password.srcs/sources_1/new/unused_pin.tcl]
Finished Sourcing Tcl File [F:/aes_password/aes_password.srcs/sources_1/new/unused_pin.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3897.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3897.484 ; gain = 0.000
current_design impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
save_constraints -force
launch_runs synth_1 -jobs 10
[Sun Nov  3 22:55:05 2024] Launched synth_1...
Run output will be captured here: F:/aes_password/aes_password.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov  3 22:56:18 2024] Launched impl_1...
Run output will be captured here: F:/aes_password/aes_password.runs/impl_1/runme.log
current_design synth_1
report_clock_networks -name {network_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_clock_networks -name {network_1}
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 22:59:38 2024...
