

================================================================
== Vitis HLS Report for 'SMM_1u_25u_20u_s'
================================================================
* Date:           Sun Nov  3 13:42:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120                 |SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6                 |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
        |grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141                            |SMM_1u_25u_20u_Pipeline_L2_L3                            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176  |SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2  |      510|      510|  5.100 us|  5.100 us|  510|  510|       no|
        |grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200                 |SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7                 |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_3_VITIS_LOOP_102_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|    1510|   5640|    -|
|Memory           |        7|    -|     112|      7|    -|
|Multiplexer      |        -|    -|       -|    634|    -|
|Register         |        -|    -|     641|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|   14|    2263|   6433|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    6|       2|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141                            |SMM_1u_25u_20u_Pipeline_L2_L3                            |        0|   4|  672|  1395|    0|
    |grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120                 |SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6                 |        0|   0|   27|   303|    0|
    |grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200                 |SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7                 |        0|   0|   35|   138|    0|
    |grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176  |SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2  |        0|   0|  281|   528|    0|
    |mul_32ns_32ns_64_2_1_U104                                           |mul_32ns_32ns_64_2_1                                     |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U107                                             |mul_32s_32s_32_1_1                                       |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U108                                             |mul_32s_32s_32_1_1                                       |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U109                                             |mul_32s_32s_32_1_1                                       |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_2_1_U105                                             |mul_32s_32s_32_2_1                                       |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U106                                             |mul_32s_32s_32_2_1                                       |        0|   3|  165|    50|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                               |                                                         |        0|  14| 1510|  5640|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                  Memory                                 |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb  |        1|   0|   0|    0|    80|    8|     1|          640|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb  |        1|   0|   0|    0|    80|    8|     1|          640|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb  |        1|   0|   0|    0|    80|    8|     1|          640|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb  |        1|   0|   0|    0|    80|    8|     1|          640|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb  |        1|   0|   0|    0|    80|    8|     1|          640|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb  |        1|   0|   0|    0|    80|    8|     1|          640|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb  |        1|   0|   0|    0|    80|    8|     1|          640|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs  |        0|  16|   1|    0|     4|    8|     1|           32|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs  |        0|  16|   1|    0|     4|    8|     1|           32|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs  |        0|  16|   1|    0|     4|    8|     1|           32|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs  |        0|  16|   1|    0|     4|    8|     1|           32|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs  |        0|  16|   1|    0|     4|    8|     1|           32|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs  |        0|  16|   1|    0|     4|    8|     1|           32|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U  |SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs  |        0|  16|   1|    0|     4|    8|     1|           32|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                    |                                                                                  |        7| 112|   7|    0|   588|  112|    14|         4704|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_284_p2                |         +|   0|  0|  71|          64|           1|
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op92_call_state12    |       and|   0|  0|   2|           1|           1|
    |icmp_ln96_fu_279_p2               |      icmp|   0|  0|  71|          64|          64|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 152|         133|          70|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                    Name                                   | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                  |  113|         25|    1|         25|
    |ap_done                                                                    |    9|          2|    1|          2|
    |connect_1_blk_n                                                            |    9|          2|    1|          2|
    |connect_1_read                                                             |   25|          5|    1|          5|
    |connect_2_blk_n                                                            |    9|          2|    1|          2|
    |connect_2_din                                                              |   20|          4|   32|        128|
    |connect_2_write                                                            |   25|          5|    1|          5|
    |grp_fu_213_p0                                                              |   14|          3|   32|         96|
    |grp_fu_213_p1                                                              |   14|          3|   32|         96|
    |indvar_flatten13_fu_102                                                    |    9|          2|   64|        128|
    |real_start                                                                 |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1  |    9|          2|    1|          2|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1  |    9|          2|    1|          2|
    +---------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                      |  634|        139|  209|        575|
    +---------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_COL_1                                                                          |  32|   0|   32|          0|
    |B_ROW_1                                                                          |  32|   0|   32|          0|
    |KER_bound_reg_398                                                                |  32|   0|   32|          0|
    |KER_size_0_reg_357                                                               |  32|   0|   32|          0|
    |KER_size_1_reg_393                                                               |  32|   0|   32|          0|
    |OFMDim_current_1                                                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                                                        |  24|   0|   24|          0|
    |ap_done_reg                                                                      |   1|   0|    1|          0|
    |ap_predicate_pred542_state8                                                      |   1|   0|    1|          0|
    |ap_predicate_pred544_state8                                                      |   1|   0|    1|          0|
    |ap_predicate_pred546_state8                                                      |   1|   0|    1|          0|
    |bound11_reg_380                                                                  |  64|   0|   64|          0|
    |grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg                            |   1|   0|    1|          0|
    |grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg                 |   1|   0|    1|          0|
    |grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg                 |   1|   0|    1|          0|
    |grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten13_fu_102                                                          |  64|   0|   64|          0|
    |mul_ln75_reg_388                                                                 |  32|   0|   32|          0|
    |reg_221                                                                          |  32|   0|   32|          0|
    |start_once_reg                                                                   |   1|   0|    1|          0|
    |tmp_8_reg_375                                                                    |  32|   0|   34|          2|
    |valIn_a_13_reg_309                                                               |  32|   0|   32|          0|
    |valIn_a_14_reg_313                                                               |  32|   0|   32|          0|
    |valIn_a_15_reg_318                                                               |  32|   0|   32|          0|
    |valIn_a_16_reg_326                                                               |  32|   0|   32|          0|
    |valIn_a_17_reg_332                                                               |  32|   0|   32|          0|
    |valIn_a_18_reg_339                                                               |  32|   0|   32|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            | 641|   0|  643|          2|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  SMM<1u, 25u, 20u>|  return value|
|connect_1_dout            |   in|   32|     ap_fifo|          connect_1|       pointer|
|connect_1_num_data_valid  |   in|    7|     ap_fifo|          connect_1|       pointer|
|connect_1_fifo_cap        |   in|    7|     ap_fifo|          connect_1|       pointer|
|connect_1_empty_n         |   in|    1|     ap_fifo|          connect_1|       pointer|
|connect_1_read            |  out|    1|     ap_fifo|          connect_1|       pointer|
|connect_2_din             |  out|   32|     ap_fifo|          connect_2|       pointer|
|connect_2_num_data_valid  |   in|    3|     ap_fifo|          connect_2|       pointer|
|connect_2_fifo_cap        |   in|    3|     ap_fifo|          connect_2|       pointer|
|connect_2_full_n          |   in|    1|     ap_fifo|          connect_2|       pointer|
|connect_2_write           |  out|    1|     ap_fifo|          connect_2|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 17 22 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 
22 --> 23 
23 --> 24 
24 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.21>
ST_1 : Operation 25 [1/1] (3.58ns)   --->   "%valIn_a_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:26]   --->   Operation 25 'read' 'valIn_a_13' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a_13" [./../hw_library/fixed_point_stream_convolution.h:28]   --->   Operation 26 'write' 'write_ln28' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 27 [1/1] (3.58ns)   --->   "%valIn_a_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 27 'read' 'valIn_a_14' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a_14" [./../hw_library/fixed_point_stream_convolution.h:32]   --->   Operation 28 'write' 'write_ln32' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 29 [1/1] (3.58ns)   --->   "%valIn_a_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:34]   --->   Operation 29 'read' 'valIn_a_15' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a_15" [./../hw_library/fixed_point_stream_convolution.h:36]   --->   Operation 30 'write' 'write_ln36' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 31 [1/1] (3.58ns)   --->   "%valIn_a_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:38]   --->   Operation 31 'read' 'valIn_a_16' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a_16" [./../hw_library/fixed_point_stream_convolution.h:40]   --->   Operation 32 'write' 'write_ln40' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 7.21>
ST_5 : Operation 33 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:42]   --->   Operation 33 'read' 'valIn_a' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 34 [1/1] (3.63ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:44]   --->   Operation 34 'write' 'write_ln44' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 35 [1/1] (3.58ns)   --->   "%valIn_a_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 35 'read' 'valIn_a_17' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 36 [1/1] (3.63ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a_17" [./../hw_library/fixed_point_stream_convolution.h:48]   --->   Operation 36 'write' 'write_ln48' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 37 [1/1] (3.58ns)   --->   "%valIn_a_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:50]   --->   Operation 37 'read' 'valIn_a_18' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 38 [1/1] (3.63ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a_18" [./../hw_library/fixed_point_stream_convolution.h:52]   --->   Operation 38 'write' 'write_ln52' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 41 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 42 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 43 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 44 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 45 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 46 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 47 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 48 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 49 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 50 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 51 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 52 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 53 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 54 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (3.58ns)   --->   "%valIn_a_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:54]   --->   Operation 55 'read' 'valIn_a_12' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 56 [1/1] (3.63ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a_12" [./../hw_library/fixed_point_stream_convolution.h:56]   --->   Operation 56 'write' 'write_ln56' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 57 [1/1] (2.23ns)   --->   "%switch_ln72 = switch i32 %valIn_a_13, void %fpga_resource_hint.if.else147.19, i32 1, void %if.then, i32 0, void %VITIS_LOOP_96_3" [./../hw_library/fixed_point_stream_convolution.h:72]   --->   Operation 57 'switch' 'switch_ln72' <Predicate = true> <Delay = 2.23>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 58 'alloca' 'indvar_flatten13' <Predicate = (valIn_a_13 == 0)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%OFMDim_current_1_load = load i32 %OFMDim_current_1"   --->   Operation 59 'load' 'OFMDim_current_1_load' <Predicate = (valIn_a_13 == 0)> <Delay = 0.00>
ST_8 : Operation 60 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_1_load, i32 %OFMDim_current_1_load"   --->   Operation 60 'mul' 'A_COL_ITER' <Predicate = (valIn_a_13 == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten13"   --->   Operation 61 'store' 'store_ln0' <Predicate = (valIn_a_13 == 0)> <Delay = 1.58>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %valIn_a_17, i32 %B_COL_1" [./../hw_library/fixed_point_stream_convolution.h:74]   --->   Operation 62 'store' 'store_ln74' <Predicate = (valIn_a_13 == 1)> <Delay = 0.00>
ST_8 : Operation 63 [2/2] (6.91ns)   --->   "%mul_ln75 = mul i32 %valIn_a_15, i32 %valIn_a_16" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 63 'mul' 'mul_ln75' <Predicate = (valIn_a_13 == 1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %valIn_a_18, i32 %OFMDim_current_1" [./../hw_library/fixed_point_stream_convolution.h:76]   --->   Operation 64 'store' 'store_ln76' <Predicate = (valIn_a_13 == 1)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty' <Predicate = (valIn_a_13 == 1)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_17, i32 %valIn_a_15" [./../hw_library/fixed_point_stream_convolution.h:143]   --->   Operation 66 'mul' 'KER_size_0' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:146]   --->   Operation 67 'specfucore' 'specfucore_ln146' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%empty_185 = wait i32 @_ssdm_op_Wait"   --->   Operation 68 'wait' 'empty_185' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 69 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_1_load, i32 %OFMDim_current_1_load"   --->   Operation 69 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %valIn_a_14" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 70 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%cast10 = zext i32 %A_COL_ITER"   --->   Operation 71 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [2/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 72 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%B_ROW_1_load = load i32 %B_ROW_1"   --->   Operation 73 'load' 'B_ROW_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%B_COL_1_load = load i32 %B_COL_1"   --->   Operation 74 'load' 'B_COL_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %B_COL_1_load, i2 0"   --->   Operation 75 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 76 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln96 = br void %VITIS_LOOP_104_5" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 77 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i64 %indvar_flatten13" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 78 'load' 'indvar_flatten13_load' <Predicate = (valIn_a_13 == 0)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (3.52ns)   --->   "%icmp_ln96 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 79 'icmp' 'icmp_ln96' <Predicate = (valIn_a_13 == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (3.52ns)   --->   "%add_ln96 = add i64 %indvar_flatten13_load, i64 1" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 80 'add' 'add_ln96' <Predicate = (valIn_a_13 == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc144.loopexit, void %if.end160.loopexit" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 81 'br' 'br_ln96' <Predicate = (valIn_a_13 == 0)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%empty_182 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_182' <Predicate = (valIn_a_13 == 0 & !icmp_ln96)> <Delay = 0.00>
ST_12 : Operation 83 [2/2] (2.55ns)   --->   "%call_ln0 = call void @SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6, i32 %connect_1, i32 %B_ROW_1_load, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10"   --->   Operation 83 'call' 'call_ln0' <Predicate = (valIn_a_13 == 0 & !icmp_ln96)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln96 = store i64 %add_ln96, i64 %indvar_flatten13" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 84 'store' 'store_ln96' <Predicate = (valIn_a_13 == 0 & !icmp_ln96)> <Delay = 1.58>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 85 'br' 'br_ln0' <Predicate = (valIn_a_13 == 0 & icmp_ln96)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [./../hw_library/fixed_point_stream_convolution.h:143]   --->   Operation 86 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin8" [./../hw_library/fixed_point_stream_convolution.h:143]   --->   Operation 87 'specregionend' 'rend9' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [./../hw_library/fixed_point_stream_convolution.h:144]   --->   Operation 88 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin6" [./../hw_library/fixed_point_stream_convolution.h:144]   --->   Operation 89 'specregionend' 'rend7' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 90 'specregionbegin' 'rbegin' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 91 'specregionend' 'rend' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>
ST_12 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln145 = call void @SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7, i32 %KER_bound, i32 %connect_1, i32 %connect_2" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 92 'call' 'call_ln145' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 93 'br' 'br_ln0' <Predicate = (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 94 'br' 'br_ln0' <Predicate = (valIn_a_13 != 1 & icmp_ln96) | (valIn_a_13 != 1 & valIn_a_13 != 0)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln0 = call void @SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6, i32 %connect_1, i32 %B_ROW_1_load, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%empty_183 = wait i32 @_ssdm_op_Wait"   --->   Operation 96 'wait' 'empty_183' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%empty_184 = wait i32 @_ssdm_op_Wait"   --->   Operation 97 'wait' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @SMM<1u, 25u, 20u>_Pipeline_L2_L3, i34 %tmp_8, i32 %connect_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_3_VITIS_LOOP_102_4_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @SMM<1u, 25u, 20u>_Pipeline_L2_L3, i34 %tmp_8, i32 %connect_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln102 = br void %VITIS_LOOP_104_5" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 101 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>

State 17 <SV = 8> <Delay = 6.91>
ST_17 : Operation 102 [1/2] (6.91ns)   --->   "%mul_ln75 = mul i32 %valIn_a_15, i32 %valIn_a_16" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 102 'mul' 'mul_ln75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.91>
ST_18 : Operation 103 [2/2] (6.91ns)   --->   "%mul_ln75_2 = mul i32 %mul_ln75, i32 %valIn_a_15" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 103 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 6.91>
ST_19 : Operation 104 [1/2] (6.91ns)   --->   "%mul_ln75_2 = mul i32 %mul_ln75, i32 %valIn_a_15" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 104 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln75 = store i32 %mul_ln75_2, i32 %B_ROW_1" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 105 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 2.55>
ST_20 : Operation 106 [2/2] (2.55ns)   --->   "%call_ln46 = call void @SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, i32 %connect_2, i32 %connect_1, i32 %valIn_a_17, i32 %mul_ln75_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10" [./../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 106 'call' 'call_ln46' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 12> <Delay = 0.00>
ST_21 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln46 = call void @SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2, i32 %connect_2, i32 %connect_1, i32 %valIn_a_17, i32 %mul_ln75_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10" [./../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 107 'call' 'call_ln46' <Predicate = (valIn_a_13 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 108 'br' 'br_ln0' <Predicate = (valIn_a_13 == 1)> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [./../hw_library/fixed_point_stream_convolution.h:155]   --->   Operation 109 'ret' 'ret_ln155' <Predicate = true> <Delay = 0.00>

State 22 <SV = 8> <Delay = 12.5>
ST_22 : Operation 110 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_a_15, i32 %KER_size_0" [./../hw_library/fixed_point_stream_convolution.h:144]   --->   Operation 110 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 111 'specfucore' 'specfucore_ln147' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 12.5>
ST_23 : Operation 112 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_a_16, i32 %KER_size_1" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 112 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fixed_point_stream_convolution.h:148]   --->   Operation 113 'specfucore' 'specfucore_ln148' <Predicate = true> <Delay = 0.00>

State 24 <SV = 10> <Delay = 4.14>
ST_24 : Operation 114 [2/2] (4.14ns)   --->   "%call_ln145 = call void @SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7, i32 %KER_bound, i32 %connect_1, i32 %connect_2" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 114 'call' 'call_ln145' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_COL_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ B_ROW_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ OFMDim_current_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
valIn_a_13            (read           ) [ 0011111111111111111111111]
write_ln28            (write          ) [ 0000000000000000000000000]
valIn_a_14            (read           ) [ 0001111111100000000000000]
write_ln32            (write          ) [ 0000000000000000000000000]
valIn_a_15            (read           ) [ 0000111110000000011100100]
write_ln36            (write          ) [ 0000000000000000000000000]
valIn_a_16            (read           ) [ 0000011110000000010000110]
write_ln40            (write          ) [ 0000000000000000000000000]
valIn_a               (read           ) [ 0000000000000000000000000]
write_ln44            (write          ) [ 0000000000000000000000000]
valIn_a_17            (read           ) [ 0000000111111111111111111]
write_ln48            (write          ) [ 0000000000000000000000000]
valIn_a_18            (read           ) [ 0000000010000000000000000]
write_ln52            (write          ) [ 0000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln17      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 0000000000000000000000000]
valIn_a_12            (read           ) [ 0000000000000000000000000]
write_ln56            (write          ) [ 0000000000000000000000000]
switch_ln72           (switch         ) [ 0000000000000000000000000]
indvar_flatten13      (alloca         ) [ 0000000011111111100000111]
OFMDim_current_1_load (load           ) [ 0000000001000000000000000]
store_ln0             (store          ) [ 0000000000000000000000000]
store_ln74            (store          ) [ 0000000000000000000000000]
store_ln76            (store          ) [ 0000000000000000000000000]
empty                 (wait           ) [ 0000000000000000000000000]
KER_size_0            (mul            ) [ 0000000000000000000000100]
specfucore_ln146      (specfucore     ) [ 0000000000000000000000000]
empty_185             (wait           ) [ 0000000000000000000000000]
A_COL_ITER            (mul            ) [ 0000000000100000000000000]
cast9                 (zext           ) [ 0000000000010000000000000]
cast10                (zext           ) [ 0000000000010000000000000]
B_ROW_1_load          (load           ) [ 0000000000001111100000000]
B_COL_1_load          (load           ) [ 0000000000000000000000000]
tmp_8                 (bitconcatenate ) [ 0000000000001111100000000]
bound11               (mul            ) [ 0000000000001111100000000]
br_ln96               (br             ) [ 0000000000000000000000000]
indvar_flatten13_load (load           ) [ 0000000000000000000000000]
icmp_ln96             (icmp           ) [ 0000000000001111100000000]
add_ln96              (add            ) [ 0000000000000000000000000]
br_ln96               (br             ) [ 0000000000000000000000000]
empty_182             (wait           ) [ 0000000000000000000000000]
store_ln96            (store          ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
rbegin8               (specregionbegin) [ 0000000000000000000000000]
rend9                 (specregionend  ) [ 0000000000000000000000000]
rbegin6               (specregionbegin) [ 0000000000000000000000000]
rend7                 (specregionend  ) [ 0000000000000000000000000]
rbegin                (specregionbegin) [ 0000000000000000000000000]
rend                  (specregionend  ) [ 0000000000000000000000000]
call_ln145            (call           ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000]
empty_183             (wait           ) [ 0000000000000000000000000]
empty_184             (wait           ) [ 0000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 0000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000]
br_ln102              (br             ) [ 0000000000000000000000000]
mul_ln75              (mul            ) [ 0000000000000000001100000]
mul_ln75_2            (mul            ) [ 0000000000000000000011000]
store_ln75            (store          ) [ 0000000000000000000000000]
call_ln46             (call           ) [ 0000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000]
ret_ln155             (ret            ) [ 0000000000000000000000000]
KER_size_1            (mul            ) [ 0000000000000000000000010]
specfucore_ln147      (specfucore     ) [ 0000000000000000000000000]
KER_bound             (mul            ) [ 0000000000001111100000001]
specfucore_ln148      (specfucore     ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_COL_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_ROW_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFMDim_current_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 25u, 20u>_Pipeline_L2_L3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_96_3_VITIS_LOOP_102_4_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten13_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a_13/1 valIn_a_14/2 valIn_a_15/3 valIn_a_16/4 valIn_a/5 valIn_a_17/6 valIn_a_18/7 valIn_a_12/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/1 write_ln32/2 write_ln36/3 write_ln40/4 write_ln44/5 write_ln48/6 write_ln52/7 write_ln56/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="3" bw="8" slack="0"/>
<pin id="125" dir="0" index="4" bw="8" slack="0"/>
<pin id="126" dir="0" index="5" bw="8" slack="0"/>
<pin id="127" dir="0" index="6" bw="8" slack="0"/>
<pin id="128" dir="0" index="7" bw="8" slack="0"/>
<pin id="129" dir="0" index="8" bw="8" slack="0"/>
<pin id="130" dir="0" index="9" bw="8" slack="0"/>
<pin id="131" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="34" slack="4"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="8" slack="0"/>
<pin id="146" dir="0" index="4" bw="8" slack="0"/>
<pin id="147" dir="0" index="5" bw="8" slack="0"/>
<pin id="148" dir="0" index="6" bw="8" slack="0"/>
<pin id="149" dir="0" index="7" bw="8" slack="0"/>
<pin id="150" dir="0" index="8" bw="8" slack="0"/>
<pin id="151" dir="0" index="9" bw="8" slack="0"/>
<pin id="152" dir="0" index="10" bw="8" slack="0"/>
<pin id="153" dir="0" index="11" bw="8" slack="0"/>
<pin id="154" dir="0" index="12" bw="8" slack="0"/>
<pin id="155" dir="0" index="13" bw="8" slack="0"/>
<pin id="156" dir="0" index="14" bw="8" slack="0"/>
<pin id="157" dir="0" index="15" bw="8" slack="0"/>
<pin id="158" dir="0" index="16" bw="8" slack="0"/>
<pin id="159" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="32" slack="6"/>
<pin id="181" dir="0" index="4" bw="32" slack="1"/>
<pin id="182" dir="0" index="5" bw="8" slack="0"/>
<pin id="183" dir="0" index="6" bw="8" slack="0"/>
<pin id="184" dir="0" index="7" bw="8" slack="0"/>
<pin id="185" dir="0" index="8" bw="8" slack="0"/>
<pin id="186" dir="0" index="9" bw="8" slack="0"/>
<pin id="187" dir="0" index="10" bw="8" slack="0"/>
<pin id="188" dir="0" index="11" bw="8" slack="0"/>
<pin id="189" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/20 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="32" slack="0"/>
<pin id="205" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/24 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound11/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="A_COL_ITER/8 mul_ln75_2/18 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="5"/>
<pin id="219" dir="0" index="1" bw="32" slack="4"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75/8 "/>
</bind>
</comp>

<comp id="221" class="1005" name="reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_COL_ITER mul_ln75_2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="OFMDim_current_1_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OFMDim_current_1_load/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln74_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln76_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="KER_size_0_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2"/>
<pin id="249" dir="0" index="1" bw="32" slack="5"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="cast9_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="8"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="cast10_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast10/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="B_ROW_1_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_ROW_1_load/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="B_COL_1_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_COL_1_load/11 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_8_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="34" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="276" class="1004" name="indvar_flatten13_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="4"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/12 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln96_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="1"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln96_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln96_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="4"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/12 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln75_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/19 "/>
</bind>
</comp>

<comp id="301" class="1004" name="KER_size_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="6"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/22 "/>
</bind>
</comp>

<comp id="305" class="1004" name="KER_bound_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="6"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/23 "/>
</bind>
</comp>

<comp id="309" class="1005" name="valIn_a_13_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="7"/>
<pin id="311" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="valIn_a_13 "/>
</bind>
</comp>

<comp id="313" class="1005" name="valIn_a_14_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="8"/>
<pin id="315" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="valIn_a_14 "/>
</bind>
</comp>

<comp id="318" class="1005" name="valIn_a_15_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="5"/>
<pin id="320" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_a_15 "/>
</bind>
</comp>

<comp id="326" class="1005" name="valIn_a_16_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="4"/>
<pin id="328" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="valIn_a_16 "/>
</bind>
</comp>

<comp id="332" class="1005" name="valIn_a_17_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2"/>
<pin id="334" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_a_17 "/>
</bind>
</comp>

<comp id="339" class="1005" name="valIn_a_18_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valIn_a_18 "/>
</bind>
</comp>

<comp id="344" class="1005" name="indvar_flatten13_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="351" class="1005" name="OFMDim_current_1_load_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFMDim_current_1_load "/>
</bind>
</comp>

<comp id="357" class="1005" name="KER_size_0_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="362" class="1005" name="cast9_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast9 "/>
</bind>
</comp>

<comp id="367" class="1005" name="cast10_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast10 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_8_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="34" slack="4"/>
<pin id="377" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="380" class="1005" name="bound11_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound11 "/>
</bind>
</comp>

<comp id="388" class="1005" name="mul_ln75_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln75 "/>
</bind>
</comp>

<comp id="393" class="1005" name="KER_size_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="KER_bound_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="62" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="106" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="120" pin=8"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="120" pin=9"/></net>

<net id="160"><net_src comp="94" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="141" pin=5"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="141" pin=6"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="141" pin=7"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="141" pin=8"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="141" pin=9"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="141" pin=10"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="141" pin=11"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="141" pin=12"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="141" pin=13"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="141" pin=14"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="141" pin=15"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="141" pin=16"/></net>

<net id="190"><net_src comp="100" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="176" pin=8"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="176" pin=9"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="176" pin=10"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="176" pin=11"/></net>

<net id="206"><net_src comp="92" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="258"><net_src comp="221" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="74" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="76" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="276" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="78" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="213" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="312"><net_src comp="106" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="106" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="321"><net_src comp="106" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="329"><net_src comp="106" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="335"><net_src comp="106" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="342"><net_src comp="106" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="347"><net_src comp="102" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="354"><net_src comp="226" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="360"><net_src comp="247" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="365"><net_src comp="251" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="370"><net_src comp="255" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="378"><net_src comp="268" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="383"><net_src comp="209" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="391"><net_src comp="217" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="396"><net_src comp="301" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="401"><net_src comp="305" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="200" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_2 | {1 2 3 4 5 6 7 8 12 15 16 20 21 24 }
	Port: B_COL_1 | {8 }
	Port: B_ROW_1 | {19 }
	Port: OFMDim_current_1 | {8 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10 | {20 21 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10 | {12 13 }
 - Input state : 
	Port: SMM<1u, 25u, 20u> : connect_1 | {1 2 3 4 5 6 7 8 12 13 20 21 24 }
	Port: SMM<1u, 25u, 20u> : B_COL_1 | {11 }
	Port: SMM<1u, 25u, 20u> : B_ROW_1 | {11 }
	Port: SMM<1u, 25u, 20u> : OFMDim_current_1 | {8 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11 | {15 16 }
	Port: SMM<1u, 25u, 20u> : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10 | {15 16 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		A_COL_ITER : 1
		store_ln0 : 1
		specfucore_ln146 : 1
	State 9
	State 10
		bound11 : 1
	State 11
		tmp_8 : 1
	State 12
		icmp_ln96 : 1
		add_ln96 : 1
		br_ln96 : 2
		store_ln96 : 2
		rend9 : 1
		rend7 : 1
		rend : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln75 : 1
	State 20
	State 21
	State 22
		specfucore_ln147 : 1
	State 23
		specfucore_ln148 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_209                             |    4    |    0    |   165   |    50   |
|          |                             grp_fu_213                             |    3    |    0    |   165   |    50   |
|    mul   |                             grp_fu_217                             |    3    |    0    |   165   |    50   |
|          |                          KER_size_0_fu_247                         |    0    |    0    |    0    |   1042  |
|          |                          KER_size_1_fu_301                         |    0    |    0    |    0    |   1042  |
|          |                          KER_bound_fu_305                          |    0    |    0    |    0    |   1042  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120        |    0    |  11.116 |    24   |   172   |
|   call   |              grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141              |    4    | 43.0484 |   1027  |   1411  |
|          | grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176 |    0    |  12.704 |   172   |   335   |
|          |         grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200        |    0    |    0    |    32   |    78   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                          icmp_ln96_fu_279                          |    0    |    0    |    0    |    71   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                           add_ln96_fu_284                          |    0    |    0    |    0    |    71   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                           grp_read_fu_106                          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                          grp_write_fu_112                          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                            cast9_fu_251                            |    0    |    0    |    0    |    0    |
|          |                            cast10_fu_255                           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                            tmp_8_fu_268                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                    |    14   | 66.8684 |   1750  |   5414  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      KER_bound_reg_398      |   32   |
|      KER_size_0_reg_357     |   32   |
|      KER_size_1_reg_393     |   32   |
|OFMDim_current_1_load_reg_351|   32   |
|       bound11_reg_380       |   64   |
|        cast10_reg_367       |   64   |
|        cast9_reg_362        |   64   |
|   indvar_flatten13_reg_344  |   64   |
|       mul_ln75_reg_388      |   32   |
|           reg_221           |   32   |
|        tmp_8_reg_375        |   34   |
|      valIn_a_13_reg_309     |   32   |
|      valIn_a_14_reg_313     |   32   |
|      valIn_a_15_reg_318     |   32   |
|      valIn_a_16_reg_326     |   32   |
|      valIn_a_17_reg_332     |   32   |
|      valIn_a_18_reg_339     |   32   |
+-----------------------------+--------+
|            Total            |   674  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_209 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_209 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_213 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_213 |  p1  |   3  |  32  |   96   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   320  ||  6.5906 ||    46   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |   66   |  1750  |  5414  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   46   |
|  Register |    -   |    -   |   674  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   73   |  2424  |  5460  |
+-----------+--------+--------+--------+--------+
