Start time: 13:37:51 on Jan 18,2023
qverilog 10_11_12_13_14.sv 
-- Compiling module abc

Top level modules:
	abc
# vsim -lib work work.abc -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 2022.1 linux Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.abc(fast)
# run -all
# '{i:10, i:20}
#  quit -f
# End time: 13:37:52 on Jan 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
