// This file is generated from ADL XML database

#ifdef ISS
# include "ruby_internal.h"
#else
# include "sc3900da.h"
# include "sc3900da_internal.h"
#endif

namespace NAMESPACE_LIB_DISASSEMBLER
{

uint32_t InstrDscDB::endianness = ADL_LITTLE_ENDIAN;

DAsmInstruction InstrDscDB::instructions[] =
{
    {
        "abs_gY_gX",
        "abs GP, GP1",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x780000ull,
        0x1FFFF00ull
    },
    {
        "addA_aX_Is8",
        "addA AA, IM8s",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "LINE1b",
            "LINE1b_imp_bits__8_8_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x5800ull,
        0x7800ull
    },
    {
        "addA_line_aX_aX_Is8",
        "addA.laddr AA, AA, IM8s",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x5900ull,
        0x7900ull
    },
    {
        "addA_line_aX_aX_Is8_add",
        "add.laddr AA, AA, IM8s",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x5900ull,
        0x7900ull
    },
    {
        "add_aX_Is17",
        "add AA, IM17sR13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AA",
            "AA_imp_bits__44_43_",
            "IM17sR13",
            "IM17sR13_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x8C00000000000ull,
        0x3FE5E000000000ull
    },
    {
        "add_aX_Is17_add_aX_aX_Is17",
        "add AA, AA, IM17sR13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AA",
            "AA_imp_bits__44_43_",
            "IM17sR13",
            "IM17sR13_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x8C00000000000ull,
        0x3FE5E000000000ull
    },
    {
        "add_aX_aY",
        "add AA, AM",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x4000ull,
        0x79F8ull
    },
    {
        "add_aX_aY_add_aX_aX_aY",
        "add AA, AA, AM",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x4000ull,
        0x79F8ull
    },
    {
        "add_asY_aX_Is17_2_opC",
        "add AS, AA, IM17sR13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AA",
            "AA_imp_bits__44_43_",
            "AS",
            "AS_imp_bits__40_37_",
            "IM17sR13",
            "IM17sR13_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x8C40000000000ull,
        0x3FE40000000000ull
    },
    {
        "add_asZ_aX_aY",
        "add AS, AA, AM",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "AS",
            "AS_imp_bits__6_3_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x4100ull,
        0x7980ull
    },
    {
        "add_cc_gX_sp_sp_0",
        "addCOND GP_0to7, sp, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x680EE0ull,
        0x1FF0FF8ull
    },
    {
        "add_cc_gX_sp_sp_1",
        "addCOND GP_8to11, sp, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x680EE8ull,
        0x1FF0FFCull
    },
    {
        "add_cc_gZ_gX_gY_000",
        "addCOND GP_0to7, GP1_0to7, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x680000ull,
        0x1FF0888ull
    },
    {
        "add_cc_gZ_gX_gY_001",
        "addCOND GP_0to7, GP1_0to7, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x680800ull,
        0x1FF0C88ull
    },
    {
        "add_cc_gZ_gX_gY_010",
        "addCOND GP_0to7, GP1_8to11, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x680080ull,
        0x1FF08C8ull
    },
    {
        "add_cc_gZ_gX_gY_011",
        "addCOND GP_0to7, GP1_8to11, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x680880ull,
        0x1FF0CC8ull
    },
    {
        "add_cc_gZ_gX_gY_100",
        "addCOND GP_8to11, GP1_0to7, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x680008ull,
        0x1FF088Cull
    },
    {
        "add_cc_gZ_gX_gY_101",
        "addCOND GP_8to11, GP1_0to7, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x680808ull,
        0x1FF0C8Cull
    },
    {
        "add_cc_gZ_gX_gY_110",
        "addCOND GP_8to11, GP1_8to11, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x680088ull,
        0x1FF08CCull
    },
    {
        "add_cc_gZ_gX_gY_111",
        "addCOND GP_8to11, GP1_8to11, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x680888ull,
        0x1FF0CCCull
    },
    {
        "add_cc_gZ_gY_sp_00",
        "addCOND GP_0to7, GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x680E00ull,
        0x1FF0F88ull
    },
    {
        "add_cc_gZ_gY_sp_01",
        "addCOND GP_0to7, GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x680E80ull,
        0x1FF0FC8ull
    },
    {
        "add_cc_gZ_gY_sp_10",
        "addCOND GP_8to11, GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x680E08ull,
        0x1FF0F8Cull
    },
    {
        "add_cc_gZ_gY_sp_11",
        "addCOND GP_8to11, GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x680E88ull,
        0x1FF0FCCull
    },
    {
        "add_cc_gZ_sp_gX_00",
        "addCOND GP_0to7, sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6800E0ull,
        0x1FF08F8ull
    },
    {
        "add_cc_gZ_sp_gX_01",
        "addCOND GP_0to7, sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6808E0ull,
        0x1FF0CF8ull
    },
    {
        "add_cc_gZ_sp_gX_10",
        "addCOND GP_8to11, sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6800E8ull,
        0x1FF08FCull
    },
    {
        "add_cc_gZ_sp_gX_11",
        "addCOND GP_8to11, sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6808E8ull,
        0x1FF0CFCull
    },
    {
        "add_cc_sp_gX_0",
        "addCOND sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
        },
        "",
        "",
        0x6800EEull,
        0x1FF08FFull
    },
    {
        "add_cc_sp_gX_1",
        "addCOND sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
        },
        "",
        "",
        0x6808EEull,
        0x1FF0CFFull
    },
    {
        "add_cc_sp_gY_gX_00",
        "addCOND sp, GP1_0to7, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x68000Eull,
        0x1FF088Full
    },
    {
        "add_cc_sp_gY_gX_01",
        "addCOND sp, GP1_0to7, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x68080Eull,
        0x1FF0C8Full
    },
    {
        "add_cc_sp_gY_gX_10",
        "addCOND sp, GP1_8to11, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x68008Eull,
        0x1FF08CFull
    },
    {
        "add_cc_sp_gY_gX_11",
        "addCOND sp, GP1_8to11, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x68088Eull,
        0x1FF0CCFull
    },
    {
        "add_cc_sp_gY_sp_0",
        "addCOND sp, GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x680E0Eull,
        0x1FF0F8Full
    },
    {
        "add_cc_sp_gY_sp_1",
        "addCOND sp, GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x680E8Eull,
        0x1FF0FCFull
    },
    {
        "add_cc_sp_sp_gX_0",
        "addCOND sp, sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
        },
        "",
        "",
        0x6800EEull,
        0x1FF08FFull
    },
    {
        "add_cc_sp_sp_gX_1",
        "addCOND sp, sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
        },
        "",
        "",
        0x6808EEull,
        0x1FF0CFFull
    },
    {
        "add_cc_sp_sp_sp",
        "addCOND sp, sp, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
        },
        "",
        "",
        0x680EEEull,
        0x1FF0FFFull
    },
    {
        "add_gX_I32",
        "add GP, IM32s",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32s",
            "IM32s_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC420000000000ull,
        0x3FFFC000000000ull
    },
    {
        "add_gX_I32_add_gX_gX_I32",
        "add GP, GP, IM32s",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32s",
            "IM32s_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC420000000000ull,
        0x3FFFC000000000ull
    },
    {
        "add_gY_H_gX_00",
        "addCOND GP_0to7, h, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6800C0ull,
        0x1FF08F8ull
    },
    {
        "add_gY_H_gX_01",
        "addCOND GP_0to7, h, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6808C0ull,
        0x1FF0CF8ull
    },
    {
        "add_gY_H_gX_10",
        "addCOND GP_8to11, h, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6800C8ull,
        0x1FF08FCull
    },
    {
        "add_gY_H_gX_11",
        "addCOND GP_8to11, h, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6808C8ull,
        0x1FF0CFCull
    },
    {
        "add_gY_gX_H_00",
        "addCOND GP_0to7, GP1_0to7, h",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x680C00ull,
        0x1FF0F88ull
    },
    {
        "add_gY_gX_H_01",
        "addCOND GP_0to7, GP1_8to11, h",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x680C80ull,
        0x1FF0FC8ull
    },
    {
        "add_gY_gX_H_10",
        "addCOND GP_8to11, GP1_0to7, h",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x680C08ull,
        0x1FF0F8Cull
    },
    {
        "add_gY_gX_H_11",
        "addCOND GP_8to11, GP1_8to11, h",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x680C88ull,
        0x1FF0FCCull
    },
    {
        "add_nco_k_Is10",
        "add nco_k, IM10s",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM10s",
            "IM10s_imp_bits__9_0_",
        },
        "",
        "",
        0x7400ull,
        0x7C00ull
    },
    {
        "add_s_gX_Is16",
        "add.s GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1700000ull,
        0x1F00000ull
    },
    {
        "add_s_gX_Is16_add",
        "add GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1700000ull,
        0x1F00000ull
    },
    {
        "add_s_gX_Is16_gX",
        "add.s GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1700000ull,
        0x1F00000ull
    },
    {
        "add_s_gX_Is16_gX_add",
        "add GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1700000ull,
        0x1F00000ull
    },
    {
        "add_s_gX_Is16_sp",
        "add.s sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x170000Eull,
        0x1F0000Full
    },
    {
        "add_s_gX_Is16_sp_add",
        "add sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x170000Eull,
        0x1F0000Full
    },
    {
        "add_s_gX_Is16_sp_sp",
        "add.s sp, sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x170000Eull,
        0x1F0000Full
    },
    {
        "add_s_gX_Is16_sp_sp_add",
        "add sp, sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x170000Eull,
        0x1F0000Full
    },
    {
        "add_z_gX_Iu16",
        "add.z GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1600000ull,
        0x1F00000ull
    },
    {
        "add_z_gX_Iu16_add",
        "add GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1600000ull,
        0x1F00000ull
    },
    {
        "add_z_gX_Iu16_gX",
        "add.z GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1600000ull,
        0x1F00000ull
    },
    {
        "add_z_gX_Iu16_gX_add",
        "add GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1600000ull,
        0x1F00000ull
    },
    {
        "add_z_gX_Iu16_sp",
        "add.z sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x160000Eull,
        0x1F0000Full
    },
    {
        "add_z_gX_Iu16_sp_add",
        "add sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x160000Eull,
        0x1F0000Full
    },
    {
        "add_z_gX_Iu16_sp_sp",
        "add.z sp, sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x160000Eull,
        0x1F0000Full
    },
    {
        "add_z_gX_Iu16_sp_sp_add",
        "add sp, sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x160000Eull,
        0x1F0000Full
    },
    {
        "and_H",
        "and H",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x30000Cull,
        0x1FFFFFFull
    },
    {
        "and_cc_gX_sp_sp_0",
        "andCOND GP_0to7, sp, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6E0EE0ull,
        0x1FF0FF8ull
    },
    {
        "and_cc_gX_sp_sp_1",
        "andCOND GP_8to11, sp, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6E0EE8ull,
        0x1FF0FFCull
    },
    {
        "and_cc_gZ_gX_gY_000",
        "andCOND GP_0to7, GP1_0to7, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6E0000ull,
        0x1FF0888ull
    },
    {
        "and_cc_gZ_gX_gY_001",
        "andCOND GP_0to7, GP1_0to7, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6E0800ull,
        0x1FF0C88ull
    },
    {
        "and_cc_gZ_gX_gY_010",
        "andCOND GP_0to7, GP1_8to11, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6E0080ull,
        0x1FF08C8ull
    },
    {
        "and_cc_gZ_gX_gY_011",
        "andCOND GP_0to7, GP1_8to11, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6E0880ull,
        0x1FF0CC8ull
    },
    {
        "and_cc_gZ_gX_gY_100",
        "andCOND GP_8to11, GP1_0to7, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6E0008ull,
        0x1FF088Cull
    },
    {
        "and_cc_gZ_gX_gY_101",
        "andCOND GP_8to11, GP1_0to7, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6E0808ull,
        0x1FF0C8Cull
    },
    {
        "and_cc_gZ_gX_gY_110",
        "andCOND GP_8to11, GP1_8to11, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6E0088ull,
        0x1FF08CCull
    },
    {
        "and_cc_gZ_gX_gY_111",
        "andCOND GP_8to11, GP1_8to11, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6E0888ull,
        0x1FF0CCCull
    },
    {
        "and_cc_gZ_gX_sp_00",
        "andCOND GP_0to7, GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6E0E00ull,
        0x1FF0F88ull
    },
    {
        "and_cc_gZ_gX_sp_01",
        "andCOND GP_0to7, GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6E0E80ull,
        0x1FF0FC8ull
    },
    {
        "and_cc_gZ_gX_sp_10",
        "andCOND GP_8to11, GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6E0E08ull,
        0x1FF0F8Cull
    },
    {
        "and_cc_gZ_gX_sp_11",
        "andCOND GP_8to11, GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6E0E88ull,
        0x1FF0FCCull
    },
    {
        "and_cc_gZ_sp_gX_00",
        "andCOND GP_0to7, sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6E00E0ull,
        0x1FF08F8ull
    },
    {
        "and_cc_gZ_sp_gX_01",
        "andCOND GP_0to7, sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6E08E0ull,
        0x1FF0CF8ull
    },
    {
        "and_cc_gZ_sp_gX_10",
        "andCOND GP_8to11, sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6E00E8ull,
        0x1FF08FCull
    },
    {
        "and_cc_gZ_sp_gX_11",
        "andCOND GP_8to11, sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6E08E8ull,
        0x1FF0CFCull
    },
    {
        "and_cc_sp_gX_sp_0",
        "andCOND sp, GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x6E0E0Eull,
        0x1FF0F8Full
    },
    {
        "and_cc_sp_gX_sp_1",
        "andCOND sp, GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x6E0E8Eull,
        0x1FF0FCFull
    },
    {
        "and_cc_sp_gY_gX_00",
        "andCOND sp, GP1_0to7, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x6E000Eull,
        0x1FF088Full
    },
    {
        "and_cc_sp_gY_gX_01",
        "andCOND sp, GP1_0to7, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x6E080Eull,
        0x1FF0C8Full
    },
    {
        "and_cc_sp_gY_gX_10",
        "andCOND sp, GP1_8to11, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x6E008Eull,
        0x1FF08CFull
    },
    {
        "and_cc_sp_gY_gX_11",
        "andCOND sp, GP1_8to11, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x6E088Eull,
        0x1FF0CCFull
    },
    {
        "and_cc_sp_sp_gY_0",
        "andCOND sp, sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
        },
        "",
        "",
        0x6E00EEull,
        0x1FF08FFull
    },
    {
        "and_cc_sp_sp_gY_1",
        "andCOND sp, sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
        },
        "",
        "",
        0x6E08EEull,
        0x1FF0CFFull
    },
    {
        "and_gX_Iu16",
        "and GP, IM16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16",
            "IM16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x300000ull,
        0x1F00000ull
    },
    {
        "and_gX_gX_Iu16",
        "and GP, GP, IM16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16",
            "IM16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x300000ull,
        0x1F00000ull
    },
    {
        "and_sp_Iu16",
        "and sp, IM16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16",
            "IM16_imp_bits__19_4_",
        },
        "",
        "",
        0x30000Eull,
        0x1F0000Full
    },
    {
        "andl_gX_Iu32",
        "andl GP, IM32",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC440000000000ull,
        0x3FFFC000000000ull
    },
    {
        "andl_gX_Iu32_andl_gX_gX_Iu32",
        "andl GP, GP, IM32",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC440000000000ull,
        0x3FFFC000000000ull
    },
    {
        "atan",
        "atan",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xDull,
        0xFull
    },
    {
        "au_nop",
        "au_nop",
        4,
        opVau,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0xFull
    },
    {
        "bclr_cc_gZ_gY_gX",
        "bclrCOND GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x740000ull,
        0x1FF0000ull
    },
    {
        "bin2num_Rx",
        "bin2num RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x60ull,
        0x78ull
    },
    {
        "btst_gX_I",
        "btst GP, IM5",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM5",
            "IM5_imp_bits__12_8_",
            "GP",
            "GP_imp_bits__7_4_",
        },
        "",
        "",
        0x3800Full,
        0x1FFE00Full
    },
    {
        "clr_Rx_ld_Rx_zeros",
        "clr RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x50ull,
        0x78ull
    },
    {
        "clr_VRA",
        "clr.VRA",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7EA0ull,
        0x7FFFull
    },
    {
        "clr_VRA_gX_gY",
        "clr.VRA GP, GP1",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP1",
            "GP1_imp_bits__11_8_",
            "GP",
            "GP_imp_bits__7_4_",
        },
        "",
        "",
        0x798000ull,
        0x1FFF00Full
    },
    {
        "clr_g_Iu12",
        "clr.g IM12",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12",
            "IM12_imp_bits__11_0_",
        },
        "",
        "",
        0x0ull,
        0x1FFF000ull
    },
    {
        "cmp_aX_Iu17",
        "cmp AA, IM17R13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AA",
            "AA_imp_bits__44_43_",
            "IM17R13",
            "IM17R13_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x800000000000ull,
        0x3FC00000000000ull
    },
    {
        "cmp_cc_gX_gY_00",
        "cmpCOND GP1_0to7, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x6A000Full,
        0x1FF088Full
    },
    {
        "cmp_cc_gX_gY_01",
        "cmpCOND GP1_0to7, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x6A080Full,
        0x1FF0C8Full
    },
    {
        "cmp_cc_gX_gY_10",
        "cmpCOND GP1_8to11, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x6A008Full,
        0x1FF08CFull
    },
    {
        "cmp_cc_gX_gY_11",
        "cmpCOND GP1_8to11, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x6A088Full,
        0x1FF0CCFull
    },
    {
        "cmp_cc_gY_sp_0",
        "cmpCOND GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x6A0E0Full,
        0x1FF0F8Full
    },
    {
        "cmp_cc_gY_sp_1",
        "cmpCOND GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x6A0E8Full,
        0x1FF0FCFull
    },
    {
        "cmp_cc_sp_gX_0",
        "cmpCOND sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
        },
        "",
        "",
        0x6A00EFull,
        0x1FF08FFull
    },
    {
        "cmp_cc_sp_gX_1",
        "cmpCOND sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
        },
        "",
        "",
        0x6A08EFull,
        0x1FF0CFFull
    },
    {
        "cmp_cc_sp_sp",
        "cmpCOND sp, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
        },
        "",
        "",
        0x6A0EEFull,
        0x1FF0FFFull
    },
    {
        "cmp_gX_I32",
        "cmp GP, IM32s",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32s",
            "IM32s_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC4A0000000000ull,
        0x3FFFC000000000ull
    },
    {
        "cmp_s_gX_Is16",
        "cmp.s GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xF00000ull,
        0x1F00000ull
    },
    {
        "cmp_s_gX_Is16_cmp",
        "cmp GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xF00000ull,
        0x1F00000ull
    },
    {
        "cmp_s_gX_Is16_sp",
        "cmp.s sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0xF0000Eull,
        0x1F0000Full
    },
    {
        "cmp_s_gX_Is16_sp_cmp",
        "cmp sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0xF0000Eull,
        0x1F0000Full
    },
    {
        "cmp_z_gX_Iu16",
        "cmp.z GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xE00000ull,
        0x1F00000ull
    },
    {
        "cmp_z_gX_Iu16_cmp",
        "cmp GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xE00000ull,
        0x1F00000ull
    },
    {
        "cmp_z_gX_Iu16_sp",
        "cmp.z sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xE0000Eull,
        0x1F0000Full
    },
    {
        "cmp_z_gX_Iu16_sp_cmp",
        "cmp sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xE0000Eull,
        0x1F0000Full
    },
    {
        "dif",
        "dif",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xFull,
        0xFull
    },
    {
        "div_s_cc_gZ_gX_gY",
        "divUNSIGN_SIGNCOND GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__16_16_",
            "COND",
            "COND_imp_bits__15_12_",
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x620000ull,
        0x1FE0000ull
    },
    {
        "div_s_cc_gZ_gX_gY_signed",
        "div.s GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x630000ull,
        0x1FFF000ull
    },
    {
        "div_s_cc_gZ_gX_gY_unsigned",
        "div GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x620000ull,
        0x1FFF000ull
    },
    {
        "div_s_gX_Is16",
        "div.s GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1100000ull,
        0x1F00000ull
    },
    {
        "div_s_gX_Is16_div",
        "div GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1100000ull,
        0x1F00000ull
    },
    {
        "div_s_gX_Is16_gX",
        "div.s GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1100000ull,
        0x1F00000ull
    },
    {
        "div_s_gX_Is16_gX_div",
        "div GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1100000ull,
        0x1F00000ull
    },
    {
        "div_z_gX_Iu16",
        "div.z GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1000000ull,
        0x1F00000ull
    },
    {
        "div_z_gX_Iu16_div",
        "div GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1000000ull,
        0x1F00000ull
    },
    {
        "div_z_gX_Iu16_gX",
        "div.z GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1000000ull,
        0x1F00000ull
    },
    {
        "div_z_gX_Iu16_gX_div",
        "div GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1000000ull,
        0x1F00000ull
    },
    {
        "done",
        "done",
        64,
        DONE,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
        },
        "",
        "",
        0x0ull,
        0x3FFFFFFFFFFFFFull
    },
    {
        "fa0to1",
        "fa0to1 H_QUADRANT",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "H_QUADRANT",
            "H_QUADRANT_imp_bits__1_0_",
        },
        "",
        "",
        0x7C00ull,
        0x7FFCull
    },
    {
        "ff0to1_gY_gX",
        "ff0to1 GP, GP1",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x7AC000ull,
        0x1FFFF00ull
    },
    {
        "ff1_gY_gX",
        "ff1 GP, GP1",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x7A0000ull,
        0x1FFFF00ull
    },
    {
        "ff1to0_gY_gX",
        "ff1to0 GP, GP1",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x7BC000ull,
        0x1FFFF00ull
    },
    {
        "fix2float_gX_g0",
        "fix2float GP, g0",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCC90000000000ull,
        0x3FFD03FFF00000ull
    },
    {
        "float2fix_gX_g0",
        "float2fix GP, g0",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCC80000000000ull,
        0x3FFD03FFF00000ull
    },
    {
        "floatx2n_gX_Is8",
        "floatx2n GP, IM8s",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM8s",
            "IM8s_imp_bits__9_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC490000000000ull,
        0x3FFFC000000000ull
    },
    {
        "floatx2n_gX_Is8_floatx2n_gX_gX_Is8",
        "floatx2n GP, GP, IM8s",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM8s",
            "IM8s_imp_bits__9_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC490000000000ull,
        0x3FFFC000000000ull
    },
    {
        "floatx2n_gX_gY",
        "floatx2n GP, GP1",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP1",
            "GP1_imp_bits__33_30_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "GP",
            "GP_imp_bits__37_34_",
        },
        "",
        "",
        0xC090000000000ull,
        0x3FFFC000000000ull
    },
    {
        "floatx2n_gX_gY_floatx2n_gX_gX_gY",
        "floatx2n GP, GP, GP1",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP1",
            "GP1_imp_bits__33_30_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "GP",
            "GP_imp_bits__37_34_",
        },
        "",
        "",
        0xC090000000000ull,
        0x3FFFC000000000ull
    },
    {
        "fnop",
        "fnop",
        64,
        FNOP,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4000000000000ull,
        0x3FFFFFFFFFFFFCull
    },
    {
        "fns_gY_gX",
        "fns GP, GP1",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x7B0000ull,
        0x1FFFF00ull
    },
    {
        "jmp_cc_I_au",
        "jmpJMP_CND_AU LI17R8",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "JMP_CND_AU",
            "JMP_CND_AU_imp_bits__40_39_",
            "LI17R8",
            "LI17R8_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCC0000000000ull,
        0x3FFE6000000000ull
    },
    {
        "jmp_cc_I_cc",
        "jmpJMP_CND_CC LI17R8",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "JMP_CND_CC",
            "JMP_CND_CC_imp_bits__42_39_",
            "LI17R8",
            "LI17R8_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xC00000000000ull,
        0x3FF86000000000ull
    },
    {
        "jmp_cc_gX_opC_au",
        "jmpJMP_CND_AU GP",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "JMP_CND_AU",
            "JMP_CND_AU_imp_bits__40_39_",
            "GP",
            "GP_imp_bits__23_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xEC0000000000ull,
        0x3FFE7FFF000000ull
    },
    {
        "jmp_cc_gX_opC_cc",
        "jmpJMP_CND_CC GP",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "JMP_CND_CC",
            "JMP_CND_CC_imp_bits__42_39_",
            "GP",
            "GP_imp_bits__23_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xE00000000000ull,
        0x3FF87FFF000000ull
    },
    {
        "jsr_cc_I_au",
        "jsrJMP_CND_AU LI17R8",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "JMP_CND_AU",
            "JMP_CND_AU_imp_bits__40_39_",
            "LI17R8",
            "LI17R8_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xDC0000000000ull,
        0x3FFE6000000000ull
    },
    {
        "jsr_cc_I_cc",
        "jsrJMP_CND_CC LI17R8",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "JMP_CND_CC",
            "JMP_CND_CC_imp_bits__42_39_",
            "LI17R8",
            "LI17R8_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xD00000000000ull,
        0x3FF86000000000ull
    },
    {
        "jsr_cc_gX_opC_au",
        "jsrJMP_CND_AU GP",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "JMP_CND_AU",
            "JMP_CND_AU_imp_bits__40_39_",
            "GP",
            "GP_imp_bits__23_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xFC0000000000ull,
        0x3FFE7FFF000000ull
    },
    {
        "jsr_cc_gX_opC_cc",
        "jsrJMP_CND_CC GP",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "JMP_CND_CC",
            "JMP_CND_CC_imp_bits__42_39_",
            "GP",
            "GP_imp_bits__23_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xF00000000000ull,
        0x3FF87FFF000000ull
    },
    {
        "ld_H_Iu17_opS_HI",
        "ld h, IM17R5",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R5",
            "IM17R5_imp_bits__20_4_",
        },
        "",
        "",
        0x80000Cull,
        0x1E0000Full
    },
    {
        "ld_H_Iu17_opS_LO",
        "ld h, IM17R4",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R4",
            "IM17R4_imp_bits__20_4_",
        },
        "",
        "",
        0x80000Cull,
        0x1E0000Full
    },
    {
        "ld_H_aX_Is8",
        "ld h, [AA+IM8s]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
        },
        "",
        "",
        0x8000Cull,
        0x1FFC00Full
    },
    {
        "ld_H_aX_Is8_zero",
        "ld h, [AA]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
        },
        "",
        "",
        0x8000Cull,
        0x1FFCFFFull
    },
    {
        "ld_H_aX_aY",
        "ld h, [AAAAsubAMAM]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x18000Cull,
        0x1FECFCFull
    },
    {
        "ld_H_aX_u_Is8",
        "ld h, [AA]+IM8s",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
        },
        "",
        "",
        0x8800Cull,
        0x1FFC00Full
    },
    {
        "ld_H_sp_Is10",
        "ld h, [sp+IM10s]",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "IM10s",
            "IM10s_imp_bits__13_4_",
        },
        "",
        "",
        0x4000Cull,
        0x1FFC00Full
    },
    {
        "ld_H_sp_Is10_zero",
        "ld h, [sp]",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4000Cull,
        0x1FFFFFFull
    },
    {
        "ld_Rx_h2h",
        "ld.h2h RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x18ull,
        0x78ull
    },
    {
        "ld_Rx_h2l",
        "ld.h2l RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x30ull,
        0x78ull
    },
    {
        "ld_Rx_h2l_l2h",
        "ld.h2l_l2h RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x20ull,
        0x78ull
    },
    {
        "ld_Rx_l2h",
        "ld.l2h RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x38ull,
        0x78ull
    },
    {
        "ld_Rx_l2h_h2l",
        "ld.l2h_h2l RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x28ull,
        0x78ull
    },
    {
        "ld_Rx_l2l",
        "ld.l2l RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x10ull,
        0x78ull
    },
    {
        "ld_Rx_nop",
        "ld_Rx_nop",
        7,
        opVr,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7Full
    },
    {
        "ld_Rx_normal",
        "ld.normal RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x8ull,
        0x78ull
    },
    {
        "ld_Rx_qam",
        "ld.qam RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x58ull,
        0x78ull
    },
    {
        "ld_Rx_replace_h",
        "ld.replace_h RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x40ull,
        0x78ull
    },
    {
        "ld_Rx_replace_l",
        "ld.replace_l RFdes",
        7,
        opVr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x48ull,
        0x78ull
    },
    {
        "ld_aX_Is8_u",
        "ld [AA]+IM8s",
        15,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "LINE1b",
            "LINE1b_imp_bits__8_8_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x800ull,
        0x7800ull
    },
    {
        "ld_gX_Iu17_opS_HI",
        "ld GP, IM17R5",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R5",
            "IM17R5_imp_bits__20_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x800000ull,
        0x1E00000ull
    },
    {
        "ld_gX_Iu17_opS_LO",
        "ld GP, IM17R4",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R4",
            "IM17R4_imp_bits__20_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x800000ull,
        0x1E00000ull
    },
    {
        "ld_gX_sp_Is10",
        "ld GP, [sp+IM10s]",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "IM10s",
            "IM10s_imp_bits__13_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x40000ull,
        0x1FFC000ull
    },
    {
        "ld_gX_sp_Is10_zero",
        "ld GP, [sp]",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x40000ull,
        0x1FFFFF0ull
    },
    {
        "ld_gY_aX_Is8_u",
        "ld GP, [AA]+IM8s",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x88000ull,
        0x1FEC000ull
    },
    {
        "ld_gY_aX_u_Is8",
        "ld GP, [AA+IM8s]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x80000ull,
        0x1FEC000ull
    },
    {
        "ld_gY_aX_u_Is8_u",
        "ld.u GP, [AA+IM8s]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x84000ull,
        0x1FEC000ull
    },
    {
        "ld_gY_aX_u_Is8_u_zero",
        "ld.u GP, [AA]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x84000ull,
        0x1FFCFF0ull
    },
    {
        "ld_gY_aX_u_Is8_zero",
        "ld GP, [AA]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x80000ull,
        0x1FFCFF0ull
    },
    {
        "ld_gZ_aX_aY",
        "ld GP, [AAAAsubAMAM]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "GP",
            "GP_imp_bits__3_0_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x180000ull,
        0x1FECFC0ull
    },
    {
        "ld_line_aX_Is8_u_plus",
        "ld.laddr [AA]+IM8s",
        15,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x900ull,
        0x7900ull
    },
    {
        "ld_line_gY_aX_u_Is8_plus",
        "ld.laddr GP, [AA+IM8s]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x90000ull,
        0x1FFC000ull
    },
    {
        "ld_line_gY_aX_u_Is8_u_plus",
        "ld.laddr.u GP, [AA+IM8s]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x94000ull,
        0x1FFC000ull
    },
    {
        "ld_u_H_aX_Is8",
        "ld.u h, [AA+IM8s]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
        },
        "",
        "",
        0x8400Cull,
        0x1FFC00Full
    },
    {
        "ld_u_H_aX_Is8_zero",
        "ld.u h, [AA]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
        },
        "",
        "",
        0x8400Cull,
        0x1FFCFFFull
    },
    {
        "ld_u_H_aX_aY",
        "ld.u h, [AAAAsubAMAM]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x18400Cull,
        0x1FECFCFull
    },
    {
        "ld_u_H_aX_u_Is8",
        "ld h, [AA]+IM8s",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
        },
        "",
        "",
        0x8C00Cull,
        0x1FFC00Full
    },
    {
        "ld_u_H_aX_u_aY",
        "ld h, [AA]AAsubAMAM",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x18C00Cull,
        0x1FECFCFull
    },
    {
        "ld_u_H_sp_Is10",
        "ld.u h, [sp+IM10s]",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "IM10s",
            "IM10s_imp_bits__13_4_",
        },
        "",
        "",
        0x4400Cull,
        0x1FFC00Full
    },
    {
        "ld_u_H_sp_Is10_zero",
        "ld.u h, [sp]",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4400Cull,
        0x1FFFFFFull
    },
    {
        "ld_u_aX_aY",
        "ld.u [AA]AAsubAMAM",
        15,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x2000ull,
        0x7970ull
    },
    {
        "ld_u_aX_aY_br_instr",
        "ld.u.br [AA]AAsubAMAM",
        15,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x2040ull,
        0x7970ull
    },
    {
        "ld_u_aX_aY_ld_aX_aY",
        "ld [AA]AAsubAMAM",
        15,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x2000ull,
        0x7970ull
    },
    {
        "ld_u_aX_aY_ld_aX_aY_br_syn",
        "ld.br [AA]AAsubAMAM",
        15,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x2040ull,
        0x7970ull
    },
    {
        "ld_u_gX_sp_Is",
        "ld.u GP, [sp+IM10s]",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "IM10s",
            "IM10s_imp_bits__13_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x44000ull,
        0x1FFC000ull
    },
    {
        "ld_u_gX_sp_Is_zero",
        "ld.u GP, [sp]",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x44000ull,
        0x1FFFFF0ull
    },
    {
        "ld_u_gY_aX_Is8_u",
        "ld GP, [AA]+IM8s",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x8C000ull,
        0x1FEC000ull
    },
    {
        "ld_u_gY_aX_Is8_u_line_plus",
        "ld.laddr GP, [AA]+IM8s",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x9C000ull,
        0x1FFC000ull
    },
    {
        "ld_u_gZ_aX_aY_u",
        "ld.u GP, [AAAAsubAMAM]",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "GP",
            "GP_imp_bits__3_0_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x184000ull,
        0x1FECFC0ull
    },
    {
        "ld_u_gZ_aX_u_aY",
        "ld GP, [AA]AAsubAMAM",
        25,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "GP",
            "GP_imp_bits__3_0_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x18C000ull,
        0x1FECFC0ull
    },
    {
        "lfsr_gX_I32_opD",
        "lfsr GP, IM32",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC4B0000000000ull,
        0x3FFFC000000000ull
    },
    {
        "lfsr_gX_gY",
        "lfsr GP, GP1",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP1",
            "GP1_imp_bits__33_30_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "GP",
            "GP_imp_bits__37_34_",
        },
        "",
        "",
        0xC0B0000000000ull,
        0x3FFFC000000000ull
    },
    {
        "lfsr_gX_gY_lfsr_gX_gX_gY",
        "lfsr GP, GP, GP1",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP1",
            "GP1_imp_bits__33_30_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "GP",
            "GP_imp_bits__37_34_",
        },
        "",
        "",
        0xC0B0000000000ull,
        0x3FFFC000000000ull
    },
    {
        "log2_gY_gX",
        "log2 GP, GP1",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x790000ull,
        0x1FFFF00ull
    },
    {
        "loop_begin",
        "loop_begin",
        2,
        opZ,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x3ull
    },
    {
        "loop_stop",
        "loop_stop",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7E20ull,
        0x7FFFull
    },
    {
        "lsb2rf_R7_rV_gX",
        "lsb2rf [r7V], GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCCC0000000000ull,
        0x3FFD43FFF00000ull
    },
    {
        "lsb2rf_sr_R7_rV_gX",
        "lsb2rf.sr [r7V], GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCCD0000000000ull,
        0x3FFD43FFF00000ull
    },
    {
        "mac",
        "mac",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0xFull
    },
    {
        "mad_dit",
        "mad_dit",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0xFull
    },
    {
        "mad_dit_dit",
        "dit",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0xFull
    },
    {
        "mad_dit_mad",
        "mad",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0xFull
    },
    {
        "mads",
        "mads",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0xFull
    },
    {
        "maf",
        "maf",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x9ull,
        0xFull
    },
    {
        "mod_s_cc_gZ_gX_gY",
        "modUNSIGN_SIGNCOND GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__16_16_",
            "COND",
            "COND_imp_bits__15_12_",
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x640000ull,
        0x1FE0000ull
    },
    {
        "mod_s_cc_gZ_gX_gY_signed",
        "mod.s GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x650000ull,
        0x1FFF000ull
    },
    {
        "mod_s_cc_gZ_gX_gY_unsigned",
        "mod GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x640000ull,
        0x1FFF000ull
    },
    {
        "mod_s_gX_Is16",
        "mod.s GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1300000ull,
        0x1F00000ull
    },
    {
        "mod_s_gX_Is16_gX",
        "mod.s GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1300000ull,
        0x1F00000ull
    },
    {
        "mod_s_gX_Is16_gX_mod",
        "mod GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1300000ull,
        0x1F00000ull
    },
    {
        "mod_s_gX_Is16_mod",
        "mod GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1300000ull,
        0x1F00000ull
    },
    {
        "mod_z_gX_Iu16",
        "mod.z GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1200000ull,
        0x1F00000ull
    },
    {
        "mod_z_gX_Iu16_gX",
        "mod.z GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1200000ull,
        0x1F00000ull
    },
    {
        "mod_z_gX_Iu16_gX_mod",
        "mod GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1200000ull,
        0x1F00000ull
    },
    {
        "mod_z_gX_Iu16_mod",
        "mod GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1200000ull,
        0x1F00000ull
    },
    {
        "mpy_s_cc_gZ_gX_gY",
        "mpyUNSIGN_SIGNCOND GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__16_16_",
            "COND",
            "COND_imp_bits__15_12_",
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FE0000ull
    },
    {
        "mpy_s_cc_gZ_gX_gY_signed",
        "mpy.s GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x610000ull,
        0x1FFF000ull
    },
    {
        "mpy_s_cc_gZ_gX_gY_unsigned",
        "mpy GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFF000ull
    },
    {
        "mpy_s_gX_Is16",
        "mpy.s GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1500000ull,
        0x1F00000ull
    },
    {
        "mpy_s_gX_Is16_gX",
        "mpy.s GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1500000ull,
        0x1F00000ull
    },
    {
        "mpy_s_gX_Is16_gX_mpy",
        "mpy GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1500000ull,
        0x1F00000ull
    },
    {
        "mpy_s_gX_Is16_mpy",
        "mpy GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1500000ull,
        0x1F00000ull
    },
    {
        "mpy_z_gX_Iu16",
        "mpy.z GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1400000ull,
        0x1F00000ull
    },
    {
        "mpy_z_gX_Iu16_gX",
        "mpy.z GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1400000ull,
        0x1F00000ull
    },
    {
        "mpy_z_gX_Iu16_gX_mpy",
        "mpy GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1400000ull,
        0x1F00000ull
    },
    {
        "mpy_z_gX_Iu16_mpy",
        "mpy GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1400000ull,
        0x1F00000ull
    },
    {
        "mvB_aY_asX_opB",
        "mvB AA, AS",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__7_6_",
            "AS",
            "AS_imp_bits__3_0_",
        },
        "",
        "",
        0x7D00ull,
        0x7F30ull
    },
    {
        "mvB_aY_asX_opB_mv",
        "mv AA, AS",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__7_6_",
            "AS",
            "AS_imp_bits__3_0_",
        },
        "",
        "",
        0x7D00ull,
        0x7F30ull
    },
    {
        "mvB_asY_aX_opB",
        "mvB AS, AA",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__7_6_",
            "AS",
            "AS_imp_bits__3_0_",
        },
        "",
        "",
        0x7D20ull,
        0x7F30ull
    },
    {
        "mvB_asY_aX_opB_mv",
        "mv AS, AA",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__7_6_",
            "AS",
            "AS_imp_bits__3_0_",
        },
        "",
        "",
        0x7D20ull,
        0x7F30ull
    },
    {
        "mvS_aY_asX_opS",
        "mvS AA, AS",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "AS",
            "AS_imp_bits__3_0_",
        },
        "",
        "",
        0xC0000ull,
        0x1FFCFF0ull
    },
    {
        "mvS_aY_asX_opS_mv",
        "mv AA, AS",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "AS",
            "AS_imp_bits__3_0_",
        },
        "",
        "",
        0xC0000ull,
        0x1FFCFF0ull
    },
    {
        "mvS_asY_aX_opS",
        "mvS AS, AA",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "AS",
            "AS_imp_bits__3_0_",
        },
        "",
        "",
        0xC4000ull,
        0x1FFCFF0ull
    },
    {
        "mvS_asY_aX_opS_mv",
        "mv AS, AA",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "AS",
            "AS_imp_bits__3_0_",
        },
        "",
        "",
        0xC4000ull,
        0x1FFCFF0ull
    },
    {
        "mv_R7_rV_gX_h",
        "mv.h [r7V], GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xC800000000000ull,
        0x3FFE03FFF00000ull
    },
    {
        "mv_R7_rV_gX_w",
        "mv.w [r7V], GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xC820000000000ull,
        0x3FFE03FFF00000ull
    },
    {
        "mv_R7_rV_mv_w_R7_rV_Is16_Is16",
        "mv.w [r7V], IM16s, IM16s2",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM16s2",
            "IM16s2_imp_bits__35_20_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "IM16s",
            "IM16s_imp_bits__17_2_",
        },
        "",
        "",
        0xB620000000000ull,
        0x3FE20000000000ull
    },
    {
        "mv_aX_I17",
        "mv AA, IM17R13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AA",
            "AA_imp_bits__44_43_",
            "IM17R13",
            "IM17R13_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x8000000000000ull,
        0x3FE7E000000000ull
    },
    {
        "mv_aX_sp",
        "mv AA, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
        },
        "",
        "",
        0xC0010ull,
        0x1FFCFFFull
    },
    {
        "mv_asX_I17",
        "mv AS, IM17R13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AS",
            "AS_imp_bits__40_37_",
            "IM17R13",
            "IM17R13_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x8020000000000ull,
        0x3FFE0000000000ull
    },
    {
        "mv_asX_gY",
        "mv AS, GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AS",
            "AS_imp_bits__41_38_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xC840000000000ull,
        0x3FFC03FFF00000ull
    },
    {
        "mv_asX_gY_mv_asX_sp",
        "mv AS, sp",
        64,
        opC,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AS",
            "AS_imp_bits__41_38_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xC843800000000ull,
        0x3FFC3FFFF00000ull
    },
    {
        "mv_cc_Iu4",
        "mv cc, IM4",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM4",
            "IM4_imp_bits__7_4_",
        },
        "",
        "",
        0xC0000Dull,
        0x1F0000Full
    },
    {
        "mv_cc_gY_div",
        "mvCOND GP, quot",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x7600F0ull,
        0x1FF01F0ull
    },
    {
        "mv_cc_gY_gX_00",
        "mvCOND GP_0to7, GP1_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x760000ull,
        0x1FF0F88ull
    },
    {
        "mv_cc_gY_gX_01",
        "mvCOND GP_8to11, GP1_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x760008ull,
        0x1FF0F8Cull
    },
    {
        "mv_cc_gY_gX_10",
        "mvCOND GP_0to7, GP1_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x760080ull,
        0x1FF0FC8ull
    },
    {
        "mv_cc_gY_gX_11",
        "mvCOND GP_8to11, GP1_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x760088ull,
        0x1FF0FCCull
    },
    {
        "mv_cc_gY_gX_mv_cc_gX_1",
        "mv cc, GP1_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x76000Dull,
        0x1FFFF8Full
    },
    {
        "mv_cc_gY_gX_mv_cc_gX_2",
        "mv cc, GP1_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x76008Dull,
        0x1FFFFCFull
    },
    {
        "mv_cc_gY_gX_mv_gX_cc_1",
        "mv GP_0to7, cc",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x7600D0ull,
        0x1FFFFF8ull
    },
    {
        "mv_cc_gY_gX_mv_gX_cc_2",
        "mv GP_8to11, cc",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x7600D8ull,
        0x1FFFFFCull
    },
    {
        "mv_cc_gY_mod",
        "mvCOND GP, rem",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x7601F0ull,
        0x1FF01F0ull
    },
    {
        "mv_cc_gY_sp_1",
        "mvCOND GP_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x7600E0ull,
        0x1FF0FF8ull
    },
    {
        "mv_cc_gY_sp_2",
        "mvCOND GP_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x7600E8ull,
        0x1FF0FFCull
    },
    {
        "mv_cc_sp_gX_1",
        "mvCOND sp, GP1_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x76000Eull,
        0x1FF0F8Full
    },
    {
        "mv_cc_sp_gX_2",
        "mvCOND sp, GP1_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x76008Eull,
        0x1FF0FCFull
    },
    {
        "mv_cc_sp_sp",
        "mvCOND sp, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
        },
        "",
        "",
        0x7600EEull,
        0x1FF0FFFull
    },
    {
        "mv_cgu_gX",
        "mv CGU_REG, GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "CGU_REG",
            "CGU_REG_imp_bits__41_38_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xC980000000000ull,
        0x3FFC03FFF00000ull
    },
    {
        "mv_gX_I32_0",
        "mv GP_0to7, IM32sR11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP_0to7",
            "GP_0to7_imp_bits__36_34_",
            "IM32sR11",
            "IM32sR11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC410000000000ull,
        0x3FFFE000000000ull
    },
    {
        "mv_gX_I32_1",
        "mv GP_8to11, IM32sR11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP_8to11",
            "GP_8to11_imp_bits__35_34_",
            "IM32sR11",
            "IM32sR11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC412000000000ull,
        0x3FFFF000000000ull
    },
    {
        "mv_gX_R_rS0_h",
        "mv.h GP, [rS0]",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCA00000000000ull,
        0x3FFE03FFF00000ull
    },
    {
        "mv_gX_R_rS0_w",
        "mv.w GP, [rS0]",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCA20000000000ull,
        0x3FFE03FFF00000ull
    },
    {
        "mv_gX_cgu",
        "mv GP, CGU_REG",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "CGU_REG",
            "CGU_REG_imp_bits__41_38_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCB80000000000ull,
        0x3FFC03FFF00000ull
    },
    {
        "mv_gX_nco_phase",
        "mv GP, nco_phase",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCB08000000000ull,
        0x3FFD83FFF00000ull
    },
    {
        "mv_gY_asX",
        "mv GP, AS",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AS",
            "AS_imp_bits__41_38_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCA40000000000ull,
        0x3FFC03FFF00000ull
    },
    {
        "mv_gY_asX_mv_sp_asX",
        "mv sp, AS",
        64,
        opC,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AS",
            "AS_imp_bits__41_38_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xCA43800000000ull,
        0x3FFC3FFFF00000ull
    },
    {
        "mv_h_R7_rV",
        "mv.h [r7V], IM16s",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM16s",
            "IM16s_imp_bits__17_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xB600000000000ull,
        0x3FE20FFFF00000ull
    },
    {
        "mv_nco_freq_gX",
        "mv nco_freq, GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xC900000000000ull,
        0x3FFD83FFF00000ull
    },
    {
        "mv_nco_k_Iu10",
        "mv nco_k, NCO_K",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "NCO_K",
            "NCO_K_imp_bits__9_0_",
        },
        "",
        "",
        0x7000ull,
        0x7C00ull
    },
    {
        "mv_nco_k_gX",
        "mv nco_k, GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xC918000000000ull,
        0x3FFD83FFF00000ull
    },
    {
        "mv_nco_phase_gX",
        "mv nco_phase, GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0xC908000000000ull,
        0x3FFD83FFF00000ull
    },
    {
        "mv_ocram_gX_I32",
        "mv.ocram GP, IM32sR18",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32sR18",
            "IM32sR18_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC410000000000ull,
        0x3FFFC000000000ull
    },
    {
        "mv_s_gX_Is16_0",
        "mv.s GP_0to7, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0xD00000ull,
        0x1F00008ull
    },
    {
        "mv_s_gX_Is16_0_mv",
        "mv GP_0to7, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0xD00000ull,
        0x1F00008ull
    },
    {
        "mv_s_gX_Is16_1",
        "mv.s GP_8to11, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0xD00008ull,
        0x1F0000Cull
    },
    {
        "mv_s_gX_Is16_1_mv",
        "mv GP_8to11, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0xD00008ull,
        0x1F0000Cull
    },
    {
        "mv_sp_Iu17_opS_HI",
        "mv sp, IM17R15",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R15",
            "IM17R15_imp_bits__16_0_",
        },
        "",
        "",
        0x7C0000ull,
        0x1FE0000ull
    },
    {
        "mv_sp_Iu17_opS_LO",
        "mv sp, IM17R14",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R14",
            "IM17R14_imp_bits__16_0_",
        },
        "",
        "",
        0x7C0000ull,
        0x1FE0000ull
    },
    {
        "mv_sp_aX",
        "mv sp, AA",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
        },
        "",
        "",
        0xC4010ull,
        0x1FFCFFFull
    },
    {
        "mv_w_R7_rV",
        "mv [r7V], IM16s, IM16s2",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM16s2",
            "IM16s2_imp_bits__35_20_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "IM16s",
            "IM16s_imp_bits__17_2_",
        },
        "",
        "",
        0xB620000000000ull,
        0x3FE20000000000ull
    },
    {
        "mv_z_gX_Iu16_0",
        "mv.z GP_0to7, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0xC00000ull,
        0x1F00008ull
    },
    {
        "mv_z_gX_Iu16_0_mv",
        "mv GP_0to7, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0xC00000ull,
        0x1F00008ull
    },
    {
        "mv_z_gX_Iu16_1",
        "mv.z GP_8to11, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0xC00008ull,
        0x1F0000Cull
    },
    {
        "mv_z_gX_Iu16_1_mv",
        "mv GP_8to11, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0xC00008ull,
        0x1F0000Cull
    },
    {
        "mvip_Iu9_gX_Iu32",
        "mvip IP_REG, GP, IM32",
        64,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IP_REG",
            "IP_REG_imp_bits__46_38_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xD000000000000ull,
        0x3F800000000000ull
    },
    {
        "mvip_Iu9_gX_Iu32_mvip_Iu9_Iu32",
        "mvip IP_REG, IM32",
        64,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IP_REG",
            "IP_REG_imp_bits__46_38_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xD003000000000ull,
        0x3F803C00000000ull
    },
    {
        "mvip_gX_Iu9_Iu32",
        "mvip GP, IP_REG, IM32",
        64,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IP_REG",
            "IP_REG_imp_bits__46_38_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xD800000000000ull,
        0x3F800000000000ull
    },
    {
        "nop",
        "nop",
        25,
        opS,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xE0000ull,
        0x1FFFFFFull
    },
    {
        "not_cc_gY_gX",
        "notCOND GP, GP1",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x770000ull,
        0x1FF0F00ull
    },
    {
        "null",
        "null",
        25,
        opS,
        0x80,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7E0000ull,
        0x1FFFFFFull
    },
    {
        "opA_nop",
        "opA_nop",
        15,
        opA,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7FFFull
    },
    {
        "opB_nop",
        "opB_nop",
        15,
        opB,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7FFFull
    },
    {
        "opS_nop",
        "opS_nop",
        25,
        opS,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1FFFFFFull
    },
    {
        "opXABVZ",
        "opXABVZ opX, opA, opB, opVs0, opVs1, opVs2, opVrot, opVr, opVd, opVau, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "opB",
            "opB_imp_bits__49_49_x_33_20_",
            "opA",
            "opA_imp_bits__48_34_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x4000000000000ull,
        0x3C000000000000ull
    },
    {
        "opXSSZ",
        "opXSSZ opX, opS_HI, opS_LO, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "opS_HI",
            "opS_HI_imp_bits__51_27_",
            "opS_LO",
            "opS_LO_imp_bits__26_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x30000000000000ull,
        0x30000000000000ull
    },
    {
        "opXSVZ",
        "opXSVZ opX, opS_HI, opVs0, opVs1, opVs2, opVrot, opVr, opVd, opVau, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "opS_HI",
            "opS_HI_imp_bits__51_27_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x20000000000000ull,
        0x30000000000000ull
    },
    {
        "opX_nop",
        "opX_nop",
        2,
        opX,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x3ull
    },
    {
        "opZ_nop",
        "opZ_nop",
        2,
        opZ,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x3ull
    },
    {
        "or_H",
        "or H",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x40000Cull,
        0x1FFFFFFull
    },
    {
        "or_cc_gZ_gY_gX",
        "orCOND GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x700000ull,
        0x1FF0000ull
    },
    {
        "or_gX_Iu16",
        "or GP, IM16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16",
            "IM16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1F00000ull
    },
    {
        "or_gX_gX_Iu16",
        "or GP, GP, IM16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16",
            "IM16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1F00000ull
    },
    {
        "orl_gX_Iu32",
        "orl GP, IM32",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC450000000000ull,
        0x3FFFC000000000ull
    },
    {
        "orl_gX_Iu32_orl_gX_gX_Iu32",
        "orl GP, GP, IM32",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC450000000000ull,
        0x3FFFC000000000ull
    },
    {
        "pop_gX",
        "pop GP",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x47FF0ull,
        0x1FFFFF0ull
    },
    {
        "popm_as",
        "popm AS0AS1AS2AS3AS4AS5AS6AS7AS8AS9AS10AS11AS12AS13AS14AS15",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "AS15",
            "AS15_imp_bits__15_15_",
            "AS14",
            "AS14_imp_bits__14_14_",
            "AS13",
            "AS13_imp_bits__13_13_",
            "AS12",
            "AS12_imp_bits__12_12_",
            "AS11",
            "AS11_imp_bits__11_11_",
            "AS10",
            "AS10_imp_bits__10_10_",
            "AS9",
            "AS9_imp_bits__9_9_",
            "AS8",
            "AS8_imp_bits__8_8_",
            "AS7",
            "AS7_imp_bits__7_7_",
            "AS6",
            "AS6_imp_bits__6_6_",
            "AS5",
            "AS5_imp_bits__5_5_",
            "AS4",
            "AS4_imp_bits__4_4_",
            "AS3",
            "AS3_imp_bits__3_3_",
            "AS2",
            "AS2_imp_bits__2_2_",
            "AS0",
            "AS0_imp_bits__0_0_",
            "AS1",
            "AS1_imp_bits__1_1_",
        },
        "",
        "",
        0x200000ull,
        0x1FF0000ull
    },
    {
        "popm_g",
        "popm G0G1G2G3G4G5G6G7G8G9G10G11",
        25,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "G11",
            "G11_imp_bits__11_11_",
            "G10",
            "G10_imp_bits__10_10_",
            "G9",
            "G9_imp_bits__9_9_",
            "G8",
            "G8_imp_bits__8_8_",
            "G7",
            "G7_imp_bits__7_7_",
            "G6",
            "G6_imp_bits__6_6_",
            "G5",
            "G5_imp_bits__5_5_",
            "G4",
            "G4_imp_bits__4_4_",
            "G3",
            "G3_imp_bits__3_3_",
            "G2",
            "G2_imp_bits__2_2_",
            "G0",
            "G0_imp_bits__0_0_",
            "G1",
            "G1_imp_bits__1_1_",
        },
        "",
        "",
        0x10000ull,
        0x1FFF000ull
    },
    {
        "push_I32",
        "push IM32s",
        64,
        opD,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM32s",
            "IM32s_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xBB00000000000ull,
        0x3FF00000000000ull
    },
    {
        "pushm_as",
        "pushm AS0AS1AS2AS3AS4AS5AS6AS7AS8AS9AS10AS11AS12AS13AS14AS15",
        25,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "AS15",
            "AS15_imp_bits__15_15_",
            "AS14",
            "AS14_imp_bits__14_14_",
            "AS13",
            "AS13_imp_bits__13_13_",
            "AS12",
            "AS12_imp_bits__12_12_",
            "AS11",
            "AS11_imp_bits__11_11_",
            "AS10",
            "AS10_imp_bits__10_10_",
            "AS9",
            "AS9_imp_bits__9_9_",
            "AS8",
            "AS8_imp_bits__8_8_",
            "AS7",
            "AS7_imp_bits__7_7_",
            "AS6",
            "AS6_imp_bits__6_6_",
            "AS5",
            "AS5_imp_bits__5_5_",
            "AS4",
            "AS4_imp_bits__4_4_",
            "AS3",
            "AS3_imp_bits__3_3_",
            "AS2",
            "AS2_imp_bits__2_2_",
            "AS0",
            "AS0_imp_bits__0_0_",
            "AS1",
            "AS1_imp_bits__1_1_",
        },
        "",
        "",
        0x280000ull,
        0x1FF0000ull
    },
    {
        "pushm_g",
        "pushm G0G1G2G3G4G5G6G7G8G9G10G11",
        25,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "G11",
            "G11_imp_bits__11_11_",
            "G10",
            "G10_imp_bits__10_10_",
            "G9",
            "G9_imp_bits__9_9_",
            "G8",
            "G8_imp_bits__8_8_",
            "G7",
            "G7_imp_bits__7_7_",
            "G6",
            "G6_imp_bits__6_6_",
            "G5",
            "G5_imp_bits__5_5_",
            "G4",
            "G4_imp_bits__4_4_",
            "G3",
            "G3_imp_bits__3_3_",
            "G2",
            "G2_imp_bits__2_2_",
            "G0",
            "G0_imp_bits__0_0_",
            "G1",
            "G1_imp_bits__1_1_",
        },
        "",
        "",
        0x20000ull,
        0x1FFF000ull
    },
    {
        "rcp",
        "rcp",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xAull,
        0xFull
    },
    {
        "rcp_e",
        "rcp.e",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4ull,
        0xFull
    },
    {
        "rd_S0",
        "rd S0",
        1,
        opVs0,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rd_S1",
        "rd S1",
        1,
        opVs1,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rd_S2",
        "rd S2",
        1,
        opVs2,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rd_s0_nop",
        "rd_s0_nop",
        1,
        opVs0,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rd_s1_nop",
        "rd_s1_nop",
        1,
        opVs1,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rd_s2_nop",
        "rd_s2_nop",
        1,
        opVs2,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rdiv_s_gX_Is16",
        "rdiv.s GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1B00000ull,
        0x1F00000ull
    },
    {
        "rdiv_s_gX_Is16_gX",
        "rdiv.s GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1B00000ull,
        0x1F00000ull
    },
    {
        "rdiv_s_gX_Is16_gX_rdiv",
        "rdiv GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1B00000ull,
        0x1F00000ull
    },
    {
        "rdiv_s_gX_Is16_rdiv",
        "rdiv GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1B00000ull,
        0x1F00000ull
    },
    {
        "rdiv_z_gX_Iu16",
        "rdiv.z GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00000ull,
        0x1F00000ull
    },
    {
        "rdiv_z_gX_Iu16_gX",
        "rdiv.z GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00000ull,
        0x1F00000ull
    },
    {
        "rdiv_z_gX_Iu16_gX_rdiv",
        "rdiv GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00000ull,
        0x1F00000ull
    },
    {
        "rdiv_z_gX_Iu16_rdiv",
        "rdiv GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00000ull,
        0x1F00000ull
    },
    {
        "rmod_s_gX_Is16",
        "rmod.s GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1D00000ull,
        0x1F00000ull
    },
    {
        "rmod_s_gX_Is16_gX",
        "rmod.s GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1D00000ull,
        0x1F00000ull
    },
    {
        "rmod_s_gX_Is16_gX_rmod",
        "rmod GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1D00000ull,
        0x1F00000ull
    },
    {
        "rmod_s_gX_Is16_rmod",
        "rmod GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1D00000ull,
        0x1F00000ull
    },
    {
        "rmod_z_gX_Iu16",
        "rmod.z GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1C00000ull,
        0x1F00000ull
    },
    {
        "rmod_z_gX_Iu16_gX",
        "rmod.z GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1C00000ull,
        0x1F00000ull
    },
    {
        "rmod_z_gX_Iu16_gX_rmod",
        "rmod GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1C00000ull,
        0x1F00000ull
    },
    {
        "rmod_z_gX_Iu16_rmod",
        "rmod GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1C00000ull,
        0x1F00000ull
    },
    {
        "rot",
        "Rrot",
        1,
        opVrot,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rot_nop",
        "rot_nop",
        1,
        opVrot,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rrt",
        "rrt",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x8ull,
        0xFull
    },
    {
        "rrt_e",
        "rrt.e",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0xFull
    },
    {
        "rsub_s_gX_Is16",
        "rsub.s GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1F00000ull,
        0x1F00000ull
    },
    {
        "rsub_s_gX_Is16_gX",
        "rsub.s GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1F00000ull,
        0x1F00000ull
    },
    {
        "rsub_s_gX_Is16_gX_rsub",
        "rsub GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1F00000ull,
        0x1F00000ull
    },
    {
        "rsub_s_gX_Is16_rsub",
        "rsub GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1F00000ull,
        0x1F00000ull
    },
    {
        "rsub_s_gX_Is16_sp",
        "rsub.s sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x1F0000Eull,
        0x1F0000Full
    },
    {
        "rsub_s_gX_Is16_sp_rsub",
        "rsub sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x1F0000Eull,
        0x1F0000Full
    },
    {
        "rsub_z_gX_Iu16",
        "rsub.z GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1E00000ull,
        0x1F00000ull
    },
    {
        "rsub_z_gX_Iu16_gX",
        "rsub.z GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1E00000ull,
        0x1F00000ull
    },
    {
        "rsub_z_gX_Iu16_gX_rsub",
        "rsub GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1E00000ull,
        0x1F00000ull
    },
    {
        "rsub_z_gX_Iu16_rsub",
        "rsub GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1E00000ull,
        0x1F00000ull
    },
    {
        "rsub_z_gX_Iu16_sp",
        "rsub.z sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x1E0000Eull,
        0x1F0000Full
    },
    {
        "rsub_z_gX_Iu16_sp_rsub",
        "rsub sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x1E0000Eull,
        0x1F0000Full
    },
    {
        "rts",
        "rts",
        2,
        opZ,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x3ull
    },
    {
        "setA_page_rS0_Iu2_Iu2",
        "setA.VRApg rS0, IPAGE, RPAGE",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__5_4_",
            "RPAGE",
            "RPAGE_imp_bits__1_0_",
        },
        "",
        "",
        0x6C00ull,
        0x7F00ull
    },
    {
        "setA_page_rS0_Iu2_Iu2_set",
        "set.VRApg rS0, IPAGE, RPAGE",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__5_4_",
            "RPAGE",
            "RPAGE_imp_bits__1_0_",
        },
        "",
        "",
        0x6C00ull,
        0x7F00ull
    },
    {
        "setA_page_rS1_Iu2_Iu2",
        "setA.VRApg rS1, IPAGE, RPAGE",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__5_4_",
            "RPAGE",
            "RPAGE_imp_bits__1_0_",
        },
        "",
        "",
        0x6B00ull,
        0x7F00ull
    },
    {
        "setA_page_rS1_Iu2_Iu2_set",
        "set.VRApg rS1, IPAGE, RPAGE",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__5_4_",
            "RPAGE",
            "RPAGE_imp_bits__1_0_",
        },
        "",
        "",
        0x6B00ull,
        0x7F00ull
    },
    {
        "setA_page_rS2_Iu2_Iu2",
        "setA.VRApg rS2, IPAGE, RPAGE",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__5_4_",
            "RPAGE",
            "RPAGE_imp_bits__1_0_",
        },
        "",
        "",
        0x6A00ull,
        0x7F00ull
    },
    {
        "setA_page_rS2_Iu2_Iu2_set",
        "set.VRApg rS2, IPAGE, RPAGE",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__5_4_",
            "RPAGE",
            "RPAGE_imp_bits__1_0_",
        },
        "",
        "",
        0x6A00ull,
        0x7F00ull
    },
    {
        "setA_page_rV_Iu2_Iu2",
        "setA.VRApg rV, IPAGE, RPAGE",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__5_4_",
            "RPAGE",
            "RPAGE_imp_bits__1_0_",
        },
        "",
        "",
        0x6900ull,
        0x7F00ull
    },
    {
        "setA_page_rV_Iu2_Iu2_set",
        "set.VRApg rV, IPAGE, RPAGE",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__5_4_",
            "RPAGE",
            "RPAGE_imp_bits__1_0_",
        },
        "",
        "",
        0x6900ull,
        0x7F00ull
    },
    {
        "setA_rS0_Iu9",
        "setA.VRAptr rS0, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7800ull,
        0x7E00ull
    },
    {
        "setA_rS0_Iu9_set",
        "set.VRAptr rS0, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7800ull,
        0x7E00ull
    },
    {
        "setA_rS1_Iu9",
        "setA.VRAptr rS1, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7600ull,
        0x7E00ull
    },
    {
        "setA_rS1_Iu9_set",
        "set.VRAptr rS1, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7600ull,
        0x7E00ull
    },
    {
        "setA_rS2_Iu9",
        "setA.VRAptr rS2, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7400ull,
        0x7E00ull
    },
    {
        "setA_rS2_Iu9_set",
        "set.VRAptr rS2, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7400ull,
        0x7E00ull
    },
    {
        "setA_rSt_Iu9",
        "setA.VRAptr rSt, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7000ull,
        0x7E00ull
    },
    {
        "setA_rSt_Iu9_set",
        "set.VRAptr rSt, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7000ull,
        0x7E00ull
    },
    {
        "setA_rV_Iu9",
        "setA.VRAptr rV, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7200ull,
        0x7E00ull
    },
    {
        "setA_rV_Iu9_set",
        "set.VRAptr rV, IM9",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__8_0_",
        },
        "",
        "",
        0x7200ull,
        0x7E00ull
    },
    {
        "setB_page_rS0_Iu2_Iu2",
        "setB.VRApg rS0, IPAGE, RPAGE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__8_7_",
            "RPAGE",
            "RPAGE_imp_bits__4_3_",
        },
        "",
        "",
        0x5804ull,
        0x7E67ull
    },
    {
        "setB_page_rS0_Iu2_Iu2_set",
        "set.VRApg rS0, IPAGE, RPAGE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__8_7_",
            "RPAGE",
            "RPAGE_imp_bits__4_3_",
        },
        "",
        "",
        0x5804ull,
        0x7E67ull
    },
    {
        "setB_page_rS1_Iu2_Iu2",
        "setB.VRApg rS1, IPAGE, RPAGE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__8_7_",
            "RPAGE",
            "RPAGE_imp_bits__4_3_",
        },
        "",
        "",
        0x5803ull,
        0x7E67ull
    },
    {
        "setB_page_rS1_Iu2_Iu2_set",
        "set.VRApg rS1, IPAGE, RPAGE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__8_7_",
            "RPAGE",
            "RPAGE_imp_bits__4_3_",
        },
        "",
        "",
        0x5803ull,
        0x7E67ull
    },
    {
        "setB_page_rS2_Iu2_Iu2",
        "setB.VRApg rS2, IPAGE, RPAGE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__8_7_",
            "RPAGE",
            "RPAGE_imp_bits__4_3_",
        },
        "",
        "",
        0x5802ull,
        0x7E67ull
    },
    {
        "setB_page_rS2_Iu2_Iu2_set",
        "set.VRApg rS2, IPAGE, RPAGE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__8_7_",
            "RPAGE",
            "RPAGE_imp_bits__4_3_",
        },
        "",
        "",
        0x5802ull,
        0x7E67ull
    },
    {
        "setB_page_rV_Iu2_Iu2",
        "setB.VRApg rV, IPAGE, RPAGE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__8_7_",
            "RPAGE",
            "RPAGE_imp_bits__4_3_",
        },
        "",
        "",
        0x5801ull,
        0x7E67ull
    },
    {
        "setB_page_rV_Iu2_Iu2_set",
        "set.VRApg rV, IPAGE, RPAGE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IPAGE",
            "IPAGE_imp_bits__8_7_",
            "RPAGE",
            "RPAGE_imp_bits__4_3_",
        },
        "",
        "",
        0x5801ull,
        0x7E67ull
    },
    {
        "setB_rS0_Iu9",
        "setB.VRAptr rS0, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6004ull,
        0x7007ull
    },
    {
        "setB_rS0_Iu9_set",
        "set.VRAptr rS0, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6004ull,
        0x7007ull
    },
    {
        "setB_rS1_Iu9",
        "setB.VRAptr rS1, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6003ull,
        0x7007ull
    },
    {
        "setB_rS1_Iu9_set",
        "set.VRAptr rS1, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6003ull,
        0x7007ull
    },
    {
        "setB_rS2_Iu9",
        "setB.VRAptr rS2, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6002ull,
        0x7007ull
    },
    {
        "setB_rS2_Iu9_set",
        "set.VRAptr rS2, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6002ull,
        0x7007ull
    },
    {
        "setB_rSt_Iu9",
        "setB.VRAptr rSt, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6000ull,
        0x7007ull
    },
    {
        "setB_rSt_Iu9_set",
        "set.VRAptr rSt, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6000ull,
        0x7007ull
    },
    {
        "setB_rV_Iu9",
        "setB.VRAptr rV, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6001ull,
        0x7007ull
    },
    {
        "setB_rV_Iu9_set",
        "set.VRAptr rV, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x6001ull,
        0x7007ull
    },
    {
        "set_Smode",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE, S1_MODE, S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_SIGN",
            "S0_SIGN_imp_bits__1_1_",
            "S0_CONJ",
            "S0_CONJ_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0x6000ull
    },
    {
        "set_br_fft_size",
        "set.br AA, FFT_SIZE",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "FFT_SIZE",
            "FFT_SIZE_imp_bits__5_3_",
        },
        "",
        "",
        0x6000ull,
        0x79C7ull
    },
    {
        "set_cgu",
        "set.cgu CGU_MODE_OVSF_CONJ",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "CGU_MODE_OVSF_CONJ",
            "CGU_MODE_OVSF_CONJ_imp_bits__41_41_x_40_40_x_44_42_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xBC00000000000ull,
        0x3FE0FFFFFFFFFCull
    },
    {
        "set_creg_creg_Iu4",
        "set.creg CREG_ADDR_FIELD, IM4",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CREG_ADDR_FIELD",
            "CREG_ADDR_FIELD_imp_bits__11_4_",
            "IM4",
            "IM4_imp_bits__3_0_",
        },
        "",
        "",
        0x28000ull,
        0x1FFF000ull
    },
    {
        "set_incr_rS0_Iu9",
        "set.VRAincr rS0, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x4004ull,
        0x7007ull
    },
    {
        "set_incr_rS1_Iu9",
        "set.VRAincr rS1, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x4003ull,
        0x7007ull
    },
    {
        "set_incr_rS2_Iu9",
        "set.VRAincr rS2, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x4002ull,
        0x7007ull
    },
    {
        "set_incr_rSt_Iu9",
        "set.VRAincr rSt, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x4000ull,
        0x7007ull
    },
    {
        "set_incr_rV_Iu9",
        "set.VRAincr rV, IM9",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM9",
            "IM9_imp_bits__11_3_",
        },
        "",
        "",
        0x4001ull,
        0x7007ull
    },
    {
        "set_loop_I",
        "set.loop (ITER_CNT + 1)",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ITER_CNT",
            "ITER_CNT_imp_bits__9_0_",
        },
        "",
        "",
        0x7800ull,
        0x7C00ull
    },
    {
        "set_loop_I_I",
        "set.loop (ITER_CNT + 1), (LOOP_SIZE_R10 + 1)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "LOOP_SIZE_R10",
            "LOOP_SIZE_R10_imp_bits__39_30_",
            "ITER_CNT",
            "ITER_CNT_imp_bits__29_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x1000000000000ull,
        0x3FFF0000000000ull
    },
    {
        "set_loop_asX",
        "set.loop AS",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__3_0_",
        },
        "",
        "",
        0x7E00ull,
        0x7FF0ull
    },
    {
        "set_loop_asX_I",
        "set.loop AS, (LOOP_SIZE_R10 + 1)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "LOOP_SIZE_R10",
            "LOOP_SIZE_R10_imp_bits__39_30_",
            "AS",
            "AS_imp_bits__23_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x1200000000000ull,
        0x3FFF003F000000ull
    },
    {
        "set_nco",
        "set.nco NCO_MODE, NCO_K, (( 2 * NCO_NEG_POS - 1 ) * NCO_FREQ)",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "NCO_MODE",
            "NCO_MODE_imp_bits__44_43_",
            "NCO_FREQ",
            "NCO_FREQ_imp_bits__42_30_x_19_3_",
            "NCO_K",
            "NCO_K_imp_bits__29_20_",
            "NCO_NEG_POS",
            "NCO_NEG_POS_imp_bits__2_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xAE00000000000ull,
        0x3FE00000000000ull
    },
    {
        "set_prec",
        "set.prec S0_PREC, S1_PREC, S2_PREC, AU_PREC, WB_PREC",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "WB_PREC",
            "WB_PREC_imp_bits__9_8_",
            "S2_PREC",
            "S2_PREC_imp_bits__7_6_",
            "S1_PREC",
            "S1_PREC_imp_bits__5_4_",
            "S0_PREC",
            "S0_PREC_imp_bits__3_2_",
            "AU_PREC",
            "AU_PREC_imp_bits__1_0_",
        },
        "",
        "",
        0x2000ull,
        0x7C00ull
    },
    {
        "set_range1_rS0_Iu22",
        "set.VRArange1 rS0, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2000000400000ull,
        0x3EE00000700000ull
    },
    {
        "set_range1_rS1_Iu22",
        "set.VRArange1 rS1, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2000000300000ull,
        0x3EE00000700000ull
    },
    {
        "set_range1_rS2_Iu22",
        "set.VRArange1 rS2, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2000000200000ull,
        0x3EE00000700000ull
    },
    {
        "set_range1_rSt_Iu22",
        "set.VRArange1 rSt, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2000000000000ull,
        0x3EE00000700000ull
    },
    {
        "set_range1_rV_Iu22",
        "set.VRArange1 rV, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2000000100000ull,
        0x3EE00000700000ull
    },
    {
        "set_range2_rS0_Iu22",
        "set.VRArange2 rS0, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2400000400000ull,
        0x3EE00000700000ull
    },
    {
        "set_range2_rS1_Iu22",
        "set.VRArange2 rS1, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2400000300000ull,
        0x3EE00000700000ull
    },
    {
        "set_range2_rS2_Iu22",
        "set.VRArange2 rS2, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2400000200000ull,
        0x3EE00000700000ull
    },
    {
        "set_range2_rSt_Iu22",
        "set.VRArange2 rSt, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2400000000000ull,
        0x3EE00000700000ull
    },
    {
        "set_range2_rV_Iu22",
        "set.VRArange2 rV, im22begin119(IM22), im22wrap119(IM22)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "BIT48",
            "BIT48_imp_bits__48_48_",
            "IM22",
            "IM22_imp_bits__44_23_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x2400000100000ull,
        0x3EE00000700000ull
    },
    {
        "set_range_aY_asX_Iu17",
        "set.range AA_2to3, AS, IM17R13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AA_2to3",
            "AA_2to3_imp_bits__44_43_",
            "AS",
            "AS_imp_bits__40_37_",
            "IM17R13",
            "IM17R13_imp_bits__36_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x8400000000000ull,
        0x3FE60000000000ull
    },
    {
        "set_range_aZ_asX_gY",
        "set.range AA_2to3, AS, GP",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "AA_2to3",
            "AA_2to3_imp_bits__44_43_",
            "AS",
            "AS_imp_bits__40_37_",
            "GP",
            "GP_imp_bits__23_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x8420000000000ull,
        0x3FE60000000000ull
    },
    {
        "set_rot_mode",
        "set.Rrot ROT_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ROT_MODE",
            "ROT_MODE_imp_bits__5_0_",
        },
        "",
        "",
        0x7E40ull,
        0x7FC0ull
    },
    {
        "set_smode_10_opB",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE, S1_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_SIGN",
            "S0_SIGN_imp_bits__1_1_",
            "S0_CONJ",
            "S0_CONJ_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0x7C00ull
    },
    {
        "set_smode_11_opB",
        "set.Smode S0_MODE, S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
        },
        "",
        "",
        0x0ull,
        0x63C3ull
    },
    {
        "set_smode_12_opB",
        "set.Smode S0_CONJ, S0_MODE, S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_CONJ",
            "S0_CONJ_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0x63C2ull
    },
    {
        "set_smode_13_opB",
        "set.Smode S0_SIGN, S0_MODE, S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_SIGN",
            "S0_SIGN_imp_bits__1_1_",
        },
        "",
        "",
        0x0ull,
        0x63C1ull
    },
    {
        "set_smode_14_opB",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE, S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_SIGN",
            "S0_SIGN_imp_bits__1_1_",
            "S0_CONJ",
            "S0_CONJ_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0x63C0ull
    },
    {
        "set_smode_15_opB",
        "set.Smode S1_MODE, S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
        },
        "",
        "",
        0x0ull,
        0x603Full
    },
    {
        "set_smode_16_opB",
        "set.Smode S0_MODE, S1_MODE, S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
        },
        "",
        "",
        0x0ull,
        0x6003ull
    },
    {
        "set_smode_17_opB",
        "set.Smode S0_CONJ, S0_MODE, S1_MODE, S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_CONJ",
            "S0_CONJ_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0x6002ull
    },
    {
        "set_smode_18_opB",
        "set.Smode S0_SIGN, S0_MODE, S1_MODE, S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_SIGN",
            "S0_SIGN_imp_bits__1_1_",
        },
        "",
        "",
        0x0ull,
        0x6001ull
    },
    {
        "set_smode_1_opB",
        "set.Smode S0_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
        },
        "",
        "",
        0x0ull,
        0x7FC3ull
    },
    {
        "set_smode_2_opB",
        "set.Smode S0_CONJ, S0_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_CONJ",
            "S0_CONJ_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0x7FC2ull
    },
    {
        "set_smode_3_opB",
        "set.Smode S0_SIGN, S0_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_SIGN",
            "S0_SIGN_imp_bits__1_1_",
        },
        "",
        "",
        0x0ull,
        0x7FC1ull
    },
    {
        "set_smode_4_opB",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_SIGN",
            "S0_SIGN_imp_bits__1_1_",
            "S0_CONJ",
            "S0_CONJ_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0x7FC0ull
    },
    {
        "set_smode_5_opB",
        "set.Smode S1_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
        },
        "",
        "",
        0x0ull,
        0x7C3Full
    },
    {
        "set_smode_6_opB",
        "set.Smode S2_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE_imp_bits__12_10_",
        },
        "",
        "",
        0x0ull,
        0x63FFull
    },
    {
        "set_smode_7_opB",
        "set.Smode S0_MODE, S1_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
        },
        "",
        "",
        0x0ull,
        0x7C03ull
    },
    {
        "set_smode_8_opB",
        "set.Smode S0_CONJ, S0_MODE, S1_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_CONJ",
            "S0_CONJ_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0x7C02ull
    },
    {
        "set_smode_9_opB",
        "set.Smode S0_SIGN, S0_MODE, S1_MODE",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S1_MODE",
            "S1_MODE_imp_bits__9_6_",
            "S0_MODE",
            "S0_MODE_imp_bits__5_2_",
            "S0_SIGN",
            "S0_SIGN_imp_bits__1_1_",
        },
        "",
        "",
        0x0ull,
        0x7C01ull
    },
    {
        "set_vra_incrs_I",
        "set.VRAincr IM9, IM9_2, IM9_3, IM9_4, IM3",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM9_2",
            "IM9_2_imp_bits__34_26_",
            "IM9_3",
            "IM9_3_imp_bits__24_16_",
            "IM9_4",
            "IM9_4_imp_bits__14_6_",
            "IM3",
            "IM3_imp_bits__4_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "IM9",
            "IM9_imp_bits__44_36_",
        },
        "",
        "",
        0x2C00000000000ull,
        0x3FE00000000000ull
    },
    {
        "set_vra_ptrs_I",
        "set.VRAptr IM9, IM9_2, IM9_3, IM9_4, IM3",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM9_2",
            "IM9_2_imp_bits__34_26_",
            "IM9_3",
            "IM9_3_imp_bits__24_16_",
            "IM9_4",
            "IM9_4_imp_bits__14_6_",
            "IM3",
            "IM3_imp_bits__4_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "IM9",
            "IM9_imp_bits__44_36_",
        },
        "",
        "",
        0x2800000000000ull,
        0x3FE00000000000ull
    },
    {
        "set_xtrm",
        "set.xtrm UNS1b, MIN1b, EV1b, (xtrm_N_fun ( LINE1b ,  IM4 ))",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "EV1b",
            "EV1b_imp_bits__43_43_",
            "LINE1b",
            "LINE1b_imp_bits__42_42_",
            "UNS1b",
            "UNS1b_imp_bits__41_41_",
            "MIN1b",
            "MIN1b_imp_bits__40_40_",
            "IM4",
            "IM4_imp_bits__23_20_",
            "opVs2",
            "opVs2_imp_bits__19_19_",
            "opVs1",
            "opVs1_imp_bits__18_18_",
            "opVs0",
            "opVs0_imp_bits__17_17_",
            "opVrot",
            "opVrot_imp_bits__16_16_",
            "opVd",
            "opVd_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "opVr",
            "opVr_imp_bits__15_9_",
        },
        "",
        "",
        0x400000000000ull,
        0x3FC0FFFF000000ull
    },
    {
        "sl_cc_gZ_gY_gX",
        "slCOND GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FF0000ull
    },
    {
        "sl_gY_gX_I5",
        "sl GP, GP1, IM5",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM5",
            "IM5_imp_bits__12_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x34000ull,
        0x1FFE000ull
    },
    {
        "sr_s_cc_gZ_gX_gY",
        "srUNSIGN_SIGNCOND GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__16_16_",
            "COND",
            "COND_imp_bits__15_12_",
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x660000ull,
        0x1FE0000ull
    },
    {
        "sr_s_gY_gX_I",
        "srUNSIGN_SIGN GP, GP1, IM5",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__20_20_",
            "IM5",
            "IM5_imp_bits__12_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x30000ull,
        0x1EFE000ull
    },
    {
        "srt",
        "srt",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7ull,
        0xFull
    },
    {
        "srt_e",
        "srt.e",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0xFull
    },
    {
        "st_Iu17_H_opS_HI",
        "st IM17R5, h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R5",
            "IM17R5_imp_bits__20_4_",
        },
        "",
        "",
        0xA0000Cull,
        0x1E0000Full
    },
    {
        "st_Iu17_H_opS_LO",
        "st IM17R4, h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R4",
            "IM17R4_imp_bits__20_4_",
        },
        "",
        "",
        0xA0000Cull,
        0x1E0000Full
    },
    {
        "st_Iu17_Iu16",
        "st IM17R9, IM16R20",
        64,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM17R9",
            "IM17R9_imp_bits__35_19_",
            "IM16R20",
            "IM16R20_imp_bits__17_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xBA00000000000ull,
        0x3FF02000040000ull
    },
    {
        "st_Iu17_gX_opS_HI",
        "st IM17R5, GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R5",
            "IM17R5_imp_bits__20_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xA00000ull,
        0x1E00000ull
    },
    {
        "st_Iu17_gX_opS_LO",
        "st IM17R4, GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM17R4",
            "IM17R4_imp_bits__20_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xA00000ull,
        0x1E00000ull
    },
    {
        "st_a0_Is8_u",
        "st [a0]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__8_8_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1000ull,
        0x7E00ull
    },
    {
        "st_a1_Is8_u",
        "st [a1]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__8_8_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1200ull,
        0x7E00ull
    },
    {
        "st_a2_Is8_u",
        "st [a2]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__8_8_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1400ull,
        0x7E00ull
    },
    {
        "st_a3_1_Is16_Is16",
        "st [a3]+1, IM16s, IM16s2",
        64,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM16s2",
            "IM16s2_imp_bits__35_20_",
            "opZ",
            "opZ_imp_bits__1_0_",
            "IM16s",
            "IM16s_imp_bits__17_2_",
        },
        "",
        "",
        0xB800000000000ull,
        0x3FE00000000000ull
    },
    {
        "st_a3_Is8_u",
        "st [a3]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__8_8_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1600ull,
        0x7E00ull
    },
    {
        "st_aY_Is8_H",
        "st [AA+IM8s], h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
        },
        "",
        "",
        0xA000Cull,
        0x1FFC00Full
    },
    {
        "st_aY_Is8_H_zero",
        "st [AA], h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
        },
        "",
        "",
        0xA000Cull,
        0x1FFCFFFull
    },
    {
        "st_aY_Is8_u_gX",
        "st [AA]+IM8s, GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xA8000ull,
        0x1FEC000ull
    },
    {
        "st_aY_aZ_H",
        "st [AAAAsubAMAM], h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x1A000Cull,
        0x1FECFCFull
    },
    {
        "st_aY_aZ_u_gX",
        "st [AAAAsubAMAM], GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "GP",
            "GP_imp_bits__3_0_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x1A0000ull,
        0x1FECFC0ull
    },
    {
        "st_aY_u_Is8_H",
        "st [AA]+IM8s, h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
        },
        "",
        "",
        0xA800Cull,
        0x1FFC00Full
    },
    {
        "st_aY_u_Is8_gX",
        "st [AA+IM8s], GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xA0000ull,
        0x1FEC000ull
    },
    {
        "st_aY_u_Is8_gX_zero",
        "st [AA], GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xA0000ull,
        0x1FFCFF0ull
    },
    {
        "st_aY_u_Is8_u_gX",
        "st.u [AA+IM8s], GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xA4000ull,
        0x1FEC000ull
    },
    {
        "st_aY_u_Is8_u_gX_zero",
        "st.u [AA], GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xA4000ull,
        0x1FFCFF0ull
    },
    {
        "st_au_st_sau_nop",
        "st_au_st_sau_nop",
        3,
        opVd,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7ull
    },
    {
        "st_br_llr_mode_aX_u_aY",
        "stLLR_MODE [AA]AAsubAMAM",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LLR_MODE",
            "LLR_MODE_imp_bits__8_8_x_4_4_x_2_2_",
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x2800ull,
        0x7860ull
    },
    {
        "st_br_llr_mode_aX_u_aY_br_instr",
        "stBR_LLR_MODE [AA]AAsubAMAM",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "BR_LLR_MODE",
            "BR_LLR_MODE_imp_bits__8_8_x_4_4_x_2_2_",
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x2840ull,
        0x7860ull
    },
    {
        "st_h_Iu17_I16",
        "st.h IM17R9, IM16sR20",
        64,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM17R9",
            "IM17R9_imp_bits__35_19_",
            "IM16sR20",
            "IM16sR20_imp_bits__17_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xBA00000040000ull,
        0x3FF00000040000ull
    },
    {
        "st_line_a0_Is8_u_plus",
        "st.laddr [a0]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1100ull,
        0x7F00ull
    },
    {
        "st_line_a1_Is8_u_plus",
        "st.laddr [a1]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1300ull,
        0x7F00ull
    },
    {
        "st_line_a2_Is8_u_plus",
        "st.laddr [a2]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1500ull,
        0x7F00ull
    },
    {
        "st_line_a3_Is8_u_plus",
        "st.laddr [a3]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1700ull,
        0x7F00ull
    },
    {
        "st_line_aY_u_Is8_gX_plus",
        "st.laddr [AA+IM8s], GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xB0000ull,
        0x1FFC000ull
    },
    {
        "st_line_aY_u_Is8_u_gX_plus",
        "st.laddr.u [AA+IM8s], GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xB4000ull,
        0x1FFC000ull
    },
    {
        "st_s_Iu17_Is16",
        "st.s IM17R9, IM16sR20",
        64,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "IM17R9",
            "IM17R9_imp_bits__35_19_",
            "IM16sR20",
            "IM16sR20_imp_bits__17_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xBA02000000000ull,
        0x3FF02000040000ull
    },
    {
        "st_sp_Is10_H",
        "st [sp+IM10s], h",
        25,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "IM10s",
            "IM10s_imp_bits__13_4_",
        },
        "",
        "",
        0x6000Cull,
        0x1FFC00Full
    },
    {
        "st_sp_Is10_H_zero",
        "st [sp], h",
        25,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6000Cull,
        0x1FFFFFFull
    },
    {
        "st_sp_Is10_gX",
        "st [sp+IM10s], GP",
        25,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "IM10s",
            "IM10s_imp_bits__13_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x60000ull,
        0x1FFC000ull
    },
    {
        "st_sp_Is10_gX_zero",
        "st [sp], GP",
        25,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x60000ull,
        0x1FFFFF0ull
    },
    {
        "st_u_aY_Is8_H",
        "st.u [AA+IM8s], h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
        },
        "",
        "",
        0xA400Cull,
        0x1FFC00Full
    },
    {
        "st_u_aY_Is8_H_zero",
        "st.u [AA], h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
        },
        "",
        "",
        0xA400Cull,
        0x1FFCFFFull
    },
    {
        "st_u_aY_Is8_u_gX",
        "st [AA]+IM8s, GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xAC000ull,
        0x1FEC000ull
    },
    {
        "st_u_aY_Is8_u_gX_line_plus",
        "st.laddr [AA]+IM8s, GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0xBC000ull,
        0x1FFC000ull
    },
    {
        "st_u_aY_aZ_H",
        "st.u [AAAAsubAMAM], h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x1A400Cull,
        0x1FECFCFull
    },
    {
        "st_u_aY_aZ_u_gX",
        "st.u [AAAAsubAMAM], GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "GP",
            "GP_imp_bits__3_0_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x1A4000ull,
        0x1FECFC0ull
    },
    {
        "st_u_aY_u_Is8_H",
        "st [AA]+IM8s, h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__13_12_",
            "IM8s",
            "IM8s_imp_bits__11_4_",
        },
        "",
        "",
        0xAC00Cull,
        0x1FFC00Full
    },
    {
        "st_u_aY_u_aZ_H",
        "st [AA]AAsubAMAM, h",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x1AC00Cull,
        0x1FECFCFull
    },
    {
        "st_u_aY_u_aZ_gX",
        "st [AA]AAsubAMAM, GP",
        25,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__16_16_",
            "GP",
            "GP_imp_bits__3_0_",
            "AA",
            "AA_imp_bits__13_12_",
            "AM",
            "AM_imp_bits__5_4_",
        },
        "",
        "",
        0x1AC000ull,
        0x1FECFC0ull
    },
    {
        "st_u_sp_Is10_gX",
        "st [sp]+IM10s, GP",
        25,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "IM10s",
            "IM10s_imp_bits__13_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x6C000ull,
        0x1FFC000ull
    },
    {
        "st_u_sp_Is10_gX_push_gX",
        "push GP",
        25,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x6C010ull,
        0x1FFFFF0ull
    },
    {
        "st_u_sp_u_Is10_H",
        "st [sp]+IM10s, h",
        25,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "IM10s",
            "IM10s_imp_bits__13_4_",
        },
        "",
        "",
        0x6C00Cull,
        0x1FFC00Full
    },
    {
        "st_w_aX_Is8_u",
        "st.w [AA]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "LINE1b",
            "LINE1b_imp_bits__8_8_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1800ull,
        0x7800ull
    },
    {
        "st_w_aX_u_aY",
        "st.w [AA]AAsubAMAM",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x3000ull,
        0x7970ull
    },
    {
        "st_w_aX_u_aY_br_instr",
        "st.w.br [AA]AAsubAMAM",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x3040ull,
        0x7970ull
    },
    {
        "st_w_br_aX_u_aY",
        "st.w.u.br [AA]AAsubAMAM",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x3040ull,
        0x7970ull
    },
    {
        "st_w_line_aX_Is8_u_plus",
        "st.laddr.w [AA]+IM8s",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "IM8s",
            "IM8s_imp_bits__7_0_",
        },
        "",
        "",
        0x1900ull,
        0x7900ull
    },
    {
        "st_w_u_aX_u_aY",
        "st.w.u [AA]AAsubAMAM",
        15,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__7_7_",
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x3000ull,
        0x7970ull
    },
    {
        "sub_aX_aY",
        "sub AA, AM",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x4800ull,
        0x79F8ull
    },
    {
        "sub_aX_aY_sub_aX_aX_aY",
        "sub AA, AA, AM",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x4800ull,
        0x79F8ull
    },
    {
        "sub_asZ_aX_aY",
        "sub AS, AA, AM",
        15,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__10_9_",
            "AS",
            "AS_imp_bits__6_3_",
            "AM",
            "AM_imp_bits__1_0_",
        },
        "",
        "",
        0x4900ull,
        0x7980ull
    },
    {
        "sub_cc_gX_sp_sp_0",
        "subCOND GP_0to7, sp, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6A0EE0ull,
        0x1FF0FF8ull
    },
    {
        "sub_cc_gX_sp_sp_1",
        "subCOND GP_8to11, sp, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6A0EE8ull,
        0x1FF0FFCull
    },
    {
        "sub_cc_gZ_gX_gY_000",
        "subCOND GP_0to7, GP1_0to7, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6A0000ull,
        0x1FF0888ull
    },
    {
        "sub_cc_gZ_gX_gY_001",
        "subCOND GP_0to7, GP1_0to7, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6A0800ull,
        0x1FF0C88ull
    },
    {
        "sub_cc_gZ_gX_gY_010",
        "subCOND GP_0to7, GP1_8to11, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6A0080ull,
        0x1FF08C8ull
    },
    {
        "sub_cc_gZ_gX_gY_011",
        "subCOND GP_0to7, GP1_8to11, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6A0880ull,
        0x1FF0CC8ull
    },
    {
        "sub_cc_gZ_gX_gY_100",
        "subCOND GP_8to11, GP1_0to7, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6A0008ull,
        0x1FF088Cull
    },
    {
        "sub_cc_gZ_gX_gY_101",
        "subCOND GP_8to11, GP1_0to7, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6A0808ull,
        0x1FF0C8Cull
    },
    {
        "sub_cc_gZ_gX_gY_110",
        "subCOND GP_8to11, GP1_8to11, GP2_0to7",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6A0088ull,
        0x1FF08CCull
    },
    {
        "sub_cc_gZ_gX_gY_111",
        "subCOND GP_8to11, GP1_8to11, GP2_8to11",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6A0888ull,
        0x1FF0CCCull
    },
    {
        "sub_cc_gZ_gY_sp_00",
        "subCOND GP_0to7, GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6A0E00ull,
        0x1FF0F88ull
    },
    {
        "sub_cc_gZ_gY_sp_01",
        "subCOND GP_0to7, GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6A0E80ull,
        0x1FF0FC8ull
    },
    {
        "sub_cc_gZ_gY_sp_10",
        "subCOND GP_8to11, GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6A0E08ull,
        0x1FF0F8Cull
    },
    {
        "sub_cc_gZ_gY_sp_11",
        "subCOND GP_8to11, GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6A0E88ull,
        0x1FF0FCCull
    },
    {
        "sub_cc_gZ_sp_gX_00",
        "subCOND GP_0to7, sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6A00E0ull,
        0x1FF08F8ull
    },
    {
        "sub_cc_gZ_sp_gX_01",
        "subCOND GP_0to7, sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP_0to7",
            "GP_0to7_imp_bits__2_0_",
        },
        "",
        "",
        0x6A08E0ull,
        0x1FF0CF8ull
    },
    {
        "sub_cc_gZ_sp_gX_10",
        "subCOND GP_8to11, sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6A00E8ull,
        0x1FF08FCull
    },
    {
        "sub_cc_gZ_sp_gX_11",
        "subCOND GP_8to11, sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP_8to11",
            "GP_8to11_imp_bits__1_0_",
        },
        "",
        "",
        0x6A08E8ull,
        0x1FF0CFCull
    },
    {
        "sub_cc_sp_gX_0",
        "subCOND sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
        },
        "",
        "",
        0x6A00EEull,
        0x1FF08FFull
    },
    {
        "sub_cc_sp_gX_1",
        "subCOND sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
        },
        "",
        "",
        0x6A08EEull,
        0x1FF0CFFull
    },
    {
        "sub_cc_sp_gY_gX_00",
        "subCOND sp, GP1_0to7, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x6A000Eull,
        0x1FF088Full
    },
    {
        "sub_cc_sp_gY_gX_01",
        "subCOND sp, GP1_0to7, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x6A080Eull,
        0x1FF0C8Full
    },
    {
        "sub_cc_sp_gY_gX_10",
        "subCOND sp, GP1_8to11, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x6A008Eull,
        0x1FF08CFull
    },
    {
        "sub_cc_sp_gY_gX_11",
        "subCOND sp, GP1_8to11, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x6A088Eull,
        0x1FF0CCFull
    },
    {
        "sub_cc_sp_gY_sp_0",
        "subCOND sp, GP1_0to7, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_0to7",
            "GP1_0to7_imp_bits__6_4_",
        },
        "",
        "",
        0x6A0E0Eull,
        0x1FF0F8Full
    },
    {
        "sub_cc_sp_gY_sp_1",
        "subCOND sp, GP1_8to11, sp",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP1_8to11",
            "GP1_8to11_imp_bits__5_4_",
        },
        "",
        "",
        0x6A0E8Eull,
        0x1FF0FCFull
    },
    {
        "sub_cc_sp_sp_gX_0",
        "subCOND sp, sp, GP2_0to7",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_0to7",
            "GP2_0to7_imp_bits__10_8_",
        },
        "",
        "",
        0x6A00EEull,
        0x1FF08FFull
    },
    {
        "sub_cc_sp_sp_gX_1",
        "subCOND sp, sp, GP2_8to11",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2_8to11",
            "GP2_8to11_imp_bits__9_8_",
        },
        "",
        "",
        0x6A08EEull,
        0x1FF0CFFull
    },
    {
        "sub_gX_I32",
        "sub GP, IM32s",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32s",
            "IM32s_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC430000000000ull,
        0x3FFFC000000000ull
    },
    {
        "sub_gX_I32_sub_gX_gX_I32",
        "sub GP, GP, IM32s",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32s",
            "IM32s_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC430000000000ull,
        0x3FFFC000000000ull
    },
    {
        "sub_s_gX_Is16",
        "sub.s GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1900000ull,
        0x1F00000ull
    },
    {
        "sub_s_gX_Is16_gX",
        "sub.s GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1900000ull,
        0x1F00000ull
    },
    {
        "sub_s_gX_Is16_gX_sub",
        "sub GP, GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1900000ull,
        0x1F00000ull
    },
    {
        "sub_s_gX_Is16_sp",
        "sub.s sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x190000Eull,
        0x1F0000Full
    },
    {
        "sub_s_gX_Is16_sp_sp",
        "sub.s sp, sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x190000Eull,
        0x1F0000Full
    },
    {
        "sub_s_gX_Is16_sp_sp_sub",
        "sub sp, sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x190000Eull,
        0x1F0000Full
    },
    {
        "sub_s_gX_Is16_sp_sub",
        "sub sp, Is16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0x190000Eull,
        0x1F0000Full
    },
    {
        "sub_s_gX_Is16_sub",
        "sub GP, Is16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1900000ull,
        0x1F00000ull
    },
    {
        "sub_z_gX_Iu16",
        "sub.z GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1800000ull,
        0x1F00000ull
    },
    {
        "sub_z_gX_Iu16_gX",
        "sub.z GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1800000ull,
        0x1F00000ull
    },
    {
        "sub_z_gX_Iu16_gX_sub",
        "sub GP, GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1800000ull,
        0x1F00000ull
    },
    {
        "sub_z_gX_Iu16_sp",
        "sub.z sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x180000Eull,
        0x1F0000Full
    },
    {
        "sub_z_gX_Iu16_sp_sp",
        "sub.z sp, sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x180000Eull,
        0x1F0000Full
    },
    {
        "sub_z_gX_Iu16_sp_sp_sub",
        "sub sp, sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x180000Eull,
        0x1F0000Full
    },
    {
        "sub_z_gX_Iu16_sp_sub",
        "sub sp, Iu16",
        25,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x180000Eull,
        0x1F0000Full
    },
    {
        "sub_z_gX_Iu16_sub",
        "sub GP, Iu16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x1800000ull,
        0x1F00000ull
    },
    {
        "swbreak",
        "swbreak",
        2,
        opX,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0x3ull
    },
    {
        "swbreak_lower",
        "swbreak_lower",
        2,
        opX,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x3ull
    },
    {
        "swbreak_upper",
        "swbreak_upper",
        2,
        opX,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x3ull
    },
    {
        "wr_even_fft7_fft2",
        "wr.even.fft7.fft2",
        3,
        opVd,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7ull,
        0x7ull
    },
    {
        "wr_fft3",
        "wr.fft3",
        3,
        opVd,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0x7ull
    },
    {
        "wr_fft4",
        "wr.fft4",
        3,
        opVd,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0x7ull
    },
    {
        "wr_fftn_fft1",
        "wr.fftn.fft1",
        3,
        opVd,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x7ull
    },
    {
        "wr_fn1_fft6",
        "wr.fn1.fft6",
        3,
        opVd,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0x7ull
    },
    {
        "wr_fn_fft5",
        "wr.fn.fft5",
        3,
        opVd,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4ull,
        0x7ull
    },
    {
        "wr_normal",
        "wr.normal",
        3,
        opVd,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x7ull
    },
    {
        "xor_cc_gZ_gY_gX",
        "xorCOND GP, GP1, GP2",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__15_12_",
            "GP2",
            "GP2_imp_bits__11_8_",
            "GP1",
            "GP1_imp_bits__7_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x720000ull,
        0x1FF0000ull
    },
    {
        "xor_gX_Iu16",
        "xor GP, IM16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16",
            "IM16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x500000ull,
        0x1F00000ull
    },
    {
        "xor_gX_gX_Iu16",
        "xor GP, GP, IM16",
        25,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16",
            "IM16_imp_bits__19_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x500000ull,
        0x1F00000ull
    },
    {
        "xorl_gX_Iu32",
        "xorl GP, IM32",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC4D0000000000ull,
        0x3FFFC000000000ull
    },
    {
        "xorl_gX_Iu32_xorl_gX_gX_Iu32",
        "xorl GP, GP, IM32",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX",
            "opX_imp_bits__55_54_",
            "GP",
            "GP_imp_bits__37_34_",
            "IM32",
            "IM32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC4D0000000000ull,
        0x3FFFC000000000ull
    },
    {
        "xtrm_aX",
        "xtrm AA",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__5_4_",
        },
        "",
        "",
        0x7C80ull,
        0x7FCFull
    },
    {
        "xtrm_aX_gY",
        "xtrm AA, GP",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__5_4_",
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x7CC0ull,
        0x7FC0ull
    },
    {
        "xtrm_gY",
        "xtrm GP",
        15,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GP",
            "GP_imp_bits__3_0_",
        },
        "",
        "",
        0x7C40ull,
        0x7FF0ull
    },
};


FieldEntry InstrDscDB::fields[] =
{
    {
        FieldEntry::TABLE,
        "AA_2to3_imp_bits__44_43_",
        "",
        0,
        2,
        { 44, 43, },
        4,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AA_imp_bits__10_9_",
        "",
        0,
        2,
        { 10, 9, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AA_imp_bits__13_12_",
        "",
        0,
        2,
        { 13, 12, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AA_imp_bits__44_43_",
        "",
        0,
        2,
        { 44, 43, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AA_imp_bits__5_4_",
        "",
        0,
        2,
        { 5, 4, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AA_imp_bits__7_6_",
        "",
        0,
        2,
        { 7, 6, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AAsubAM_imp_bits__16_16_",
        "",
        0,
        1,
        { 16, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AAsubAM_imp_bits__7_7_",
        "",
        0,
        1,
        { 7, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AM_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AM_imp_bits__5_4_",
        "",
        0,
        2,
        { 5, 4, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS0_imp_bits__0_0_",
        "",
        0,
        1,
        { 0, },
        3,
        {
            { 0, "" },
            { 1, "as0," },
            { 1, "as0" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS10_imp_bits__10_10_",
        "",
        0,
        1,
        { 10, },
        3,
        {
            { 0, "" },
            { 1, "as10," },
            { 1, "as10" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS11_imp_bits__11_11_",
        "",
        0,
        1,
        { 11, },
        3,
        {
            { 0, "" },
            { 1, "as11," },
            { 1, "as11" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS12_imp_bits__12_12_",
        "",
        0,
        1,
        { 12, },
        3,
        {
            { 0, "" },
            { 1, "as12," },
            { 1, "as12" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS13_imp_bits__13_13_",
        "",
        0,
        1,
        { 13, },
        3,
        {
            { 0, "" },
            { 1, "as13," },
            { 1, "as13" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS14_imp_bits__14_14_",
        "",
        0,
        1,
        { 14, },
        3,
        {
            { 0, "" },
            { 1, "as14," },
            { 1, "as14" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS15_imp_bits__15_15_",
        "",
        0,
        1,
        { 15, },
        3,
        {
            { 0, "" },
            { 1, "as15," },
            { 1, "as15" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS1_imp_bits__1_1_",
        "",
        0,
        1,
        { 1, },
        3,
        {
            { 0, "" },
            { 1, "as1," },
            { 1, "as1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS2_imp_bits__2_2_",
        "",
        0,
        1,
        { 2, },
        3,
        {
            { 0, "" },
            { 1, "as2," },
            { 1, "as2" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS3_imp_bits__3_3_",
        "",
        0,
        1,
        { 3, },
        3,
        {
            { 0, "" },
            { 1, "as3," },
            { 1, "as3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS4_imp_bits__4_4_",
        "",
        0,
        1,
        { 4, },
        3,
        {
            { 0, "" },
            { 1, "as4," },
            { 1, "as4" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS5_imp_bits__5_5_",
        "",
        0,
        1,
        { 5, },
        3,
        {
            { 0, "" },
            { 1, "as5," },
            { 1, "as5" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS6_imp_bits__6_6_",
        "",
        0,
        1,
        { 6, },
        3,
        {
            { 0, "" },
            { 1, "as6," },
            { 1, "as6" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS7_imp_bits__7_7_",
        "",
        0,
        1,
        { 7, },
        3,
        {
            { 0, "" },
            { 1, "as7," },
            { 1, "as7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS8_imp_bits__8_8_",
        "",
        0,
        1,
        { 8, },
        3,
        {
            { 0, "" },
            { 1, "as8," },
            { 1, "as8" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS9_imp_bits__9_9_",
        "",
        0,
        1,
        { 9, },
        3,
        {
            { 0, "" },
            { 1, "as9," },
            { 1, "as9" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS_imp_bits__23_20_",
        "",
        0,
        4,
        { 23, 22, 21, 20, },
        16,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
            { 4, "as4" },
            { 5, "as5" },
            { 6, "as6" },
            { 7, "as7" },
            { 8, "as8" },
            { 9, "as9" },
            { 10, "as10" },
            { 11, "as11" },
            { 12, "as12" },
            { 13, "as13" },
            { 14, "as14" },
            { 15, "as15" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
            { 4, "as4" },
            { 5, "as5" },
            { 6, "as6" },
            { 7, "as7" },
            { 8, "as8" },
            { 9, "as9" },
            { 10, "as10" },
            { 11, "as11" },
            { 12, "as12" },
            { 13, "as13" },
            { 14, "as14" },
            { 15, "as15" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS_imp_bits__40_37_",
        "",
        0,
        4,
        { 40, 39, 38, 37, },
        16,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
            { 4, "as4" },
            { 5, "as5" },
            { 6, "as6" },
            { 7, "as7" },
            { 8, "as8" },
            { 9, "as9" },
            { 10, "as10" },
            { 11, "as11" },
            { 12, "as12" },
            { 13, "as13" },
            { 14, "as14" },
            { 15, "as15" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS_imp_bits__41_38_",
        "",
        0,
        4,
        { 41, 40, 39, 38, },
        16,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
            { 4, "as4" },
            { 5, "as5" },
            { 6, "as6" },
            { 7, "as7" },
            { 8, "as8" },
            { 9, "as9" },
            { 10, "as10" },
            { 11, "as11" },
            { 12, "as12" },
            { 13, "as13" },
            { 14, "as14" },
            { 15, "as15" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS_imp_bits__6_3_",
        "",
        0,
        4,
        { 6, 5, 4, 3, },
        16,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
            { 4, "as4" },
            { 5, "as5" },
            { 6, "as6" },
            { 7, "as7" },
            { 8, "as8" },
            { 9, "as9" },
            { 10, "as10" },
            { 11, "as11" },
            { 12, "as12" },
            { 13, "as13" },
            { 14, "as14" },
            { 15, "as15" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AU_PREC_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        4,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "BIT48_imp_bits__48_48_",
        "",
        0,
        1,
        { 48, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "BR_LLR_MODE_imp_bits__8_8_x_4_4_x_2_2_",
        "",
        0,
        3,
        { 8, 4, 2, },
        8,
        {
            { 0, ".br" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, ".br.llr4" },
            { 5, ".br.llr4half" },
            { 6, ".br.llr8" },
            { 7, ".br.llr8half" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "CGU_MODE_OVSF_CONJ_imp_bits__41_41_x_40_40_x_44_42_",
        "",
        0,
        5,
        { 41, 40, 44, 43, 42, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "CGU_REG_imp_bits__41_38_",
        "",
        0,
        4,
        { 41, 40, 39, 38, },
        16,
        {
            { 0, "dl_sc_x" },
            { 1, "dl_sc_y" },
            { 2, "ul_sc_x" },
            { 3, "ul_sc_y" },
            { 4, "ul_sc_short" },
            { 5, "ovsf_num" },
            { 6, "gold_x1" },
            { 7, "gold_x2" },
            { 8, "ovsf_dl_sc_y" },
            { 9, "ovsf_dl_sc_y_bak" },
            { 10, "dl_sc_x_bak" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "COND_imp_bits__15_12_",
        "",
        0,
        4,
        { 15, 14, 13, 12, },
        19,
        {
            { 0, "" },
            { 0, ".al" },
            { 1, ".cs" },
            { 1, ".lo" },
            { 2, ".vs" },
            { 3, ".hi" },
            { 4, ".eq" },
            { 5, ".ge" },
            { 6, ".gt" },
            { 7, ".pl" },
            { 8, ".mi" },
            { 9, ".le" },
            { 10, ".lt" },
            { 11, ".ne" },
            { 12, ".ls" },
            { 13, ".vc" },
            { 14, ".cc" },
            { 14, ".hs" },
            { 15, ".nv" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "CREG_ADDR_FIELD_imp_bits__11_4_",
        "",
        0,
        8,
        { 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "EV1b_imp_bits__43_43_",
        "",
        0,
        1,
        { 43, },
        2,
        {
            { 0, "cmp_all" },
            { 1, "_INVALID_CMP_MODE_" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "FFT_SIZE_imp_bits__5_3_",
        "",
        0,
        3,
        { 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G0_imp_bits__0_0_",
        "",
        0,
        1,
        { 0, },
        3,
        {
            { 0, "" },
            { 1, "g0," },
            { 1, "g0" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G10_imp_bits__10_10_",
        "",
        0,
        1,
        { 10, },
        3,
        {
            { 0, "" },
            { 1, "g10," },
            { 1, "g10" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G11_imp_bits__11_11_",
        "",
        0,
        1,
        { 11, },
        3,
        {
            { 0, "" },
            { 1, "g11," },
            { 1, "g11" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G1_imp_bits__1_1_",
        "",
        0,
        1,
        { 1, },
        3,
        {
            { 0, "" },
            { 1, "g1," },
            { 1, "g1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G2_imp_bits__2_2_",
        "",
        0,
        1,
        { 2, },
        3,
        {
            { 0, "" },
            { 1, "g2," },
            { 1, "g2" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G3_imp_bits__3_3_",
        "",
        0,
        1,
        { 3, },
        3,
        {
            { 0, "" },
            { 1, "g3," },
            { 1, "g3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G4_imp_bits__4_4_",
        "",
        0,
        1,
        { 4, },
        3,
        {
            { 0, "" },
            { 1, "g4," },
            { 1, "g4" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G5_imp_bits__5_5_",
        "",
        0,
        1,
        { 5, },
        3,
        {
            { 0, "" },
            { 1, "g5," },
            { 1, "g5" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G6_imp_bits__6_6_",
        "",
        0,
        1,
        { 6, },
        3,
        {
            { 0, "" },
            { 1, "g6," },
            { 1, "g6" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G7_imp_bits__7_7_",
        "",
        0,
        1,
        { 7, },
        3,
        {
            { 0, "" },
            { 1, "g7," },
            { 1, "g7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G8_imp_bits__8_8_",
        "",
        0,
        1,
        { 8, },
        3,
        {
            { 0, "" },
            { 1, "g8," },
            { 1, "g8" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G9_imp_bits__9_9_",
        "",
        0,
        1,
        { 9, },
        3,
        {
            { 0, "" },
            { 1, "g9," },
            { 1, "g9" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP1_0to7_imp_bits__6_4_",
        "",
        0,
        3,
        { 6, 5, 4, },
        8,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP1_8to11_imp_bits__5_4_",
        "",
        0,
        2,
        { 5, 4, },
        4,
        {
            { 0, "g8" },
            { 1, "g9" },
            { 2, "g10" },
            { 3, "g11" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP1_imp_bits__11_8_",
        "",
        0,
        4,
        { 11, 10, 9, 8, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP1_imp_bits__33_30_",
        "",
        0,
        4,
        { 33, 32, 31, 30, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP1_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP2_0to7_imp_bits__10_8_",
        "",
        0,
        3,
        { 10, 9, 8, },
        8,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP2_8to11_imp_bits__9_8_",
        "",
        0,
        2,
        { 9, 8, },
        4,
        {
            { 0, "g8" },
            { 1, "g9" },
            { 2, "g10" },
            { 3, "g11" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP2_imp_bits__11_8_",
        "",
        0,
        4,
        { 11, 10, 9, 8, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP_0to7_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        8,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP_0to7_imp_bits__36_34_",
        "",
        0,
        3,
        { 36, 35, 34, },
        8,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP_8to11_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        4,
        {
            { 0, "g8" },
            { 1, "g9" },
            { 2, "g10" },
            { 3, "g11" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP_8to11_imp_bits__35_34_",
        "",
        0,
        2,
        { 35, 34, },
        4,
        {
            { 0, "g8" },
            { 1, "g9" },
            { 2, "g10" },
            { 3, "g11" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP_imp_bits__23_20_",
        "",
        0,
        4,
        { 23, 22, 21, 20, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP_imp_bits__37_34_",
        "",
        0,
        4,
        { 37, 36, 35, 34, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GP_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "H_QUADRANT_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM10s_imp_bits__13_4_",
        "",
        0,
        10,
        { 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM10s_imp_bits__9_0_",
        "",
        0,
        10,
        { 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM12_imp_bits__11_0_",
        "",
        0,
        12,
        { 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM16R20_imp_bits__17_2_",
        "",
        0,
        16,
        { 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "R_VSPA_LAB_16", 20, 16,
        false
    },
    {
        FieldEntry::IMM,
        "IM16_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM16s2_imp_bits__35_20_",
        "",
        0,
        16,
        { 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM16sR20_imp_bits__17_2_",
        "",
        0,
        16,
        { 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "R_VSPA_LAB_16", 20, 16,
        true
    },
    {
        FieldEntry::IMM,
        "IM16s_imp_bits__17_2_",
        "",
        0,
        16,
        { 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM17R13_imp_bits__36_20_",
        "",
        0,
        17,
        { 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, },
        0,
        {
        },
        "R_VSPA_LAB_17", 13, 17,
        false
    },
    {
        FieldEntry::IMM,
        "IM17R14_imp_bits__16_0_",
        "",
        0,
        17,
        { 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_SP_LO_17", 14, 17,
        false
    },
    {
        FieldEntry::IMM,
        "IM17R15_imp_bits__16_0_",
        "",
        0,
        17,
        { 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_SP_HI_17", 15, 17,
        false
    },
    {
        FieldEntry::IMM,
        "IM17R4_imp_bits__20_4_",
        "",
        0,
        17,
        { 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_VSPA_HW_LO_17", 4, 17,
        false
    },
    {
        FieldEntry::IMM,
        "IM17R5_imp_bits__20_4_",
        "",
        0,
        17,
        { 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_VSPA_HW_HI_17", 5, 17,
        false
    },
    {
        FieldEntry::IMM,
        "IM17R9_imp_bits__35_19_",
        "",
        0,
        17,
        { 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, },
        0,
        {
        },
        "R_VSPA_DMEM_17", 9, 17,
        false
    },
    {
        FieldEntry::IMM,
        "IM17sR13_imp_bits__36_20_",
        "",
        0,
        17,
        { 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, },
        0,
        {
        },
        "R_VSPA_LAB_17", 13, 17,
        true
    },
    {
        FieldEntry::IMM,
        "IM22_imp_bits__44_23_",
        "",
        0,
        22,
        { 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM32_imp_bits__33_2_",
        "",
        0,
        32,
        { 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "R_VSPA_LAB_32", 11, 32,
        false
    },
    {
        FieldEntry::IMM,
        "IM32sR11_imp_bits__33_2_",
        "",
        0,
        32,
        { 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "R_VSPA_LAB_32", 11, 32,
        true
    },
    {
        FieldEntry::IMM,
        "IM32sR18_imp_bits__33_2_",
        "",
        0,
        32,
        { 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "R_OCRAM_LAB_32", 18, 32,
        true
    },
    {
        FieldEntry::IMM,
        "IM32s_imp_bits__33_2_",
        "",
        0,
        32,
        { 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "R_VSPA_LAB_32", 11, 32,
        true
    },
    {
        FieldEntry::IMM,
        "IM3_imp_bits__4_2_",
        "",
        0,
        3,
        { 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM4_imp_bits__23_20_",
        "",
        0,
        4,
        { 23, 22, 21, 20, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM4_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM4_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM5_imp_bits__12_8_",
        "",
        0,
        5,
        { 12, 11, 10, 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM8s_imp_bits__11_4_",
        "",
        0,
        8,
        { 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM8s_imp_bits__7_0_",
        "",
        0,
        8,
        { 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM8s_imp_bits__9_2_",
        "",
        0,
        8,
        { 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM9_2_imp_bits__34_26_",
        "",
        0,
        9,
        { 34, 33, 32, 31, 30, 29, 28, 27, 26, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM9_3_imp_bits__24_16_",
        "",
        0,
        9,
        { 24, 23, 22, 21, 20, 19, 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM9_4_imp_bits__14_6_",
        "",
        0,
        9,
        { 14, 13, 12, 11, 10, 9, 8, 7, 6, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM9_imp_bits__11_3_",
        "",
        0,
        9,
        { 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM9_imp_bits__44_36_",
        "",
        0,
        9,
        { 44, 43, 42, 41, 40, 39, 38, 37, 36, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM9_imp_bits__8_0_",
        "",
        0,
        9,
        { 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IPAGE_imp_bits__5_4_",
        "",
        0,
        2,
        { 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IPAGE_imp_bits__8_7_",
        "",
        0,
        2,
        { 8, 7, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IP_REG_imp_bits__46_38_",
        "",
        0,
        9,
        { 46, 45, 44, 43, 42, 41, 40, 39, 38, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "ITER_CNT_imp_bits__29_20_",
        "",
        0,
        10,
        { 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "ITER_CNT_imp_bits__9_0_",
        "",
        0,
        10,
        { 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Is16_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Iu16_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "JMP_CND_AU_imp_bits__40_39_",
        "",
        0,
        2,
        { 40, 39, },
        4,
        {
            { 0, ".au_ap" },
            { 1, ".au_an" },
            { 2, ".au_nap" },
            { 3, ".au_nan" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "JMP_CND_CC_imp_bits__42_39_",
        "",
        0,
        4,
        { 42, 41, 40, 39, },
        19,
        {
            { 0, "" },
            { 0, ".al" },
            { 1, ".cs" },
            { 1, ".lo" },
            { 2, ".vs" },
            { 3, ".hi" },
            { 4, ".eq" },
            { 5, ".ge" },
            { 6, ".gt" },
            { 7, ".pl" },
            { 8, ".mi" },
            { 9, ".le" },
            { 10, ".lt" },
            { 11, ".ne" },
            { 12, ".ls" },
            { 13, ".vc" },
            { 14, ".cc" },
            { 14, ".hs" },
            { 15, ".nv" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LI17R8_imp_bits__36_20_",
        "",
        0,
        17,
        { 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, },
        0,
        {
        },
        "R_VSPA_PMEM_17", 8, 17,
        false
    },
    {
        FieldEntry::IMM,
        "LINE1b_imp_bits__16_16_",
        "",
        0,
        1,
        { 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LINE1b_imp_bits__42_42_",
        "",
        0,
        1,
        { 42, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LINE1b_imp_bits__8_8_",
        "",
        0,
        1,
        { 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LLR_MODE_imp_bits__8_8_x_4_4_x_2_2_",
        "",
        0,
        3,
        { 8, 4, 2, },
        8,
        {
            { 0, "" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, ".llr4" },
            { 5, ".llr4half" },
            { 6, ".llr8" },
            { 7, ".llr8half" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_SIZE_R10_imp_bits__39_30_",
        "",
        0,
        10,
        { 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, },
        0,
        {
        },
        "R_VSPA_PMEM_10", 10, 10,
        false
    },
    {
        FieldEntry::TABLE,
        "MIN1b_imp_bits__40_40_",
        "",
        0,
        1,
        { 40, },
        2,
        {
            { 0, "max" },
            { 1, "min" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "NCO_FREQ_imp_bits__42_30_x_19_3_",
        "",
        0,
        30,
        { 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "NCO_K_imp_bits__29_20_",
        "",
        0,
        10,
        { 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "NCO_K_imp_bits__9_0_",
        "",
        0,
        10,
        { 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "NCO_MODE_imp_bits__44_43_",
        "",
        0,
        2,
        { 44, 43, },
        4,
        {
            { 0, "normal" },
            { 1, "singles" },
            { 2, "radix2" },
            { 3, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "NCO_NEG_POS_imp_bits__2_2_",
        "",
        0,
        1,
        { 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "RFdes_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        8,
        {
            { 0, "R0" },
            { 1, "R1" },
            { 2, "R2" },
            { 3, "R3" },
            { 4, "R4" },
            { 5, "R5" },
            { 6, "R6" },
            { 7, "R7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "ROT_MODE_imp_bits__5_0_",
        "",
        0,
        6,
        { 5, 4, 3, 2, 1, 0, },
        64,
        {
            { 0, "_ROT_MODE_0_" },
            { 1, "_ROT_MODE_1_" },
            { 2, "_ROT_MODE_2_" },
            { 3, "_ROT_MODE_3_" },
            { 4, "_ROT_MODE_4_" },
            { 5, "_ROT_MODE_5_" },
            { 6, "_ROT_MODE_6_" },
            { 7, "_ROT_MODE_7_" },
            { 8, "R0r1" },
            { 9, "R0r2" },
            { 10, "R0r4" },
            { 11, "R0r8" },
            { 12, "reserved" },
            { 13, "R0rND1" },
            { 14, "R0rND4" },
            { 15, "R0rND2" },
            { 16, "R1r1" },
            { 17, "R1r2" },
            { 18, "R1r4" },
            { 19, "R1r8" },
            { 20, "reserved" },
            { 21, "R1rND1" },
            { 22, "R1rND4" },
            { 23, "R1rND2" },
            { 24, "R0R1r1" },
            { 25, "R0R1r2" },
            { 26, "R0R1r4" },
            { 27, "R0R1r8" },
            { 28, "reserved" },
            { 29, "R0R1rND1" },
            { 30, "R0R1rND4" },
            { 31, "R0R1rND2" },
            { 32, "_ROT_MODE_32_" },
            { 33, "_ROT_MODE_33_" },
            { 34, "_ROT_MODE_34_" },
            { 35, "_ROT_MODE_35_" },
            { 36, "_ROT_MODE_36_" },
            { 37, "_ROT_MODE_37_" },
            { 38, "_ROT_MODE_38_" },
            { 39, "_ROT_MODE_39_" },
            { 40, "R2r1" },
            { 41, "R2r2" },
            { 42, "R2r4" },
            { 43, "R2r8" },
            { 44, "reserved" },
            { 45, "R2rND1" },
            { 46, "R2rND4" },
            { 47, "R2rND2" },
            { 48, "R3r1" },
            { 49, "R3r2" },
            { 50, "R3r4" },
            { 51, "R3r8" },
            { 52, "reserved" },
            { 53, "R3rND1" },
            { 54, "R3rND4" },
            { 55, "R3rND2" },
            { 56, "R2R3r1" },
            { 57, "R2R3r2" },
            { 58, "R2R3r4" },
            { 59, "R2R3r8" },
            { 60, "reserved" },
            { 61, "R2R3rND1" },
            { 62, "R2R3rND4" },
            { 63, "R2R3rND2" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RPAGE_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RPAGE_imp_bits__4_3_",
        "",
        0,
        2,
        { 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_CONJ_imp_bits__0_0_",
        "",
        0,
        1,
        { 0, },
        2,
        {
            { 0, "" },
            { 1, "S0conj" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_MODE_imp_bits__5_2_",
        "",
        0,
        4,
        { 5, 4, 3, 2, },
        18,
        {
            { 0, "S0nop" },
            { 1, "S0normal" },
            { 2, "S0singles" },
            { 3, "S0coef1" },
            { 4, "S0coef2" },
            { 5, "S0straight" },
            { 6, "S0ones" },
            { 6, "S0fft4" },
            { 7, "S0zeros" },
            { 7, "S0fft5" },
            { 8, "S0fftn" },
            { 9, "S0fft3" },
            { 10, "S0fft2" },
            { 11, "S0fft1" },
            { 12, "S0abs" },
            { 13, "reserved" },
            { 14, "S0pad0" },
            { 15, "S0pad1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_PREC_imp_bits__3_2_",
        "",
        0,
        2,
        { 3, 2, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_SIGN_imp_bits__1_1_",
        "",
        0,
        1,
        { 1, },
        2,
        {
            { 0, "" },
            { 1, "S0chs" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S1_MODE_imp_bits__9_6_",
        "",
        0,
        4,
        { 9, 8, 7, 6, },
        17,
        {
            { 0, "S1nop" },
            { 1, "S1normal" },
            { 2, "S1udfc" },
            { 3, "S1cgu_udfc" },
            { 4, "S1straight" },
            { 5, "S1udfr" },
            { 6, "S1cgu_normal" },
            { 7, "S1ones" },
            { 8, "S1r2c" },
            { 9, "S1r2c_conj" },
            { 10, "S1conj" },
            { 11, "S1nco" },
            { 12, "S1r2c_im0" },
            { 13, "S1cgu_r2c_im0" },
            { 14, "S1r2c_re0" },
            { 15, "S1cgu_r2c_re0" },
            { 15, "S1reverse" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S1_PREC_imp_bits__5_4_",
        "",
        0,
        2,
        { 5, 4, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S2_MODE_imp_bits__12_10_",
        "",
        0,
        3,
        { 12, 11, 10, },
        11,
        {
            { 0, "S2nop" },
            { 1, "S2normal" },
            { 2, "S2ones" },
            { 2, "S2fft4" },
            { 3, "S2zeros" },
            { 3, "S2fft5" },
            { 4, "S2coef1" },
            { 4, "S2fftn" },
            { 5, "S2fft3" },
            { 6, "S2fft2" },
            { 7, "S2fft1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S2_PREC_imp_bits__7_6_",
        "",
        0,
        2,
        { 7, 6, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UNS1b_imp_bits__41_41_",
        "",
        0,
        1,
        { 41, },
        2,
        {
            { 0, "signed" },
            { 1, "unsigned" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UNSIGN_SIGN_imp_bits__16_16_",
        "",
        0,
        1,
        { 16, },
        2,
        {
            { 0, "" },
            { 1, ".s" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UNSIGN_SIGN_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "" },
            { 1, ".s" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "WB_PREC_imp_bits__9_8_",
        "",
        0,
        2,
        { 9, 8, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opA_imp_bits__48_34_",
        "",
        0,
        15,
        { 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opB_imp_bits__49_49_x_33_20_",
        "",
        0,
        15,
        { 49, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opS_HI_imp_bits__51_27_",
        "",
        0,
        25,
        { 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opS_LO_imp_bits__26_2_",
        "",
        0,
        25,
        { 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVau_imp_bits__5_2_",
        "",
        0,
        4,
        { 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVd_imp_bits__8_6_",
        "",
        0,
        3,
        { 8, 7, 6, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVr_imp_bits__15_9_",
        "",
        0,
        7,
        { 15, 14, 13, 12, 11, 10, 9, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVrot_imp_bits__16_16_",
        "",
        0,
        1,
        { 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVs0_imp_bits__17_17_",
        "",
        0,
        1,
        { 17, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVs1_imp_bits__18_18_",
        "",
        0,
        1,
        { 18, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVs2_imp_bits__19_19_",
        "",
        0,
        1,
        { 19, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opX_imp_bits__55_54_",
        "",
        0,
        2,
        { 55, 54, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opZ_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
};


size_t InstrDscDB::numof_instructions = sizeof( instructions ) / sizeof( instructions[0] );
size_t InstrDscDB::numof_fields       = sizeof( fields       ) / sizeof( fields[0] );

DAsmInstruction InstrDscDB::vcpu2_instructions[] =
{
    {
        "abs_gZ_gX",
        "abs GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7800000ull,
        0x1FFFFF00ull
    },
    {
        "addA_line1_aX_Is9",
        "addA.laddr AX, Is9",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x8200ull,
        0x78200ull
    },
    {
        "addA_line_aX_Is9",
        "addAA_line AX, Is9",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x8000ull,
        0x78000ull
    },
    {
        "addC_aY_aX_Is19",
        "addC AY, AX, IM19sR13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AY",
            "AY_imp_bits__54_50_",
            "AX",
            "AX_imp_bits__49_45_",
            "IM19sR13",
            "IM19sR13_imp_bits__42_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4500000000000000ull,
        0xEF80180000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32",
        "addDUCC_FIELDCOND GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "COND",
            "COND_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244000000000000ull,
        0xEFFDC00000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0",
        "addDUCC_FIELD GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244000000000000ull,
        0xEFFDFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0_add",
        "addUCC_FIELD GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244000000000000ull,
        0xEFFDFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0_gX_sp",
        "addDUCC_FIELD GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244038000000000ull,
        0xEFFDFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0_gX_sp_add",
        "addUCC_FIELD GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244038000000000ull,
        0xEFFDFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0_sp",
        "addDUCC_FIELD sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24403B800000000ull,
        0xEFFDFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0_sp_add",
        "addUCC_FIELD sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24403B800000000ull,
        0xEFFDFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0_sp_gY",
        "addDUCC_FIELD sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244003800000000ull,
        0xEFFDFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0_sp_gY_add",
        "addUCC_FIELD sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244003800000000ull,
        0xEFFDFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0_sp_sp",
        "addDUCC_FIELD sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24403B800000000ull,
        0xEFFDFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_cond0_sp_sp_add",
        "addUCC_FIELD sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24403B800000000ull,
        0xEFFDFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_0",
        "addD.al GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_1",
        "addD.cs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_10",
        "addD.le GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244240000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_11",
        "addD.lt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244280000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_12",
        "addD.ne GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_13",
        "addD.ls GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244300000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_14",
        "addD.vc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244340000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_15",
        "addD.cc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_16",
        "addD.hs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_17",
        "addD.nv GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_18",
        "addD.ucc.al GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_19",
        "addD.ucc.cs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_2",
        "addD.lo GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_20",
        "addD.ucc.lo GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_21",
        "addD.ucc.vs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246080000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_22",
        "addD.ucc.hi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_23",
        "addD.ucc.eq GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246100000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_24",
        "addD.ucc.ge GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246140000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_25",
        "addD.ucc.gt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246180000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_26",
        "addD.ucc.pl GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_27",
        "addD.ucc.mi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246200000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_28",
        "addD.ucc.le GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246240000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_29",
        "addD.ucc.lt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246280000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_3",
        "addD.vs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244080000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_30",
        "addD.ucc.ne GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_31",
        "addD.ucc.ls GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246300000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_32",
        "addD.ucc.vc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246340000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_33",
        "addD.ucc.cc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_34",
        "addD.ucc.hs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_35",
        "addD.ucc.nv GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_4",
        "addD.hi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_5",
        "addD.eq GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244100000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_6",
        "addD.ge GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244140000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_7",
        "addD.gt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244180000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_8",
        "addD.pl GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_9",
        "addD.mi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244200000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_0",
        "add.al GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_1",
        "add.cs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_10",
        "add.le GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244240000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_11",
        "add.lt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244280000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_12",
        "add.ne GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_13",
        "add.ls GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244300000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_14",
        "add.vc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244340000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_15",
        "add.cc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_16",
        "add.hs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_17",
        "add.nv GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_18",
        "add.ucc.al GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_19",
        "add.ucc.cs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_2",
        "add.lo GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_20",
        "add.ucc.lo GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_21",
        "add.ucc.vs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246080000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_22",
        "add.ucc.hi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_23",
        "add.ucc.eq GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246100000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_24",
        "add.ucc.ge GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246140000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_25",
        "add.ucc.gt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246180000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_26",
        "add.ucc.pl GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_27",
        "add.ucc.mi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246200000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_28",
        "add.ucc.le GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246240000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_29",
        "add.ucc.lt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246280000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_3",
        "add.vs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244080000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_30",
        "add.ucc.ne GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_31",
        "add.ucc.ls GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246300000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_32",
        "add.ucc.vc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246340000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_33",
        "add.ucc.cc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_34",
        "add.ucc.hs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_35",
        "add.ucc.nv GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_4",
        "add.hi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_5",
        "add.eq GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244100000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_6",
        "add.ge GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244140000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_7",
        "add.gt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244180000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_8",
        "add.pl GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_gY_add_9",
        "add.mi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244200000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_0",
        "addD.al GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244038000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_1",
        "addD.cs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_10",
        "addD.le GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244278000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_11",
        "addD.lt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_12",
        "addD.ne GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_13",
        "addD.ls GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244338000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_14",
        "addD.vc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244378000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_15",
        "addD.cc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_16",
        "addD.hs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_17",
        "addD.nv GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_18",
        "addD.ucc.al GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246038000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_19",
        "addD.ucc.cs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_2",
        "addD.lo GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_20",
        "addD.ucc.lo GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_21",
        "addD.ucc.vs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_22",
        "addD.ucc.hi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_23",
        "addD.ucc.eq GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246138000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_24",
        "addD.ucc.ge GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246178000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_25",
        "addD.ucc.gt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_26",
        "addD.ucc.pl GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_27",
        "addD.ucc.mi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246238000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_28",
        "addD.ucc.le GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246278000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_29",
        "addD.ucc.lt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_3",
        "addD.vs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_30",
        "addD.ucc.ne GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_31",
        "addD.ucc.ls GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246338000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_32",
        "addD.ucc.vc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246378000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_33",
        "addD.ucc.cc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_34",
        "addD.ucc.hs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_35",
        "addD.ucc.nv GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_4",
        "addD.hi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_5",
        "addD.eq GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244138000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_6",
        "addD.ge GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244178000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_7",
        "addD.gt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_8",
        "addD.pl GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_9",
        "addD.mi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244238000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_0",
        "add.al GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244038000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_1",
        "add.cs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_10",
        "add.le GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244278000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_11",
        "add.lt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_12",
        "add.ne GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_13",
        "add.ls GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244338000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_14",
        "add.vc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244378000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_15",
        "add.cc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_16",
        "add.hs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_17",
        "add.nv GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_18",
        "add.ucc.al GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246038000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_19",
        "add.ucc.cs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_2",
        "add.lo GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_20",
        "add.ucc.lo GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_21",
        "add.ucc.vs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_22",
        "add.ucc.hi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_23",
        "add.ucc.eq GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246138000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_24",
        "add.ucc.ge GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246178000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_25",
        "add.ucc.gt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_26",
        "add.ucc.pl GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_27",
        "add.ucc.mi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246238000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_28",
        "add.ucc.le GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246278000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_29",
        "add.ucc.lt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_3",
        "add.vs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_30",
        "add.ucc.ne GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_31",
        "add.ucc.ls GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246338000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_32",
        "add.ucc.vc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246378000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_33",
        "add.ucc.cc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_34",
        "add.ucc.hs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_35",
        "add.ucc.nv GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_4",
        "add.hi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_5",
        "add.eq GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244138000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_6",
        "add.ge GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244178000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_7",
        "add.gt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_8",
        "add.pl GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_gX_sp_add_9",
        "add.mi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244238000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_0",
        "addD.al sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24403B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_1",
        "addD.cs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24407B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_10",
        "addD.le sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24427B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_11",
        "addD.lt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_12",
        "addD.ne sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_13",
        "addD.ls sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24433B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_14",
        "addD.vc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24437B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_15",
        "addD.cc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_16",
        "addD.hs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_17",
        "addD.nv sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_18",
        "addD.ucc.al sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24603B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_19",
        "addD.ucc.cs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24607B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_2",
        "addD.lo sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24407B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_20",
        "addD.ucc.lo sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24607B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_21",
        "addD.ucc.vs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_22",
        "addD.ucc.hi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_23",
        "addD.ucc.eq sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24613B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_24",
        "addD.ucc.ge sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24617B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_25",
        "addD.ucc.gt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_26",
        "addD.ucc.pl sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_27",
        "addD.ucc.mi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24623B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_28",
        "addD.ucc.le sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24627B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_29",
        "addD.ucc.lt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_3",
        "addD.vs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_30",
        "addD.ucc.ne sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_31",
        "addD.ucc.ls sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24633B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_32",
        "addD.ucc.vc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24637B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_33",
        "addD.ucc.cc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_34",
        "addD.ucc.hs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_35",
        "addD.ucc.nv sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_4",
        "addD.hi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_5",
        "addD.eq sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24413B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_6",
        "addD.ge sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24417B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_7",
        "addD.gt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_8",
        "addD.pl sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_9",
        "addD.mi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24423B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_0",
        "add.al sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24403B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_1",
        "add.cs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24407B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_10",
        "add.le sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24427B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_11",
        "add.lt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_12",
        "add.ne sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_13",
        "add.ls sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24433B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_14",
        "add.vc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24437B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_15",
        "add.cc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_16",
        "add.hs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_17",
        "add.nv sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_18",
        "add.ucc.al sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24603B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_19",
        "add.ucc.cs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24607B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_2",
        "add.lo sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24407B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_20",
        "add.ucc.lo sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24607B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_21",
        "add.ucc.vs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_22",
        "add.ucc.hi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_23",
        "add.ucc.eq sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24613B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_24",
        "add.ucc.ge sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24617B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_25",
        "add.ucc.gt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_26",
        "add.ucc.pl sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_27",
        "add.ucc.mi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24623B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_28",
        "add.ucc.le sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24627B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_29",
        "add.ucc.lt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_3",
        "add.vs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_30",
        "add.ucc.ne sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_31",
        "add.ucc.ls sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24633B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_32",
        "add.ucc.vc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24637B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_33",
        "add.ucc.cc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_34",
        "add.ucc.hs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_35",
        "add.ucc.nv sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_4",
        "add.hi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_5",
        "add.eq sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24413B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_6",
        "add.ge sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24417B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_7",
        "add.gt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_8",
        "add.pl sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_add_9",
        "add.mi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24423B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_0",
        "addD.al sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244003800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_1",
        "addD.cs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_10",
        "addD.le sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244243800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_11",
        "addD.lt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244283800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_12",
        "addD.ne sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_13",
        "addD.ls sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244303800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_14",
        "addD.vc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244343800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_15",
        "addD.cc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_16",
        "addD.hs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_17",
        "addD.nv sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_18",
        "addD.ucc.al sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246003800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_19",
        "addD.ucc.cs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_2",
        "addD.lo sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_20",
        "addD.ucc.lo sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_21",
        "addD.ucc.vs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246083800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_22",
        "addD.ucc.hi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_23",
        "addD.ucc.eq sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246103800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_24",
        "addD.ucc.ge sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246143800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_25",
        "addD.ucc.gt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246183800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_26",
        "addD.ucc.pl sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_27",
        "addD.ucc.mi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246203800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_28",
        "addD.ucc.le sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246243800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_29",
        "addD.ucc.lt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246283800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_3",
        "addD.vs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244083800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_30",
        "addD.ucc.ne sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_31",
        "addD.ucc.ls sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246303800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_32",
        "addD.ucc.vc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246343800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_33",
        "addD.ucc.cc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_34",
        "addD.ucc.hs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_35",
        "addD.ucc.nv sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_4",
        "addD.hi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_5",
        "addD.eq sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244103800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_6",
        "addD.ge sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244143800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_7",
        "addD.gt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244183800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_8",
        "addD.pl sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_9",
        "addD.mi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244203800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_0",
        "add.al sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244003800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_1",
        "add.cs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_10",
        "add.le sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244243800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_11",
        "add.lt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244283800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_12",
        "add.ne sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_13",
        "add.ls sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244303800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_14",
        "add.vc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244343800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_15",
        "add.cc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_16",
        "add.hs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_17",
        "add.nv sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_18",
        "add.ucc.al sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246003800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_19",
        "add.ucc.cs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_2",
        "add.lo sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_20",
        "add.ucc.lo sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_21",
        "add.ucc.vs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246083800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_22",
        "add.ucc.hi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_23",
        "add.ucc.eq sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246103800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_24",
        "add.ucc.ge sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246143800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_25",
        "add.ucc.gt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246183800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_26",
        "add.ucc.pl sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_27",
        "add.ucc.mi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246203800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_28",
        "add.ucc.le sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246243800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_29",
        "add.ucc.lt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246283800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_3",
        "add.vs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244083800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_30",
        "add.ucc.ne sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_31",
        "add.ucc.ls sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246303800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_32",
        "add.ucc.vc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246343800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_33",
        "add.ucc.cc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_34",
        "add.ucc.hs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x246383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_35",
        "add.ucc.nv sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_4",
        "add.hi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_5",
        "add.eq sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244103800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_6",
        "add.ge sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244143800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_7",
        "add.gt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244183800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_8",
        "add.pl sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_gY_add_9",
        "add.mi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x244203800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_0",
        "addD.al sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24403B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_1",
        "addD.cs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24407B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_10",
        "addD.le sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24427B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_11",
        "addD.lt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_12",
        "addD.ne sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_13",
        "addD.ls sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24433B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_14",
        "addD.vc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24437B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_15",
        "addD.cc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_16",
        "addD.hs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_17",
        "addD.nv sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_18",
        "addD.ucc.al sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24603B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_19",
        "addD.ucc.cs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24607B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_2",
        "addD.lo sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24407B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_20",
        "addD.ucc.lo sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24607B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_21",
        "addD.ucc.vs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_22",
        "addD.ucc.hi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_23",
        "addD.ucc.eq sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24613B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_24",
        "addD.ucc.ge sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24617B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_25",
        "addD.ucc.gt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_26",
        "addD.ucc.pl sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_27",
        "addD.ucc.mi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24623B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_28",
        "addD.ucc.le sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24627B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_29",
        "addD.ucc.lt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_3",
        "addD.vs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_30",
        "addD.ucc.ne sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_31",
        "addD.ucc.ls sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24633B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_32",
        "addD.ucc.vc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24637B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_33",
        "addD.ucc.cc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_34",
        "addD.ucc.hs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_35",
        "addD.ucc.nv sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_4",
        "addD.hi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_5",
        "addD.eq sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24413B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_6",
        "addD.ge sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24417B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_7",
        "addD.gt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_8",
        "addD.pl sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_9",
        "addD.mi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24423B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_0",
        "add.al sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24403B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_1",
        "add.cs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24407B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_10",
        "add.le sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24427B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_11",
        "add.lt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_12",
        "add.ne sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2442FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_13",
        "add.ls sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24433B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_14",
        "add.vc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24437B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_15",
        "add.cc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_16",
        "add.hs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_17",
        "add.nv sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2443FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_18",
        "add.ucc.al sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24603B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_19",
        "add.ucc.cs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24607B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_2",
        "add.lo sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24407B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_20",
        "add.ucc.lo sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24607B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_21",
        "add.ucc.vs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_22",
        "add.ucc.hi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2460FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_23",
        "add.ucc.eq sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24613B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_24",
        "add.ucc.ge sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24617B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_25",
        "add.ucc.gt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_26",
        "add.ucc.pl sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2461FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_27",
        "add.ucc.mi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24623B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_28",
        "add.ucc.le sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24627B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_29",
        "add.ucc.lt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_3",
        "add.vs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_30",
        "add.ucc.ne sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2462FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_31",
        "add.ucc.ls sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24633B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_32",
        "add.ucc.vc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24637B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_33",
        "add.ucc.cc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_34",
        "add.ucc.hs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_35",
        "add.ucc.nv sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2463FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_4",
        "add.hi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2440FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_5",
        "add.eq sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24413B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_6",
        "add.ge sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24417B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_7",
        "add.gt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_8",
        "add.pl sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2441FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32_sp_sp_add_9",
        "add.mi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24423B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "addS_gZ_gX_gY",
        "addS GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6800000ull,
        0x1FFFF000ull
    },
    {
        "addS_gZ_gX_sp",
        "addS GZ, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6800E00ull,
        0x1FFFFF00ull
    },
    {
        "addS_gZ_sp_gY",
        "addS GZ, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x68000E0ull,
        0x1FFFF0F0ull
    },
    {
        "addS_gZ_sp_sp",
        "addS GZ, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6800EE0ull,
        0x1FFFFFF0ull
    },
    {
        "addS_sp_gX_gY",
        "addS sp, GX, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x680000Eull,
        0x1FFFF00Full
    },
    {
        "addS_sp_gX_sp",
        "addS sp, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6800E0Eull,
        0x1FFFFF0Full
    },
    {
        "addS_sp_sp_gY",
        "addS sp, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x68000EEull,
        0x1FFFF0FFull
    },
    {
        "addS_sp_sp_sp",
        "addS sp, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6800EEEull,
        0x1FFFFFFFull
    },
    {
        "addS_ucc_gZ_gX_gY",
        "addS.ucc GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6900000ull,
        0x1FFFF000ull
    },
    {
        "addS_ucc_gZ_gX_sp",
        "addS.ucc GZ, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6900E00ull,
        0x1FFFFF00ull
    },
    {
        "addS_ucc_gZ_sp_gY",
        "addS.ucc GZ, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x69000E0ull,
        0x1FFFF0F0ull
    },
    {
        "addS_ucc_gZ_sp_sp",
        "addS.ucc GZ, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6900EE0ull,
        0x1FFFFFF0ull
    },
    {
        "addS_ucc_s_gZ_Is16",
        "addSUCC_FIELD_S GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_S",
            "UCC_FIELD_S_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD100000ull,
        0x1FD00000ull
    },
    {
        "addS_ucc_s_gZ_Is16_add_s",
        "addUCC_FIELD_S GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_S",
            "UCC_FIELD_S_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD100000ull,
        0x1FD00000ull
    },
    {
        "addS_ucc_s_sp_Is16_addS_s",
        "addSUCC_FIELD_S sp, Is16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_S",
            "UCC_FIELD_S_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0xD10000Eull,
        0x1FD0000Full
    },
    {
        "addS_ucc_s_sp_Is16_add_s",
        "addUCC_FIELD_S sp, Is16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_S",
            "UCC_FIELD_S_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0xD10000Eull,
        0x1FD0000Full
    },
    {
        "addS_ucc_sp_gX_gY",
        "addS.ucc sp, GX, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x690000Eull,
        0x1FFFF00Full
    },
    {
        "addS_ucc_sp_gX_sp",
        "addS.ucc sp, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6900E0Eull,
        0x1FFFFF0Full
    },
    {
        "addS_ucc_sp_sp_gY",
        "addS.ucc sp, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x69000EEull,
        0x1FFFF0FFull
    },
    {
        "addS_ucc_sp_sp_sp",
        "addS.ucc sp, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6900EEEull,
        0x1FFFFFFFull
    },
    {
        "addS_ucc_z_gZ_Iu16",
        "addSUCC_FIELD_Z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_Z",
            "UCC_FIELD_Z_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD000000ull,
        0x1FD00000ull
    },
    {
        "addS_ucc_z_gZ_Iu16_add_z",
        "addUCC_FIELD_Z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_Z",
            "UCC_FIELD_Z_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD000000ull,
        0x1FD00000ull
    },
    {
        "addS_ucc_z_gZ_Iu16_sp",
        "addSUCC_FIELD_Z sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_Z",
            "UCC_FIELD_Z_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xD00000Eull,
        0x1FD0000Full
    },
    {
        "addS_ucc_z_gZ_Iu16_sp_add_z",
        "addUCC_FIELD_Z sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_Z",
            "UCC_FIELD_Z_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xD00000Eull,
        0x1FD0000Full
    },
    {
        "add_aX_aY_aZ",
        "add AX, AY, AZ",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "AY",
            "AY_imp_bits__9_5_",
            "AZ",
            "AZ_imp_bits__4_0_",
        },
        "",
        "",
        0x40000ull,
        0x78000ull
    },
    {
        "add_aY_sp_Is19",
        "add AY, sp, IM19sR13",
        64,
        opC,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AY",
            "AY_imp_bits__54_50_",
            "IM19sR13",
            "IM19sR13_imp_bits__42_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4500100000000000ull,
        0xEF83F80000000000ull
    },
    {
        "add_cc_gZ_H_H",
        "addCOND GZ, h, h",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6800CC0ull,
        0x1FF0FFF0ull
    },
    {
        "add_cc_gZ_H_gY",
        "addCOND GZ, h, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x68000C0ull,
        0x1FF0F0F0ull
    },
    {
        "add_cc_gZ_gX_H",
        "addCOND GZ, GX, h",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6800C00ull,
        0x1FF0FF00ull
    },
    {
        "add_cc_gZ_gX_gY",
        "addCONDUCC_FIELD GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6800000ull,
        0x1FE0F000ull
    },
    {
        "add_gZ_gX_gY",
        "add GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6800000ull,
        0x1FFFF000ull
    },
    {
        "add_gZ_gX_sp",
        "add GZ, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6800E00ull,
        0x1FFFFF00ull
    },
    {
        "add_gZ_sp_gY",
        "add GZ, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x68000E0ull,
        0x1FFFF0F0ull
    },
    {
        "add_gZ_sp_sp",
        "add GZ, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6800EE0ull,
        0x1FFFFFF0ull
    },
    {
        "add_line1_aX_Is9",
        "add.laddr AX, Is9",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x8200ull,
        0x78200ull
    },
    {
        "add_nco_k_Is11",
        "add nco_k, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x3000ull,
        0x1F800ull
    },
    {
        "add_sp_gX_gY",
        "add sp, GX, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x680000Eull,
        0x1FFFF00Full
    },
    {
        "add_sp_gX_sp",
        "add sp, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6800E0Eull,
        0x1FFFFF0Full
    },
    {
        "add_sp_sp_gY",
        "add sp, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x68000EEull,
        0x1FFFF0FFull
    },
    {
        "add_sp_sp_sp",
        "add sp, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6800EEEull,
        0x1FFFFFFFull
    },
    {
        "add_ucc_gZ_gX_gY",
        "add.ucc GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6900000ull,
        0x1FFFF000ull
    },
    {
        "add_ucc_gZ_gX_sp",
        "add.ucc GZ, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6900E00ull,
        0x1FFFFF00ull
    },
    {
        "add_ucc_gZ_sp_gY",
        "add.ucc GZ, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x69000E0ull,
        0x1FFFF0F0ull
    },
    {
        "add_ucc_gZ_sp_sp",
        "add.ucc GZ, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6900EE0ull,
        0x1FFFFFF0ull
    },
    {
        "add_ucc_sp_gX_gY",
        "add.ucc sp, GX, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x690000Eull,
        0x1FFFF00Full
    },
    {
        "add_ucc_sp_gX_sp",
        "add.ucc sp, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6900E0Eull,
        0x1FFFFF0Full
    },
    {
        "add_ucc_sp_sp_gY",
        "add.ucc sp, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x69000EEull,
        0x1FFFF0FFull
    },
    {
        "add_ucc_sp_sp_sp",
        "add.ucc sp, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6900EEEull,
        0x1FFFFFFFull
    },
    {
        "andD_gX_gY_I32",
        "andDCOND_AL GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "andD_gX_gY_I32_andD_gX_gY_I32",
        "andD GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "andD_gX_gY_I32_and_cc_gX_I32",
        "andCOND_AL GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "andD_gX_gY_I32_and_cc_gX_I32_sp_sp",
        "andCOND_AL sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C03B800000000ull,
        0xEFFFC3FC00000000ull
    },
    {
        "andD_gX_gY_I32_and_cc_gX_gY_I32",
        "andCOND_AL GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "andD_gX_gY_I32_and_cc_gX_gY_I32_gX_sp",
        "andCOND_AL GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C038000000000ull,
        0xEFFFC3C000000000ull
    },
    {
        "andD_gX_gY_I32_and_cc_gX_gY_I32_sp_gY",
        "andCOND_AL sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C003800000000ull,
        0xEFFFC03C00000000ull
    },
    {
        "andD_gX_gY_I32_and_cc_gX_gY_I32_sp_sp",
        "andCOND_AL sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C03B800000000ull,
        0xEFFFC3FC00000000ull
    },
    {
        "andD_gX_gY_I32_and_gX_I32",
        "and GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "andD_gX_gY_I32_and_gX_I32_sp_sp",
        "and sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C03B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "andD_gX_gY_I32_and_gX_gY_I32",
        "and GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "andD_gX_gY_I32_and_gX_gY_I32_gX_sp",
        "and GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C038000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "andD_gX_gY_I32_and_gX_gY_I32_sp_gY",
        "and sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C003800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "andD_gX_gY_I32_and_gX_gY_I32_sp_sp",
        "and sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24C03B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "andS_z_gX_Iu16",
        "andSZ GX, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Z",
            "Z_imp_bits__20_20_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x3000000ull,
        0x1FE00000ull
    },
    {
        "andS_z_gX_Iu16_sp",
        "andS sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x300000Eull,
        0x1FF0000Full
    },
    {
        "andS_z_gX_Iu16_z_sp",
        "andS.z sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0x310000Eull,
        0x1FF0000Full
    },
    {
        "and_H",
        "and H",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x300000Cull,
        0x1FFFFFFFull
    },
    {
        "and_cc_gZ_gX_gY",
        "andCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6E00000ull,
        0x1FF0F000ull
    },
    {
        "and_cc_gZ_gX_sp",
        "andCOND GZ, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6E00E00ull,
        0x1FF0FF00ull
    },
    {
        "and_cc_gZ_sp_gY",
        "andCOND GZ, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6E000E0ull,
        0x1FF0F0F0ull
    },
    {
        "and_cc_gZ_sp_sp",
        "andCOND GZ, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6E00EE0ull,
        0x1FF0FFF0ull
    },
    {
        "and_cc_sp_gX_gY",
        "andCOND sp, GX, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6E0000Eull,
        0x1FF0F00Full
    },
    {
        "and_cc_sp_gX_sp",
        "andCOND sp, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6E00E0Eull,
        0x1FF0FF0Full
    },
    {
        "and_cc_sp_sp_gY",
        "andCOND sp, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x6E000EEull,
        0x1FF0F0FFull
    },
    {
        "and_cc_sp_sp_sp",
        "andCOND sp, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
        },
        "",
        "",
        0x6E00EEEull,
        0x1FF0FFFFull
    },
    {
        "atan",
        "atan",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4ull,
        0x7ull
    },
    {
        "au_nop",
        "au_nop",
        4,
        opVau,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0xFull
    },
    {
        "bclr_cc_gZ_gY_gX",
        "bclrCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7400000ull,
        0x1FF0F000ull
    },
    {
        "bclr_gZ_gY_Iu5",
        "bclr GZ, GX, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7500000ull,
        0x1FFFE000ull
    },
    {
        "bclrip_Iu9_Iu5",
        "bclrip Iu9, Iu5",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "Iu5",
            "Iu5_imp_bits__4_0_",
        },
        "",
        "",
        0x3C0000ull,
        0x1FFE00E0ull
    },
    {
        "bclrip_Iu9_gX",
        "bclrip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x13C0000ull,
        0x1FFE00F0ull
    },
    {
        "bin2num_Rx",
        "bin2num RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x60ull,
        0x78ull
    },
    {
        "bset_gZ_gY_Iu5",
        "bset GZ, GX, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7100000ull,
        0x1FFFE000ull
    },
    {
        "bsetip_Iu9_Iu5",
        "bsetip Iu9, Iu5",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "Iu5",
            "Iu5_imp_bits__4_0_",
        },
        "",
        "",
        0x3E0000ull,
        0x1FFE00E0ull
    },
    {
        "bsetip_Iu9_gX",
        "bsetip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x13E0000ull,
        0x1FFE00F0ull
    },
    {
        "btst_gX_I",
        "btst GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
        },
        "",
        "",
        0x38000Full,
        0x1FFFE00Full
    },
    {
        "btstip_Iu9_Iu5",
        "btstip Iu9, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "Iu5",
            "Iu5_imp_bits__4_0_",
        },
        "",
        "",
        0x3A0000ull,
        0x1FFE00E0ull
    },
    {
        "btstip_Iu9_gX",
        "btstip Iu9, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x3A0080ull,
        0x1FFE00F0ull
    },
    {
        "clr_Rx_ld_Rx_zeros",
        "clr RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x50ull,
        0x78ull
    },
    {
        "clr_VRA",
        "clr.VRA",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7800ull,
        0x1FFFFull
    },
    {
        "clr_VRA_gX_gY",
        "clr.VRA GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x7980000ull,
        0x1FFFF00Full
    },
    {
        "clr_au",
        "clr.au",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0xFull
    },
    {
        "clr_g_Iu12",
        "clr.g Iu12",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu12",
            "Iu12_imp_bits__11_0_",
        },
        "",
        "",
        0x7E00000ull,
        0x1FFFF000ull
    },
    {
        "clrip_Iu9_Iu32",
        "clrip Iu9, IM32R11",
        64,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "Iu9",
            "Iu9_imp_bits__49_41_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x280003800000000ull,
        0xEFFC01FC00000000ull
    },
    {
        "clrip_Iu9_gX",
        "clrip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x13C0080ull,
        0x1FFE00F0ull
    },
    {
        "cmac",
        "cmac",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xAull,
        0xFull
    },
    {
        "cmac_sau",
        "cmac.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xBull,
        0xFull
    },
    {
        "cmad",
        "cmad",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0xFull
    },
    {
        "cmad_sau",
        "cmad.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7ull,
        0xFull
    },
    {
        "cmpD_gX_I32",
        "cmpDCOND_AL GX_SP, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GX_SP",
            "GX_SP_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x264000000000000ull,
        0xEFFFC03C00000000ull
    },
    {
        "cmpD_gX_I32_cmpD_cc_sp",
        "cmpDCOND_AL sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x264038000000000ull,
        0xEFFFC3FC00000000ull
    },
    {
        "cmpD_gX_I32_cmpD_sp",
        "cmpD sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x264038000000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "cmpD_gX_I32_cmp_cc_sp",
        "cmpCOND_AL sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x264038000000000ull,
        0xEFFFC3FC00000000ull
    },
    {
        "cmpD_gX_I32_cmp_sp",
        "cmp sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x264038000000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "cmpS_s_gZ_Is16",
        "cmpS.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC300000ull,
        0x1FF00000ull
    },
    {
        "cmpS_s_gZ_Is16_cmp",
        "cmp GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC300000ull,
        0x1FF00000ull
    },
    {
        "cmpS_s_gZ_Is16_cmp_s",
        "cmp.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC300000ull,
        0x1FF00000ull
    },
    {
        "cmpS_z_gZ_Iu16",
        "cmpS.z GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xC200000ull,
        0x1FF00000ull
    },
    {
        "cmpS_z_gZ_Iu16_cmpS_sp",
        "cmpS.z sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xC20000Eull,
        0x1FF0000Full
    },
    {
        "cmpS_z_gZ_Iu16_cmp_sp",
        "cmp sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xC20000Eull,
        0x1FF0000Full
    },
    {
        "cmpS_z_gZ_Iu16_cmp_z_sp",
        "cmp.z sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xC20000Eull,
        0x1FF0000Full
    },
    {
        "cmp_aX_Iu19",
        "cmp AX, IM19R13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AX",
            "AX_imp_bits__54_50_",
            "IM19R13",
            "IM19R13_imp_bits__42_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4580000000000000ull,
        0xEF83F80000000000ull
    },
    {
        "cmp_cc_gX_gY",
        "cmpCOND GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6A0000Full,
        0x1FF0F00Full
    },
    {
        "cmp_cc_gX_sp",
        "cmpCOND GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6A00E0Full,
        0x1FF0FF0Full
    },
    {
        "cmp_cc_sp_gY",
        "cmpCOND sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x6A000EFull,
        0x1FF0F0FFull
    },
    {
        "cmp_cc_sp_sp",
        "cmpCOND sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
        },
        "",
        "",
        0x6A00EEFull,
        0x1FF0FFFFull
    },
    {
        "cmp_gX_gY",
        "cmpCOND GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6A0000Full,
        0x1FF0F00Full
    },
    {
        "dif_sau",
        "dif.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xDull,
        0xFull
    },
    {
        "div_s_cc_gZ_gX_gY",
        "divUNSIGN_SIGNCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6200000ull,
        0x1FE0F000ull
    },
    {
        "div_s_cc_gZ_gX_gY_signed",
        "div.s GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6300000ull,
        0x1FFFF000ull
    },
    {
        "div_s_cc_gZ_gX_gY_unsigned",
        "div GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6200000ull,
        0x1FFFF000ull
    },
    {
        "div_s_gZ_Is16",
        "div.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC500000ull,
        0x1FF00000ull
    },
    {
        "div_s_gZ_Is16_div",
        "div GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC500000ull,
        0x1FF00000ull
    },
    {
        "div_z_gZ_Iu16",
        "div.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC400000ull,
        0x1FF00000ull
    },
    {
        "div_z_gZ_Iu16_div",
        "div GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC400000ull,
        0x1FF00000ull
    },
    {
        "done",
        "done",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x40000000000000ull,
        0xEFFFFFFFFFFFFFFCull
    },
    {
        "fa0to1_Iu2",
        "fa0to1 Iu2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2",
            "Iu2_imp_bits__1_0_",
        },
        "",
        "",
        0x3800ull,
        0x1FFFCull
    },
    {
        "ff0to1_gZ_gX",
        "ff0to1 GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7AC0000ull,
        0x1FFFFF00ull
    },
    {
        "ff1_gZ_gX",
        "ff1 GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7A00000ull,
        0x1FFFFF00ull
    },
    {
        "ff1to0_gZ_gX",
        "ff1to0 GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7BC0000ull,
        0x1FFFFF00ull
    },
    {
        "fill_d_rV_gX",
        "fill.d [rV], GXY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GXY",
            "GXY_imp_bits__3_0_",
        },
        "",
        "",
        0x9D80ull,
        0x1FFF0ull
    },
    {
        "fill_h_rV_gX",
        "fill.h [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9D00ull,
        0x1FFF0ull
    },
    {
        "fill_q_rV_gX",
        "fill.q [rV], GXYZT",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GXYZT",
            "GXYZT_imp_bits__3_0_",
        },
        "",
        "",
        0x9980ull,
        0x1FFF0ull
    },
    {
        "fill_w_rV_gX",
        "fill.w [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9900ull,
        0x1FFF0ull
    },
    {
        "fix2float_gX_gY",
        "fix2float GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB000ull,
        0x1FF00ull
    },
    {
        "float2fix_gX_gY",
        "float2fix GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB400ull,
        0x1FF00ull
    },
    {
        "floathptofloatsp_gX_gY",
        "floathptofloatsp GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB200ull,
        0x1FF00ull
    },
    {
        "floatsptofloathp_gX_gY",
        "floatsptofloathp GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB600ull,
        0x1FF00ull
    },
    {
        "floatsptohfix_gX_gY",
        "floatsptohfix GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB500ull,
        0x1FF00ull
    },
    {
        "floatx2n_gX_I32",
        "floatx2n GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x260000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "floatx2n_gX_gY",
        "floatx2n GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA000ull,
        0x1FF00ull
    },
    {
        "floatx2n_gX_gY_I32",
        "floatx2n GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x260000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "fnop",
        "fnop",
        64,
        FNOP,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x6000000000000000ull,
        0xEFFFFFFFFFFFFFFCull
    },
    {
        "fns_gZ_gX",
        "fns GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7B00000ull,
        0x1FFFFF00ull
    },
    {
        "hfixtofloatsp_gX_gY",
        "hfixtofloatsp GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB100ull,
        0x1FF00ull
    },
    {
        "jmp_au_Iu25",
        "jmpC_au LI25R8",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "LI25R8",
            "LI25R8_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4270000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "jmp_au_gX",
        "jmpC_au GX",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "GX",
            "GX_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x42F0000000000000ull,
        0xEFF9C3FFFF000000ull
    },
    {
        "jmp_au_pc_Is25",
        "jmpC_au [pc+Is25]",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "Is25",
            "Is25_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4370000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "jmp_au_pc_Is25_zero",
        "jmpC_au [pc]",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4370000000000000ull,
        0xEFF9FFFFFF000000ull
    },
    {
        "jmp_cc_Iu25",
        "jmpC_cc LI25R8",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "LI25R8",
            "LI25R8_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4240000000000000ull,
        0xEFE0000000000000ull
    },
    {
        "jmp_cc_au_gX",
        "jmpC_au [pc+GX]",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "GX",
            "GX_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x43F0000000000000ull,
        0xEFF9C3FFFF000000ull
    },
    {
        "jmp_cc_gX",
        "jmpC_cc GX",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "GX",
            "GX_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x42C0000000000000ull,
        0xEFE1C3FFFF000000ull
    },
    {
        "jmp_cc_pc_Is25",
        "jmpC_cc [pc+Is25]",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "Is25",
            "Is25_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4340000000000000ull,
        0xEFE0000000000000ull
    },
    {
        "jmp_cc_pc_Is25_zero",
        "jmpC_cc [pc]",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4340000000000000ull,
        0xEFE1FFFFFF000000ull
    },
    {
        "jmp_cc_pc_gX",
        "jmpC_cc [pc+GX]",
        64,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "GX",
            "GX_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x43C0000000000000ull,
        0xEFE1C3FFFF000000ull
    },
    {
        "jsr_au_Iu25",
        "jsrC_au LI25R8",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "LI25R8",
            "LI25R8_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4230000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "jsr_au_gX",
        "jsrC_au GX",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "GX",
            "GX_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x42B0000000000000ull,
        0xEFF9C3FFFF000000ull
    },
    {
        "jsr_au_pc_Is25",
        "jsrC_au [pc+Is25]",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "Is25",
            "Is25_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4330000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "jsr_au_pc_Is25_zero",
        "jsrC_au [pc]",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4330000000000000ull,
        0xEFF9FFFFFF000000ull
    },
    {
        "jsr_au_pc_gX",
        "jsrC_au [pc+GX]",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "GX",
            "GX_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x43B0000000000000ull,
        0xEFF9C3FFFF000000ull
    },
    {
        "jsr_cc_Iu25",
        "jsrC_cc LI25R8",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "LI25R8",
            "LI25R8_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4200000000000000ull,
        0xEFE0000000000000ull
    },
    {
        "jsr_cc_gX",
        "jsrC_cc GX",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "GX",
            "GX_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4280000000000000ull,
        0xEFE1C3FFFF000000ull
    },
    {
        "jsr_cc_pc_Is25",
        "jsrC_cc [pc+Is25]",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "Is25",
            "Is25_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4300000000000000ull,
        0xEFE0000000000000ull
    },
    {
        "jsr_cc_pc_Is25_zero",
        "jsrC_cc [pc]",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4300000000000000ull,
        0xEFE1FFFFFF000000ull
    },
    {
        "jsr_cc_pc_gX",
        "jsrC_cc [pc+GX]",
        64,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "GX",
            "GX_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4380000000000000ull,
        0xEFE1C3FFFF000000ull
    },
    {
        "ldA_line_aX_is9",
        "ldAA_line [AXG]+Is9",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x10000ull,
        0x78000ull
    },
    {
        "ldA_line_aX_is9_line1_plus",
        "ldA.laddr [AXG]+Is9",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x10200ull,
        0x78200ull
    },
    {
        "ldB_Rx",
        "ldB RX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RX",
            "RX_imp_bits__2_0_",
        },
        "",
        "",
        0x8000ull,
        0x1FFF8ull
    },
    {
        "ldB_Rx_opB",
        "ld RX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RX",
            "RX_imp_bits__2_0_",
        },
        "",
        "",
        0x8000ull,
        0x1FFF8ull
    },
    {
        "ldC_agX_Is18",
        "ldC [AXG]+Is18",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4610000000000000ull,
        0xEFF83C0000000000ull
    },
    {
        "ldC_agY_spIs18",
        "ldC AYG, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4660000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "ldC_agY_spIs18_zero",
        "ldC AYG, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4660000000000000ull,
        0xEFFF83FFFF000000ull
    },
    {
        "ldC_gY_aXIs18",
        "ldC GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4640000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldC_gY_aXIs18_zero",
        "ldC GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4640000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldC_gY_aX_Is18",
        "ldC GY, [AXG]+Is18",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4630000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldC_u_agY_spIs18",
        "ldC.u AYG, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4670000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "ldC_u_agY_spIs18_zero",
        "ldC.u AYG, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4670000000000000ull,
        0xEFFF83FFFF000000ull
    },
    {
        "ldC_u_gY_aXIs18",
        "ldC.u GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4650000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldC_u_gY_aXIs18_zero",
        "ldC.u GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4650000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldS_GX_AY_Is9",
        "ldSLINE1b GX, [AYG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x800000ull,
        0x1FEC0000ull
    },
    {
        "ldS_GX_AY_Is9_line0_zero",
        "ldS GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x800000ull,
        0x1FFC1FF0ull
    },
    {
        "ldS_GX_AY_Is9_line1_plus",
        "ldS.laddr GX, [AYG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x900000ull,
        0x1FFC0000ull
    },
    {
        "ldS_GX_AY_Is9_line1_zero",
        "ldS.laddr GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x900000ull,
        0x1FFC1FF0ull
    },
    {
        "ldS_GX_AY_u_Is9",
        "ldLINE1b GX, [AYG]+Is9",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x8C0000ull,
        0x1FEC0000ull
    },
    {
        "ldS_GX_AY_u_Is9_line1_plus",
        "ldS.laddr GX, [AYG]+Is9",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9C0000ull,
        0x1FFC0000ull
    },
    {
        "ldS_gX_sp_Is10",
        "ldS GX, [sp+Is10]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1FFFC000ull
    },
    {
        "ldS_gX_sp_Is10_zero",
        "ldS GX, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1FFFFFF0ull
    },
    {
        "ldS_u_GX_AY_Is9",
        "ldLINE1b.u GX, [AYG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x840000ull,
        0x1FEC0000ull
    },
    {
        "ldS_u_GX_AY_Is9_line0_zero",
        "ldS.u GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x840000ull,
        0x1FFC1FF0ull
    },
    {
        "ldS_u_GX_AY_Is9_line1_plus",
        "ldS.laddr.u GX, [AYG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x940000ull,
        0x1FFC0000ull
    },
    {
        "ldS_u_GX_AY_Is9_line1_zero",
        "ldS.laddr.u GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x940000ull,
        0x1FFC1FF0ull
    },
    {
        "ldS_u_gX_sp_Is10",
        "ldS.u GX, [sp+Is10]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x440000ull,
        0x1FFFC000ull
    },
    {
        "ldS_u_gX_sp_Is_zero",
        "ldS.u GX, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x440000ull,
        0x1FFFFFF0ull
    },
    {
        "ld_H_AY_Is9",
        "ld h, [AYG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
        },
        "",
        "",
        0x80000Cull,
        0x1FFC000Full
    },
    {
        "ld_H_AY_Is9_zero",
        "ld h, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0x80000Cull,
        0x1FFC1FFFull
    },
    {
        "ld_H_Iu19_HI",
        "ld H, IM19R5",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5_imp_bits__22_4_",
        },
        "",
        "",
        0x800000Cull,
        0x1F80000Full
    },
    {
        "ld_H_Iu19_LO",
        "ld H, IM19R4",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4_imp_bits__22_4_",
        },
        "",
        "",
        0x800000Cull,
        0x1F80000Full
    },
    {
        "ld_H_aX_aY",
        "ld h, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x180000Cull,
        0x1FEC1E0Full
    },
    {
        "ld_H_aX_aY_minus",
        "ld h, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x190000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_H_aX_aY_plus",
        "ld h, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x180000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_H_sp_Is10",
        "ld h, [sp+Is10]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
        },
        "",
        "",
        0x40000Cull,
        0x1FFFC00Full
    },
    {
        "ld_H_sp_Is10_zero",
        "ld h, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x40000Cull,
        0x1FFFFFFFull
    },
    {
        "ld_Rx_h2h",
        "ld.h2h RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x18ull,
        0x78ull
    },
    {
        "ld_Rx_h2l",
        "ld.h2l RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x30ull,
        0x78ull
    },
    {
        "ld_Rx_h2l_l2h",
        "ld.h2l_l2h RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x20ull,
        0x78ull
    },
    {
        "ld_Rx_l2h",
        "ld.l2h RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x38ull,
        0x78ull
    },
    {
        "ld_Rx_l2h_h2l",
        "ld.l2h_h2l RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x28ull,
        0x78ull
    },
    {
        "ld_Rx_l2l",
        "ld.l2l RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x10ull,
        0x78ull
    },
    {
        "ld_Rx_nop",
        "ld_Rx_nop",
        7,
        opVld,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7Full
    },
    {
        "ld_Rx_normal",
        "ld.normal RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x8ull,
        0x78ull
    },
    {
        "ld_Rx_replace_h",
        "ld.replace_h RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x40ull,
        0x78ull
    },
    {
        "ld_Rx_replace_l",
        "ld.replace_l RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x48ull,
        0x78ull
    },
    {
        "ld_aX_aY",
        "ld [AXG]A_subAYG",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
        },
        "",
        "",
        0x28000ull,
        0x7800Full
    },
    {
        "ld_br_aX_aY",
        "ld.br [AXG]A_subAYG",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
        },
        "",
        "",
        0x28008ull,
        0x7800Full
    },
    {
        "ld_gX_sp_Is10",
        "ld GX, [sp+Is10]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1FFFC000ull
    },
    {
        "ld_gX_sp_Is10_zero",
        "ld GX, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1FFFFFF0ull
    },
    {
        "ld_gY_aXIs18",
        "ld GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4640000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ld_gY_aXIs18_zero",
        "ld GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4640000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ld_gY_aX_Is18",
        "ld GY, [AXG]+Is18",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4630000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ld_gY_spIs18",
        "ld AYG, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4660000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "ld_gY_spIs18_zero",
        "ld AYG, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4660000000000000ull,
        0xEFFF83FFFF000000ull
    },
    {
        "ld_gZ_Iu19_opS_HI",
        "ld GZ, IM19R5",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x8000000ull,
        0x1F800000ull
    },
    {
        "ld_gZ_Iu19_opS_LO",
        "ld GZ, IM19R4",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x8000000ull,
        0x1F800000ull
    },
    {
        "ld_gZ_aX_aY",
        "ld GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1800000ull,
        0x1FEC1E00ull
    },
    {
        "ld_gZ_aX_aY_minus",
        "ld GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1900000ull,
        0x1FFC1E00ull
    },
    {
        "ld_gZ_aX_aY_plus",
        "ld GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1800000ull,
        0x1FFC1E00ull
    },
    {
        "ld_qam_Rx",
        "ld.qam RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x58ull,
        0x78ull
    },
    {
        "ld_u_H_AY_Is9",
        "ld.u h, [AYG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
        },
        "",
        "",
        0x84000Cull,
        0x1FFC000Full
    },
    {
        "ld_u_H_AY_Is9_zero",
        "ld.u h, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0x84000Cull,
        0x1FFC1FFFull
    },
    {
        "ld_u_H_AY_u_Is9",
        "ld h, [AYG]+Is9",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
        },
        "",
        "",
        0x8C000Cull,
        0x1FFC000Full
    },
    {
        "ld_u_H_aX_aY",
        "ld.u h, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x184000Cull,
        0x1FEC1E0Full
    },
    {
        "ld_u_H_aX_aY_minus",
        "ld.u h, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x194000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_H_aX_aY_plus",
        "ld.u h, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x184000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_H_aX_u_aY",
        "ld h, [AXG]AAsubAMAYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x18C000Cull,
        0x1FEC1E0Full
    },
    {
        "ld_u_H_aX_u_aY_minus",
        "ld h, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x19C000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_H_aX_u_aY_plus",
        "ld h, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x18C000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_H_sp_Is10",
        "ld.u h, [sp+Is10]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
        },
        "",
        "",
        0x44000Cull,
        0x1FFFC00Full
    },
    {
        "ld_u_H_sp_Is10_zero",
        "ld.u h, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x44000Cull,
        0x1FFFFFFFull
    },
    {
        "ld_u_gX_sp_Is10",
        "ld.u GX, [sp+Is10]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x440000ull,
        0x1FFFC000ull
    },
    {
        "ld_u_gX_sp_Is_plus",
        "ld.u GX, [sp+Is10]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x440000ull,
        0x1FFFC000ull
    },
    {
        "ld_u_gX_sp_Is_zero",
        "ld.u GX, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x440000ull,
        0x1FFFFFF0ull
    },
    {
        "ld_u_gY_aXIs18",
        "ld.u GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4650000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ld_u_gY_aXIs18_zero",
        "ld.u GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4650000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ld_u_gY_spIs18",
        "ld.u AYG, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4670000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "ld_u_gY_spIs18_zero",
        "ld.u AYG, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4670000000000000ull,
        0xEFFF83FFFF000000ull
    },
    {
        "ld_u_gZ_aX_aY_u",
        "ld.u GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1840000ull,
        0x1FEC1E00ull
    },
    {
        "ld_u_gZ_aX_aY_u_minus",
        "ld.u GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1940000ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_gZ_aX_aY_u_plus",
        "ld.u GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1840000ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_gZ_aX_u_aY",
        "ld GZ, [AXG]AAsubAMAYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x18C0000ull,
        0x1FEC1E00ull
    },
    {
        "ld_u_gZ_aX_u_aY_minus",
        "ld GZ, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x19C0000ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_gZ_aX_u_aY_plus",
        "ld GZ, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x18C0000ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_x2_gZ_aX_aY_u",
        "ld.u.x2 GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1840200ull,
        0x1FEC1E00ull
    },
    {
        "ld_u_x2_gZ_aX_aY_u_minus",
        "ld.u.x2 GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1940200ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_x2_gZ_aX_aY_u_plus",
        "ld.u.x2 GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1840200ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_x2_gZ_aX_u_aY",
        "ld.x2 GZ, [AXG]AAsubAMAYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x18C0200ull,
        0x1FEC1E00ull
    },
    {
        "ld_u_x2_gZ_aX_u_aY_minus",
        "ld.x2 GZ, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x19C0200ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_x2_gZ_aX_u_aY_plus",
        "ld.x2 GZ, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x18C0200ull,
        0x1FFC1E00ull
    },
    {
        "ld_x2_gZ_aX_aY",
        "ld.x2 GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1800200ull,
        0x1FEC1E00ull
    },
    {
        "ld_x2_gZ_aX_aY_minus",
        "ld.x2 GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1900200ull,
        0x1FFC1E00ull
    },
    {
        "ld_x2_gZ_aX_aY_plus",
        "ld.x2 GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1800200ull,
        0x1FFC1E00ull
    },
    {
        "ldhC_gY_aXIs18",
        "ldhC GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46C0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldhC_gY_aXIs18_zero",
        "ldhC GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46C0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldhC_gY_aX_Is18",
        "ldhC GY, [AXG]+Is18",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4690000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldhC_gY_spIs18",
        "ldhC GY, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46C8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldhC_gY_spIs18_zero",
        "ldhC GY, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46C8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "ldhC_gY_sp_Is18",
        "ldhC GY, [sp]+Is18",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4698000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldhC_s_gY_aXIs18",
        "ldhC.s GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46E0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldhC_s_gY_aXIs18_zero",
        "ldhC.s GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46E0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldhC_s_gY_aX_Is18",
        "ldhC.s GY, [AXG]+Is18",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46B0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldhC_s_gY_spIs18",
        "ldhC.s GY, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46E8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldhC_s_gY_spIs18_zero",
        "ldhC.s GY, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46E8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "ldhC_s_gY_sp_Is18",
        "ldhC.s GY, [sp]+Is18",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46B8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldhC_u_gY_aXIs18",
        "ldhC.u GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46D0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldhC_u_gY_aXIs18_zero",
        "ldhC.u GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46D0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldhC_u_gY_spIs18",
        "ldhC.u GY, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46D8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldhC_u_gY_spIs18_zero",
        "ldhC.u GY, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46D8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "ldhC_u_s_gY_aXIs18",
        "ldhC.u.s GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46F0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldhC_u_s_gY_aXIs18_zero",
        "ldhC.u.s GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46F0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldhC_u_s_gY_spIs18",
        "ldhC.u.s GY, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46F8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldhC_u_s_gY_spIs18_zero",
        "ldhC.u.s GY, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46F8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "ldh_gY_aXIs18",
        "ldh GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46C0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldh_gY_aXIs18_zero",
        "ldh GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46C0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldh_gY_aX_Is18",
        "ldh GY, [AXG]+Is18",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4690000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldh_gY_spIs18",
        "ldh GY, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46C8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldh_gY_spIs18_zero",
        "ldh GY, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46C8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "ldh_gY_sp_Is18",
        "ldh GY, [sp]+Is18",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4698000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldh_s_gY_aXIs18",
        "ldh.s GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46E0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldh_s_gY_aXIs18_zero",
        "ldh.s GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46E0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldh_s_gY_aX_Is18",
        "ldh.s GY, [AXG]+Is18",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46B0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldh_s_gY_aX_u_Is9",
        "ldhLINE1bsex GZ, [AXG]+Is9",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD8C0000ull,
        0x1FAC0000ull
    },
    {
        "ldh_s_gY_aX_u_Is9_line1_plus",
        "ldhS.laddr GZ, [AXG]+Is9",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD9C0000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gY_aX_u_Is9_line1_plus_sign",
        "ldhS.laddr.s GZ, [AXG]+Is9",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDDC0000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gY_spIs18",
        "ldh.s GY, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46E8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldh_s_gY_spIs18_zero",
        "ldh.s GY, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46E8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "ldh_s_gY_sp_Is18",
        "ldh.s GY, [sp]+Is18",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46B8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldh_s_gZ_I_HI",
        "ldhUNSIGN_SIGN GZ, IM19R5",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__23_23_",
            "IM19R5",
            "IM19R5_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x9000000ull,
        0x1F000000ull
    },
    {
        "ldh_s_gZ_I_LO",
        "ldhUNSIGN_SIGN GZ, IM19R4",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__23_23_",
            "IM19R4",
            "IM19R4_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x9000000ull,
        0x1F000000ull
    },
    {
        "ldh_s_gZ_I_sign_HI",
        "ldh.s GZ, IM19R5",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x9800000ull,
        0x1F800000ull
    },
    {
        "ldh_s_gZ_I_sign_LO",
        "ldh.s GZ, IM19R4",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x9800000ull,
        0x1F800000ull
    },
    {
        "ldh_s_gZ_I_unsign_HI",
        "ldh GZ, IM19R5",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x9000000ull,
        0x1F800000ull
    },
    {
        "ldh_s_gZ_I_unsign_LO",
        "ldh GZ, IM19R4",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x9000000ull,
        0x1F800000ull
    },
    {
        "ldh_s_gZ_aX_Is9",
        "ldhLINE1bsex GZ, [AXG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD800000ull,
        0x1FAC0000ull
    },
    {
        "ldh_s_gZ_aX_Is9_line0_zero",
        "ldhS GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD800000ull,
        0x1FFC1FF0ull
    },
    {
        "ldh_s_gZ_aX_Is9_line0_zero_sign",
        "ldhS.s GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDC00000ull,
        0x1FFC1FF0ull
    },
    {
        "ldh_s_gZ_aX_Is9_line1_plus",
        "ldhS.laddr GZ, [AXG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD900000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gZ_aX_Is9_line1_plus_sign",
        "ldhS.laddr.s GZ, [AXG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDD00000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gZ_aX_Is9_line1_zero",
        "ldhS.laddr GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD900000ull,
        0x1FFC1FF0ull
    },
    {
        "ldh_s_gZ_aX_Is9_line1_zero_sign",
        "ldhS.laddr.s GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDD00000ull,
        0x1FFC1FF0ull
    },
    {
        "ldh_s_gZ_aX_aY",
        "ldhsex GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF800000ull,
        0x1FAC1E00ull
    },
    {
        "ldh_s_gZ_aX_aY_minus",
        "ldh GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF900000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_s_gZ_aX_aY_s",
        "ldh.s GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFC00000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_s_gZ_aX_aY_s_minus",
        "ldh.s GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFD00000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_s_gZ_aX_aY_unsign",
        "ldh GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF800000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_gY_aXIs18",
        "ldh.u GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46D0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldh_u_gY_aXIs18_zero",
        "ldh.u GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46D0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldh_u_gY_spIs18",
        "ldh.u GY, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46D8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldh_u_gY_spIs18_zero",
        "ldh.u GY, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46D8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "ldh_u_s_gY_aXIs18",
        "ldh.u.s GY, [AXG+Is18]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46F0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "ldh_u_s_gY_aXIs18_zero",
        "ldh.u.s GY, [AXG]",
        64,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46F0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "ldh_u_s_gY_aX_Is9",
        "ldhLINE1b.usex GZ, [AXG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD840000ull,
        0x1FAC0000ull
    },
    {
        "ldh_u_s_gY_aX_Is9_line0_zero",
        "ldhS.u GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD840000ull,
        0x1FFC1FF0ull
    },
    {
        "ldh_u_s_gY_aX_Is9_line0_zero_sign",
        "ldhS.u.s GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDC40000ull,
        0x1FFC1FF0ull
    },
    {
        "ldh_u_s_gY_aX_Is9_line1_plus",
        "ldhS.laddr.u GZ, [AXG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD940000ull,
        0x1FFC0000ull
    },
    {
        "ldh_u_s_gY_aX_Is9_line1_plus_sign",
        "ldhS.laddr.u.s GZ, [AXG+Is9]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDD40000ull,
        0x1FFC0000ull
    },
    {
        "ldh_u_s_gY_aX_Is9_line1_zero",
        "ldhS.laddr.u GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD940000ull,
        0x1FFC1FF0ull
    },
    {
        "ldh_u_s_gY_aX_Is9_line1_zero_sign",
        "ldhS.laddr.u.s GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDD40000ull,
        0x1FFC1FF0ull
    },
    {
        "ldh_u_s_gY_spIs18",
        "ldh.u.s GY, [sp+Is18]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46F8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "ldh_u_s_gY_spIs18_zero",
        "ldh.u.s GY, [sp]",
        64,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x46F8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "ldh_u_s_gZ_aX_aY",
        "ldh.u sex, GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF840000ull,
        0x1FAC1E00ull
    },
    {
        "ldh_u_s_gZ_aX_aY_minus",
        "ldh.u GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF940000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_gZ_aX_aY_s",
        "ldh.u.s GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFC40000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_gZ_aX_aY_s_minus",
        "ldh.u.s GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFD40000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_gZ_aX_aY_unsign",
        "ldh.u GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF840000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_u_gZ_aX_aY",
        "ldhsex GZ, [AXG]AAsubAMAYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF8C0000ull,
        0x1FAC1E00ull
    },
    {
        "ldh_u_s_u_gZ_aX_aY_minus",
        "ldh GZ, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF9C0000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_u_gZ_aX_aY_s",
        "ldh.s GZ, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFCC0000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_u_gZ_aX_aY_s_minus",
        "ldh.s GZ, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFDC0000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_u_gZ_aX_aY_unsign",
        "ldh GZ, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF8C0000ull,
        0x1FFC1E00ull
    },
    {
        "ldm",
        "ldm STM_G0(MASK_32)STM_G1(MASK_32 >> 1)STM_G2(MASK_32 >> 2)STM_G3(MASK_32 >> 3)STM_G4(MASK_32 >> 4)STM_G5(MASK_32 >> 5)STM_G6(MASK_32 >> 6)STM_G7(MASK_32 >> 7)STM_G8(MASK_32 >> 8)STM_G9(MASK_32 >> 9)STM_G10(MASK_32 >> 10)STM_G11(MASK_32 >> 11)STM_A0(MASK_32 >> 12)STM_A1(MASK_32 >> 13)STM_A2(MASK_32 >> 14)STM_A3(MASK_32 >> 15)STM_A4(MASK_32 >> 16)STM_A5(MASK_32 >> 17)STM_A6(MASK_32 >> 18)STM_A7(MASK_32 >> 19)STM_A8(MASK_32 >> 20)STM_A9(MASK_32 >> 21)STM_A10(MASK_32 >> 22)STM_A11(MASK_32 >> 23)STM_A12(MASK_32 >> 24)STM_A13(MASK_32 >> 25)STM_A14(MASK_32 >> 26)STM_A15(MASK_32 >> 27)STM_A16(MASK_32 >> 28)STM_A17(MASK_32 >> 29)STM_A18(MASK_32 >> 30)STM_A19(MASK_32 >> 31),  [sp+Is16]",
        64,
        opD,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "Is16",
            "Is16_imp_bits__49_34_",
            "MASK_32",
            "MASK_32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x300000000000000ull,
        0xEFFC000000000000ull
    },
    {
        "ldm_Iu5_sp_Is10",
        "ldm LDM_STM_rSt(MASK_5), LDM_STM_rV(MASK_5 >> 1), LDM_STM_rS2(MASK_5 >> 2), LDM_STM_rS1(MASK_5 >> 3), LDM_STM_rS0(MASK_5 >> 4), [sp+Is10]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__14_5_",
            "MASK_5",
            "MASK_5_imp_bits__4_0_",
        },
        "",
        "",
        0x2400000ull,
        0x1FFF8000ull
    },
    {
        "lfsr_gX_gY",
        "lfsr GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA800ull,
        0x1FF00ull
    },
    {
        "lfsr_gX_gY_Iu32",
        "lfsr GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x268000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "log2_gZ_gX",
        "log2 GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7900000ull,
        0x1FFFFF00ull
    },
    {
        "loop_begin",
        "loop_begin",
        2,
        opZ,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x3ull
    },
    {
        "loop_break_au_Iu25",
        "loop_breakC_au LI25R8",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "LI25R8",
            "LI25R8_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
        },
        "",
        "",
        0x4270000000000003ull,
        0xEFF8000000000003ull
    },
    {
        "loop_break_cc_Iu25",
        "loop_breakC_cc LI25R8",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "LI25R8",
            "LI25R8_imp_bits__48_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
        },
        "",
        "",
        0x4240000000000003ull,
        0xEFE0000000000003ull
    },
    {
        "loop_stop",
        "loop_stop",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6000ull,
        0x1FFFFull
    },
    {
        "lsb2rf_rV_gX",
        "lsb2rf [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9000ull,
        0x1FFF0ull
    },
    {
        "lsb2rf_sr_rV_gX",
        "lsb2rf.sr [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9400ull,
        0x1FFF0ull
    },
    {
        "lut_fwr_gX_Is6_plus",
        "lut.fwr [GX]+Is6",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is6",
            "Is6_imp_bits__9_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xD400ull,
        0x1FC00ull
    },
    {
        "lut_hsw",
        "lut.hsw",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xC800ull,
        0x1FFFFull
    },
    {
        "lut_hwr_gX_Is6_plus",
        "lut.hwr [GX]+Is6",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is6",
            "Is6_imp_bits__9_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xD000ull,
        0x1FC00ull
    },
    {
        "lut_rd",
        "lut.rd",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7ull,
        0x7ull
    },
    {
        "mads",
        "mads",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0xFull
    },
    {
        "mads_sau",
        "mads.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0xFull
    },
    {
        "maf",
        "maf",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xCull,
        0xFull
    },
    {
        "mafac",
        "mafac",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xEull,
        0xFull
    },
    {
        "mod_s_cc_GZ_GX_GY",
        "modUNSIGN_SIGNCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6400000ull,
        0x1FE0F000ull
    },
    {
        "mod_s_cc_GZ_GX_GY_signed",
        "mod.s GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6500000ull,
        0x1FFFF000ull
    },
    {
        "mod_s_cc_GZ_GX_GY_unsigned",
        "mod GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6400000ull,
        0x1FFFF000ull
    },
    {
        "mod_s_gZ_Is16",
        "mod.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC700000ull,
        0x1FF00000ull
    },
    {
        "mod_s_gZ_Is16_mod",
        "mod GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC700000ull,
        0x1FF00000ull
    },
    {
        "mod_z_gZ_Iu16",
        "mod.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC600000ull,
        0x1FF00000ull
    },
    {
        "mod_z_gZ_Iu16_mod",
        "mod GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC600000ull,
        0x1FF00000ull
    },
    {
        "mpyD_gX_gY_I32",
        "mpyDCOND GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND",
            "COND_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x270000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "mpyD_gX_gY_I32_mpy_gX_I32",
        "mpy GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x270000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "mpyS_s_gZ_Is16",
        "mpyS.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC900000ull,
        0x1FF00000ull
    },
    {
        "mpyS_s_gZ_Is16_mpy",
        "mpy GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC900000ull,
        0x1FF00000ull
    },
    {
        "mpyS_s_gZ_Is16_mpy_s",
        "mpy.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC900000ull,
        0x1FF00000ull
    },
    {
        "mpyS_z_gZ_Iu16",
        "mpyS.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC800000ull,
        0x1FF00000ull
    },
    {
        "mpyS_z_gZ_Iu16_mpy",
        "mpy GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC800000ull,
        0x1FF00000ull
    },
    {
        "mpyS_z_gZ_Iu16_mpy_z",
        "mpy.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC800000ull,
        0x1FF00000ull
    },
    {
        "mpy_gX_gY_I32",
        "mpyCOND GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND",
            "COND_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x270000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "mpy_s_cc_gZ_gX_gY",
        "mpyUNSIGN_SIGNCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6000000ull,
        0x1FE0F000ull
    },
    {
        "mpy_s_gZ_gX_gY_signed",
        "mpy.s GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6100000ull,
        0x1FFFF000ull
    },
    {
        "mpy_s_gZ_gX_gY_unsigned",
        "mpy GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6000000ull,
        0x1FFFF000ull
    },
    {
        "mvA_VRAincr_agY_rS0",
        "mvA.VRAincr AYG,  rS0",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6CC00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_agY_rS0_set",
        "mv.VRAincr AYG,  rS0",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6CC00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_agY_rS1",
        "mvA.VRAincr AYG,  rS1",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6BC00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_agY_rS1_set",
        "mv.VRAincr AYG,  rS1",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6BC00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_agY_rS2",
        "mvA.VRAincr AYG,  rS2",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6AC00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_agY_rS2_set",
        "mv.VRAincr AYG,  rS2",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6AC00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_agY_rSt",
        "mvA.VRAincr AYG,  rSt",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x68C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_agY_rSt_set",
        "mv.VRAincr AYG,  rSt",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x68C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_agY_rV",
        "mvA.VRAincr AYG,  rV",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x69C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_agY_rV_set",
        "mv.VRAincr AYG,  rV",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x69C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rS0_agY",
        "mvA.VRAincr rS0, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6C800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rS0_agY_set",
        "mv.VRAincr rS0, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6C800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rS1_agY",
        "mvA.VRAincr rS1, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6B800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rS1_agY_set",
        "mv.VRAincr rS1, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6B800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rS2_agY",
        "mvA.VRAincr rS2, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6A800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rS2_agY_set",
        "mv.VRAincr rS2, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x6A800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rSt_agY",
        "mvA.VRAincr rSt, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x68800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rSt_agY_set",
        "mv.VRAincr rSt, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x68800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rV_agY",
        "mvA.VRAincr rV, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x69800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAincr_rV_agY_set",
        "mv.VRAincr rV, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x69800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rS0",
        "mvA.VRAptr AYG,  rS0",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x64C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rS0_set",
        "mv.VRAptr AYG,  rS0",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x64C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rS1",
        "mvA.VRAptr AYG,  rS1",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x63C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rS1_set",
        "mv.VRAptr AYG,  rS1",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x63C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rS2",
        "mvA.VRAptr AYG,  rS2",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x62C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rS2_set",
        "mv.VRAptr AYG,  rS2",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x62C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rSt",
        "mvA.VRAptr AYG,  rSt",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x60C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rSt_set",
        "mv.VRAptr AYG,  rSt",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x60C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rV",
        "mvA.VRAptr AYG,  rV",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x61C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_agY_rV_set",
        "mv.VRAptr AYG,  rV",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x61C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rS0_agY",
        "mvA.VRAptr rS0, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x64800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rS0_agY_set",
        "mv.VRAptr rS0, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x64800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rS1_agY",
        "mvA.VRAptr rS1, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x63800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rS1_agY_set",
        "mv.VRAptr rS1, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x63800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rS2_agY",
        "mvA.VRAptr rS2, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x62800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rS2_agY_set",
        "mv.VRAptr rS2, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x62800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rSt_agY",
        "mvA.VRAptr rSt, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x60800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rSt_agY_set",
        "mv.VRAptr rSt, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x60800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rV_agY",
        "mvA.VRAptr rV, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x61800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRAptr_rV_agY_set",
        "mv.VRAptr rV, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x61800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rS0",
        "mvA.VRArange1 AYG,  rS0",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x74400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rS0_set",
        "mv.VRArange1 AYG,  rS0",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x74400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rS1",
        "mvA.VRArange1 AYG,  rS1",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x73400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rS1_set",
        "mv.VRArange1 AYG,  rS1",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x73400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rS2",
        "mvA.VRArange1 AYG,  rS2",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x72400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rS2_set",
        "mv.VRArange1 AYG,  rS2",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x72400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rSt",
        "mvA.VRArange1 AYG,  rSt",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rSt_set",
        "mv.VRArange1 AYG,  rSt",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rV",
        "mvA.VRArange1 AYG,  rV",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x71400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_agY_rV_set",
        "mv.VRArange1 AYG,  rV",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x71400ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rS0_agY",
        "mvA.VRArange1 rS0, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x74000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rS0_agY_set",
        "mv.VRArange1 rS0, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x74000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rS1_agY",
        "mvA.VRArange1 rS1, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x73000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rS1_agY_set",
        "mv.VRArange1 rS1, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x73000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rS2_agY",
        "mvA.VRArange1 rS2, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x72000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rS2_agY_set",
        "mv.VRArange1 rS2, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x72000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rSt_agY",
        "mvA.VRArange1 rSt, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rSt_agY_set",
        "mv.VRArange1 rSt, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rV_agY",
        "mvA.VRArange1 rV, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x71000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange1_rV_agY_set",
        "mv.VRArange1 rV, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x71000ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rS0",
        "mvA.VRArange2 AYG,  rS0",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x74C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rS0_set",
        "mv.VRArange2 AYG,  rS0",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x74C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rS1",
        "mvA.VRArange2 AYG,  rS1",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x73C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rS1_set",
        "mv.VRArange2 AYG,  rS1",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x73C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rS2",
        "mvA.VRArange2 AYG,  rS2",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x72C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rS2_set",
        "mv.VRArange2 AYG,  rS2",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x72C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rSt",
        "mvA.VRArange2 AYG,  rSt",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rSt_set",
        "mv.VRArange2 AYG,  rSt",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rV",
        "mvA.VRArange2 AYG,  rV",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x71C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_agY_rV_set",
        "mv.VRArange2 AYG,  rV",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x71C00ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rS0_agY",
        "mvA.VRArange2 rS0, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x74800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rS0_agY_set",
        "mv.VRArange2 rS0, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x74800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rS1_agY",
        "mvA.VRArange2 rS1, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x73800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rS1_agY_set",
        "mv.VRArange2 rS1, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x73800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rS2_agY",
        "mvA.VRArange2 rS2, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x72800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rS2_agY_set",
        "mv.VRArange2 rS2, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x72800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rSt_agY",
        "mvA.VRArange2 rSt, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rSt_agY_set",
        "mv.VRArange2 rSt, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rV_agY",
        "mvA.VRArange2 rV, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x71800ull,
        0x7FFE0ull
    },
    {
        "mvA_VRArange2_rV_agY_set",
        "mv.VRArange2 rV, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x71800ull,
        0x7FFE0ull
    },
    {
        "mvB_VRAincr_agY_rS0",
        "mvB.VRAincr AYG,  rS0",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12404ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_agY_rS0_set",
        "mv.VRAincr AYG,  rS0",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12404ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_agY_rS1",
        "mvB.VRAincr AYG,  rS1",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12403ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_agY_rS1_set",
        "mv.VRAincr AYG,  rS1",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12403ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_agY_rS2",
        "mvB.VRAincr AYG,  rS2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12402ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_agY_rS2_set",
        "mv.VRAincr AYG,  rS2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12402ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_agY_rSt",
        "mvB.VRAincr AYG,  rSt",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12400ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_agY_rSt_set",
        "mv.VRAincr AYG, rSt",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12400ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_agY_rV",
        "mvB.VRAincr AYG,  rV",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12401ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_agY_rV_set",
        "mv.VRAincr AYG,  rV",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12401ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rS0_agY",
        "mvB.VRAincr rS0, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12004ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rS0_agY_set",
        "mv.VRAincr rS0, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12004ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rS1_agY",
        "mvB.VRAincr rS1, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12003ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rS1_agY_set",
        "mv.VRAincr rS1, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12003ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rS2_agY",
        "mvB.VRAincr rS2, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12002ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rS2_agY_set",
        "mv.VRAincr rS2, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12002ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rSt_agY",
        "mvB.VRAincr rSt, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12000ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rSt_agY_set",
        "mv.VRAincr rSt, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12000ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rV_agY",
        "mvB.VRAincr rV, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12001ull,
        0x1FF07ull
    },
    {
        "mvB_VRAincr_rV_agY_set",
        "mv.VRAincr rV, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x12001ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rS0",
        "mvB.VRAptr AYG,  rS0",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13404ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rS0_set",
        "mv.VRAptr AYG,  rS0",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13404ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rS1",
        "mvB.VRAptr AYG,  rS1",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13403ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rS1_set",
        "mv.VRAptr AYG,  rS1",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13403ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rS2",
        "mvB.VRAptr AYG,  rS2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13402ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rS2_set",
        "mv.VRAptr AYG,  rS2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13402ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rSt",
        "mvB.VRAptr AYG,  rSt",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13400ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rSt_set",
        "mv.VRAptr AYG, rSt",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13400ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rV",
        "mvB.VRAptr AYG,  rV",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13401ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_agY_rV_set",
        "mv.VRAptr AYG,  rV",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13401ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rS0_agY",
        "mvB.VRAptr rS0, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13004ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rS0_agY_set",
        "mv.VRAptr rS0, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13004ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rS1_agY",
        "mvB.VRAptr rS1, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13003ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rS1_agY_set",
        "mv.VRAptr rS1, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13003ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rS2_agY",
        "mvB.VRAptr rS2, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13002ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rS2_agY_set",
        "mv.VRAptr rS2, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13002ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rSt_agY",
        "mvB.VRAptr rSt, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13000ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rSt_agY_set",
        "mv.VRAptr rSt, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13000ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rV_agY",
        "mvB.VRAptr rV, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13001ull,
        0x1FF07ull
    },
    {
        "mvB_VRAptr_rV_agY_set",
        "mv.VRAptr rV, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x13001ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rS0",
        "mvB.VRArange1 AYG,  rS0",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11404ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rS0_set",
        "mv.VRArange1 AYG,  rS0",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11404ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rS1",
        "mvB.VRArange1 AYG,  rS1",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11403ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rS1_set",
        "mv.VRArange1 AYG,  rS1",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11403ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rS2",
        "mvB.VRArange1 AYG,  rS2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11402ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rS2_set",
        "mv.VRArange1 AYG,  rS2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11402ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rSt",
        "mvB.VRArange1 AYG,  rSt",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11400ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rSt_set",
        "mv.VRArange1 AYG, rSt",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11400ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rV",
        "mvB.VRArange1 AYG,  rV",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11401ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_agY_rV_set",
        "mv.VRArange1 AYG,  rV",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11401ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rS0_agY",
        "mvB.VRArange1 rS0, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11004ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rS0_agY_set",
        "mv.VRArange1 rS0, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11004ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rS1_agY",
        "mvB.VRArange1 rS1, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11003ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rS1_agY_set",
        "mv.VRArange1 rS1, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11003ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rS2_agY",
        "mvB.VRArange1 rS2, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11002ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rS2_agY_set",
        "mv.VRArange1 rS2, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11002ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rSt_agY",
        "mvB.VRArange1 rSt, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11000ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rSt_agY_set",
        "mv.VRArange1 rSt, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11000ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rV_agY",
        "mvB.VRArange1 rV, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11001ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange1_rV_agY_set",
        "mv.VRArange1 rV, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11001ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rS0",
        "mvB.VRArange2 AYG,  rS0",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C04ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rS0_set",
        "mv.VRArange2 AYG,  rS0",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C04ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rS1",
        "mvB.VRArange2 AYG,  rS1",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C03ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rS1_set",
        "mv.VRArange2 AYG,  rS1",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C03ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rS2",
        "mvB.VRArange2 AYG,  rS2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C02ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rS2_set",
        "mv.VRArange2 AYG,  rS2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C02ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rSt",
        "mvB.VRArange2 AYG,  rSt",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C00ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rSt_set",
        "mv.VRArange2 AYG, rSt",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C00ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rV",
        "mvB.VRArange2 AYG,  rV",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C01ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_agY_rV_set",
        "mv.VRArange2 AYG,  rV",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11C01ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rS0_agY",
        "mvB.VRArange2 rS0, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11804ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rS0_agY_set",
        "mv.VRArange2 rS0, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11804ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rS1_agY",
        "mvB.VRArange2 rS1, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11803ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rS1_agY_set",
        "mv.VRArange2 rS1, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11803ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rS2_agY",
        "mvB.VRArange2 rS2, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11802ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rS2_agY_set",
        "mv.VRArange2 rS2, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11802ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rSt_agY",
        "mvB.VRArange2 rSt, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11800ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rSt_agY_set",
        "mv.VRArange2 rSt, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11800ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rV_agY",
        "mvB.VRArange2 rV, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11801ull,
        0x1FF07ull
    },
    {
        "mvB_VRArange2_rV_agY_set",
        "mv.VRArange2 rV, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
        },
        "",
        "",
        0x11801ull,
        0x1FF07ull
    },
    {
        "mvB_aX_aY",
        "mvB AXG, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__9_5_",
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0xC000ull,
        0x1FC00ull
    },
    {
        "mvB_aX_sp",
        "mvB AXG, sp",
        17,
        opB,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0xBBE0ull,
        0x1FFE0ull
    },
    {
        "mvB_sp_aX",
        "mvB sp, AXG",
        17,
        opB,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__9_5_",
        },
        "",
        "",
        0xBC1Full,
        0x1FC1Full
    },
    {
        "mvD_gX_I32",
        "mvDCOND_AL GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x240000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "mvD_gX_I32_mv",
        "mv GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x240000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "mvD_gX_I32_mvD",
        "mvD GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x240000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "mvD_gX_I32_mv_cc",
        "mvCOND_AL GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x240000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "mvS_aX_aY",
        "mvS AXG, AYG",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0xC00000ull,
        0x1FFC1FE0ull
    },
    {
        "mvS_aX_sp",
        "mvS AX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__4_0_",
        },
        "",
        "",
        0xC7E000ull,
        0x1FFFFFE0ull
    },
    {
        "mvS_aX_sp_mv",
        "mv AX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__4_0_",
        },
        "",
        "",
        0xC7E000ull,
        0x1FFFFFE0ull
    },
    {
        "mvS_s_gZ_Is16",
        "mvS.s GZ, Is16u",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16u",
            "Is16u_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC100000ull,
        0x1FF00000ull
    },
    {
        "mvS_s_gZ_Is16_mv_s",
        "mv.s GZ, Is16u",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16u",
            "Is16u_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC100000ull,
        0x1FF00000ull
    },
    {
        "mvS_sp_aY",
        "mvS sp, AY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__17_13_",
        },
        "",
        "",
        0xC0003Full,
        0x1FFC1FFFull
    },
    {
        "mvS_sp_aY_mv",
        "mv sp, AY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__17_13_",
        },
        "",
        "",
        0xC0003Full,
        0x1FFC1FFFull
    },
    {
        "mvS_z_gZ_Iu16",
        "mvS.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC000000ull,
        0x1FF00000ull
    },
    {
        "mvS_z_gZ_Iu16_mv",
        "mv GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC000000ull,
        0x1FF00000ull
    },
    {
        "mvS_z_gZ_Iu16_mv_z",
        "mv.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC000000ull,
        0x1FF00000ull
    },
    {
        "mv_Rx_Ry",
        "mv RX, RY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RY",
            "RY_imp_bits__5_3_",
            "RX",
            "RX_imp_bits__2_0_",
        },
        "",
        "",
        0x8800ull,
        0x1FFC0ull
    },
    {
        "mv_aX_Iu19",
        "mv AX, IM19R13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AX",
            "AX_imp_bits__54_50_",
            "IM19R13",
            "IM19R13_imp_bits__42_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4480000000000000ull,
        0xEF83F80000000000ull
    },
    {
        "mv_cc_Iu4",
        "mv cc, Iu4",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu4",
            "Iu4_imp_bits__7_4_",
        },
        "",
        "",
        0xC00000Dull,
        0x1FFFFF0Full
    },
    {
        "mv_cc_gX",
        "mv cc, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x760000Dull,
        0x1FFFFF0Full
    },
    {
        "mv_cc_gZ_gX",
        "mvCOND GZ_SP, GX_SP",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX_SP",
            "GX_SP_imp_bits__7_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0x7600000ull,
        0x1FF0FF00ull
    },
    {
        "mv_cc_gZ_gX_sp_sp",
        "mvCOND sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
        },
        "",
        "",
        0x76000EEull,
        0x1FF0FFFFull
    },
    {
        "mv_cc_gZ_pc",
        "mvCOND GZ, pc",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x76001F0ull,
        0x1FF0FFF0ull
    },
    {
        "mv_cc_gZ_quot",
        "mvCOND GZ, quot",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x76002F0ull,
        0x1FF0FFF0ull
    },
    {
        "mv_cc_gZ_rem",
        "mvCOND GZ, rem",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x76003F0ull,
        0x1FF0FFF0ull
    },
    {
        "mv_cgu_gX",
        "mv Bs_cgu_reg, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_cgu_reg",
            "Bs_cgu_reg",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x1800ull,
        0x1FF00ull
    },
    {
        "mv_d_rV_gX",
        "mv.d [rV], GXY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GXY",
            "GXY_imp_bits__3_0_",
        },
        "",
        "",
        0x9C80ull,
        0x1FFF0ull
    },
    {
        "mv_gX_cgu",
        "mv GX, Bs_cgu_reg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_cgu_reg",
            "Bs_cgu_reg",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00ull,
        0x1FF00ull
    },
    {
        "mv_gX_nco_freq",
        "mv GX, nco_freq",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2200ull,
        0x1FFF0ull
    },
    {
        "mv_gX_nco_k",
        "mv GX, nco_k",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2230ull,
        0x1FFF0ull
    },
    {
        "mv_gX_nco_phase",
        "mv GX, nco_phase",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2210ull,
        0x1FFF0ull
    },
    {
        "mv_gZ_cc",
        "mv GZ, cc",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x76000D0ull,
        0x1FFFFFF0ull
    },
    {
        "mv_h_gX_rS0",
        "mv.h GX, [rS0]",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9E00ull,
        0x1FFF0ull
    },
    {
        "mv_h_rV_Is16",
        "mv.h [rV], Is16",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "Is16",
            "Is16_imp_bits__17_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x160000000000000ull,
        0xEFFFFFFFFFFC0000ull
    },
    {
        "mv_h_rV_gX",
        "mv.h [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9C00ull,
        0x1FFF0ull
    },
    {
        "mv_nco_freq_gX",
        "mv nco_freq, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2000ull,
        0x1FFF0ull
    },
    {
        "mv_nco_k_Iu11",
        "mv nco_k, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x2800ull,
        0x1F800ull
    },
    {
        "mv_nco_k_gX",
        "mv nco_k, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2030ull,
        0x1FFF0ull
    },
    {
        "mv_nco_phase_gX",
        "mv nco_phase, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2010ull,
        0x1FFF0ull
    },
    {
        "mv_q_rV_gX",
        "mv.q [rV], GXYZT",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GXYZT",
            "GXYZT_imp_bits__3_0_",
        },
        "",
        "",
        0x9880ull,
        0x1FFF0ull
    },
    {
        "mv_sp_Iu19_opS_HI",
        "mv sp, IM19R15",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R15",
            "IM19R15_imp_bits__18_0_",
        },
        "",
        "",
        0x7C00000ull,
        0x1FF80000ull
    },
    {
        "mv_sp_Iu19_opS_LO",
        "mv sp, IM19R14",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R14",
            "IM19R14_imp_bits__18_0_",
        },
        "",
        "",
        0x7C00000ull,
        0x1FF80000ull
    },
    {
        "mv_w_gX_rS0",
        "mv.w GX, [rS0]",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9A00ull,
        0x1FFF0ull
    },
    {
        "mv_w_rV_gX",
        "mv.w [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9800ull,
        0x1FFF0ull
    },
    {
        "mv_w_rV_real_imag",
        "mv.w [rV], D_REALis16, D_IMAGis16",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "D_IMAGis16",
            "D_IMAGis16",
            "D_REALis16",
            "D_REALis16",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x140000000000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "mvh_s_gZ_gX",
        "mvh.sCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7608000ull,
        0x1FF0FF00ull
    },
    {
        "mvh_s_s_gZ_gX",
        "mvh.s GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7608000ull,
        0x1FFFFF00ull
    },
    {
        "mvip_Iu9_Iu32",
        "mvip Iu9, IM32R11",
        64,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "Iu9",
            "Iu9_imp_bits__49_41_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x280003000000000ull,
        0xEFFC01FC00000000ull
    },
    {
        "mvip_Iu9_gX",
        "mvip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2C00C0ull,
        0x1FFE00F0ull
    },
    {
        "mvip_Iu9_gX_Iu32",
        "mvip Iu9, GX, IM32R11",
        64,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "Iu9",
            "Iu9_imp_bits__49_41_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x280000000000000ull,
        0xEFFC01C000000000ull
    },
    {
        "mvip_Iu9_gX_gY",
        "mvip Iu9, GX, GY",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2C0000ull,
        0x1FFE0000ull
    },
    {
        "mvip_gX_Iu9",
        "mvip GX, Iu9",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2E00C0ull,
        0x1FFE00F0ull
    },
    {
        "mvip_gX_Iu9_Iu32",
        "mvip GX, Iu9, IM32R11",
        64,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "Iu9",
            "Iu9_imp_bits__49_41_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2A0000000000000ull,
        0xEFFC01C000000000ull
    },
    {
        "mvip_gX_Iu9_gY",
        "mvip GX, Iu9, GY",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2E0000ull,
        0x1FFE0000ull
    },
    {
        "mvip_gX_gZ",
        "mvip GX, [GZ]",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x12E00C0ull,
        0x1FFFF0F0ull
    },
    {
        "mvip_gX_gZ_gY",
        "mvip GX,  [GZ], GY",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__11_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x12E0000ull,
        0x1FFFF000ull
    },
    {
        "mvip_gZ_gX",
        "mvip [GZ], GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x12C00C0ull,
        0x1FFFF0F0ull
    },
    {
        "mvip_gZ_gX_gY",
        "mvip [GZ], GX, GY",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__11_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x12C0000ull,
        0x1FFFF000ull
    },
    {
        "nco",
        "nco",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0x7ull
    },
    {
        "nop_a",
        "nopA",
        19,
        opA,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7FFFFull
    },
    {
        "nop_a_syn",
        "nop",
        19,
        opA,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7FFFFull
    },
    {
        "nop_b",
        "nopB",
        17,
        opB,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1FFFFull
    },
    {
        "nop_b_syn",
        "nop",
        17,
        opB,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1FFFFull
    },
    {
        "nop_c",
        "nopC",
        64,
        opC,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4000000000000000ull,
        0xEFFFFFFFFF000000ull
    },
    {
        "nop_c_syn",
        "nop",
        64,
        opC,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4000000000000000ull,
        0xEFFFFFFFFF000000ull
    },
    {
        "nop_s",
        "nopS",
        29,
        opS,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xE00000ull,
        0x1FFFFFFFull
    },
    {
        "nop_s_syn",
        "nop",
        29,
        opS,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xE00000ull,
        0x1FFFFFFFull
    },
    {
        "not_cc_gZ_gX",
        "notCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7700000ull,
        0x1FF0FF00ull
    },
    {
        "null",
        "null",
        29,
        opS,
        0x80,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1FE1FFFFull
    },
    {
        "opXBAVZ",
        "opXBAVZ opX_LO, opB, opA, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVau, opVsau, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opB",
            "opB_imp_bits__59_43_",
            "opA",
            "opA_imp_bits__42_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x6000000000000000ull,
        0xE000000000000000ull
    },
    {
        "opXSVZ",
        "opXSVZ opX_LO, opS_HI, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVau, opVsau, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opS_HI",
            "opS_HI_imp_bits__59_31_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2000000000000000ull,
        0xE000000000000000ull
    },
    {
        "opXXSSZ",
        "opXXSSZ opX_HI, opX_LO, opS_HI, opS_LO, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_HI",
            "opX_HI_imp_bits__61_61_",
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opS_HI",
            "opS_HI_imp_bits__59_31_",
            "opS_LO",
            "opS_LO_imp_bits__30_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x8000000000000000ull,
        0x8000000000000000ull
    },
    {
        "opX_nop",
        "opX_nop",
        1,
        opX,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "opZ_nop",
        "opZ_nop",
        2,
        opZ,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x3ull
    },
    {
        "orD_gX_gY_I32",
        "orDCOND_AL GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x250000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "orD_gX_gY_I32_orD_gX_gY_I32",
        "orD GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x250000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "orD_gX_gY_I32_or_cc_gX_I32",
        "orCOND_AL GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x250000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "orD_gX_gY_I32_or_cc_gX_gY_I32",
        "orCOND_AL GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x250000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "orD_gX_gY_I32_or_gX_I32",
        "or GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x250000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "orD_gX_gY_I32_or_gX_gY_I32",
        "or GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x250000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "orS_gX_Iu16",
        "orS GX, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x4000000ull,
        0x1FF00000ull
    },
    {
        "or_H",
        "or H",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x400000Cull,
        0x1FFFFFFFull
    },
    {
        "or_cc_gZ_gY_gX",
        "orCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7000000ull,
        0x1FF0F000ull
    },
    {
        "padd",
        "padd",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0x7ull
    },
    {
        "popm_a_I",
        "popm A4A5A6A7A8A9A10A11A12A13A14A15A16A17A18A19",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "A19",
            "A19_imp_bits__15_15_",
            "A18",
            "A18_imp_bits__14_14_",
            "A17",
            "A17_imp_bits__13_13_",
            "A16",
            "A16_imp_bits__12_12_",
            "A15",
            "A15_imp_bits__11_11_",
            "A14",
            "A14_imp_bits__10_10_",
            "A13",
            "A13_imp_bits__9_9_",
            "A12",
            "A12_imp_bits__8_8_",
            "A11",
            "A11_imp_bits__7_7_",
            "A10",
            "A10_imp_bits__6_6_",
            "A9",
            "A9_imp_bits__5_5_",
            "A8",
            "A8_imp_bits__4_4_",
            "A7",
            "A7_imp_bits__3_3_",
            "A6",
            "A6_imp_bits__2_2_",
            "A5",
            "A5_imp_bits__1_1_",
            "A4",
            "A4_imp_bits__0_0_",
        },
        "",
        "",
        0x2200000ull,
        0x1FFF0000ull
    },
    {
        "popm_g",
        "popm G0G1G2G3G4G5G6G7G8G9G10G11A0A1A2A3",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "A3",
            "A3_imp_bits__15_15_",
            "A2",
            "A2_imp_bits__14_14_",
            "A1",
            "A1_imp_bits__13_13_",
            "A0",
            "A0_imp_bits__12_12_",
            "G11",
            "G11_imp_bits__11_11_",
            "G10",
            "G10_imp_bits__10_10_",
            "G9",
            "G9_imp_bits__9_9_",
            "G8",
            "G8_imp_bits__8_8_",
            "G7",
            "G7_imp_bits__7_7_",
            "G6",
            "G6_imp_bits__6_6_",
            "G5",
            "G5_imp_bits__5_5_",
            "G4",
            "G4_imp_bits__4_4_",
            "G3",
            "G3_imp_bits__3_3_",
            "G2",
            "G2_imp_bits__2_2_",
            "G0",
            "G0_imp_bits__0_0_",
            "G1",
            "G1_imp_bits__1_1_",
        },
        "",
        "",
        0x2000000ull,
        0x1FFF0000ull
    },
    {
        "push_I32",
        "push IM32R11",
        64,
        opD,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x200000000000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "pushm_a_I",
        "pushm A4A5A6A7A8A9A10A11A12A13A14A15A16A17A18A19",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "A19",
            "A19_imp_bits__15_15_",
            "A18",
            "A18_imp_bits__14_14_",
            "A17",
            "A17_imp_bits__13_13_",
            "A16",
            "A16_imp_bits__12_12_",
            "A15",
            "A15_imp_bits__11_11_",
            "A14",
            "A14_imp_bits__10_10_",
            "A13",
            "A13_imp_bits__9_9_",
            "A12",
            "A12_imp_bits__8_8_",
            "A11",
            "A11_imp_bits__7_7_",
            "A10",
            "A10_imp_bits__6_6_",
            "A9",
            "A9_imp_bits__5_5_",
            "A8",
            "A8_imp_bits__4_4_",
            "A7",
            "A7_imp_bits__3_3_",
            "A6",
            "A6_imp_bits__2_2_",
            "A5",
            "A5_imp_bits__1_1_",
            "A4",
            "A4_imp_bits__0_0_",
        },
        "",
        "",
        0x2A00000ull,
        0x1FFF0000ull
    },
    {
        "pushm_g",
        "pushm G0G1G2G3G4G5G6G7G8G9G10G11A0A1A2A3",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "A3",
            "A3_imp_bits__15_15_",
            "A2",
            "A2_imp_bits__14_14_",
            "A1",
            "A1_imp_bits__13_13_",
            "A0",
            "A0_imp_bits__12_12_",
            "G11",
            "G11_imp_bits__11_11_",
            "G10",
            "G10_imp_bits__10_10_",
            "G9",
            "G9_imp_bits__9_9_",
            "G8",
            "G8_imp_bits__8_8_",
            "G7",
            "G7_imp_bits__7_7_",
            "G6",
            "G6_imp_bits__6_6_",
            "G5",
            "G5_imp_bits__5_5_",
            "G4",
            "G4_imp_bits__4_4_",
            "G3",
            "G3_imp_bits__3_3_",
            "G2",
            "G2_imp_bits__2_2_",
            "G0",
            "G0_imp_bits__0_0_",
            "G1",
            "G1_imp_bits__1_1_",
        },
        "",
        "",
        0x2800000ull,
        0x1FFF0000ull
    },
    {
        "rcp",
        "rcp",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0x7ull
    },
    {
        "rd_S0",
        "rd S0",
        1,
        opVs0,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rd_S1",
        "rd S1",
        1,
        opVs1,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rd_S2",
        "rd S2",
        1,
        opVs2,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rd_s0_nop",
        "rd_s0_nop",
        1,
        opVs0,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rd_s1_nop",
        "rd_s1_nop",
        1,
        opVs1,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rd_s2_nop",
        "rd_s2_nop",
        1,
        opVs2,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rdiv_s_gZ_Is16",
        "rdiv.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCB00000ull,
        0x1FF00000ull
    },
    {
        "rdiv_s_gZ_Is16_rdiv",
        "rdiv GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCB00000ull,
        0x1FF00000ull
    },
    {
        "rdiv_z_gZ_Iu16",
        "rdiv.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCA00000ull,
        0x1FF00000ull
    },
    {
        "rdiv_z_gZ_Iu16_rdiv",
        "rdiv GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCA00000ull,
        0x1FF00000ull
    },
    {
        "rmac",
        "rmac",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x8ull,
        0xFull
    },
    {
        "rmac_sau",
        "rmac.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x9ull,
        0xFull
    },
    {
        "rmad",
        "rmad",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4ull,
        0xFull
    },
    {
        "rmad_sau",
        "rmad.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0xFull
    },
    {
        "rmod_s_gZ_Is16",
        "rmod.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCD00000ull,
        0x1FF00000ull
    },
    {
        "rmod_s_gZ_Is16_rmod",
        "rmod GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCD00000ull,
        0x1FF00000ull
    },
    {
        "rmod_z_gZ_Iu16",
        "rmod.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCC00000ull,
        0x1FF00000ull
    },
    {
        "rmod_z_gZ_Iu16_rmod",
        "rmod GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCC00000ull,
        0x1FF00000ull
    },
    {
        "rol",
        "rol",
        1,
        opVrol,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rol_nop",
        "rol_nop",
        1,
        opVrol,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "ror",
        "ror",
        1,
        opVror,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "ror_nop",
        "ror_nop",
        1,
        opVror,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rrt",
        "rrt",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x7ull
    },
    {
        "rsub_s_gZ_Is16",
        "rsub.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCF00000ull,
        0x1FF00000ull
    },
    {
        "rsub_s_gZ_Is16_rsub",
        "rsub GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCF00000ull,
        0x1FF00000ull
    },
    {
        "rsub_z_gZ_Iu16",
        "rsub.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCE00000ull,
        0x1FF00000ull
    },
    {
        "rsub_z_gZ_Iu16_rsub",
        "rsub GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCE00000ull,
        0x1FF00000ull
    },
    {
        "rsub_z_gZ_Iu16_sp",
        "rsub.z sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xCE0000Eull,
        0x1FF0000Full
    },
    {
        "rsub_z_gZ_Iu16_sp_rsub",
        "rsub sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xCE0000Eull,
        0x1FF0000Full
    },
    {
        "rts",
        "rts",
        2,
        opZ,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x3ull
    },
    {
        "sau_nop",
        "sau_nop",
        3,
        opVsau,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7ull
    },
    {
        "setA_incr_rS0_Is11",
        "setA.VRAincr rS0, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x6C000ull,
        0x7F800ull
    },
    {
        "setA_incr_rS0_Is11_set",
        "set.VRAincr rS0, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x6C000ull,
        0x7F800ull
    },
    {
        "setA_incr_rS1_Is11",
        "setA.VRAincr rS1, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x6B000ull,
        0x7F800ull
    },
    {
        "setA_incr_rS1_Is11_set",
        "set.VRAincr rS1, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x6B000ull,
        0x7F800ull
    },
    {
        "setA_incr_rS2_Is11",
        "setA.VRAincr rS2, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x6A000ull,
        0x7F800ull
    },
    {
        "setA_incr_rS2_Is11_set",
        "set.VRAincr rS2, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x6A000ull,
        0x7F800ull
    },
    {
        "setA_incr_rSt_Is11",
        "setA.VRAincr rSt, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x68000ull,
        0x7F800ull
    },
    {
        "setA_incr_rSt_Is11_set",
        "set.VRAincr rSt, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x68000ull,
        0x7F800ull
    },
    {
        "setA_incr_rV_Is11",
        "setA.VRAincr rV, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x69000ull,
        0x7F800ull
    },
    {
        "setA_incr_rV_Is11_set",
        "set.VRAincr rV, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x69000ull,
        0x7F800ull
    },
    {
        "setA_page_rS0_Iu2_Iu2",
        "setA.VRApg rS0, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x5C000ull,
        0x7F0FFull
    },
    {
        "setA_page_rS0_Iu2_Iu2_set",
        "set.VRApg rS0, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x5C000ull,
        0x7F0FFull
    },
    {
        "setA_page_rS1_Iu2_Iu2",
        "setA.VRApg rS1, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x5B000ull,
        0x7F0FFull
    },
    {
        "setA_page_rS1_Iu2_Iu2_set",
        "set.VRApg rS1, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x5B000ull,
        0x7F0FFull
    },
    {
        "setA_page_rS2_Iu2_Iu2",
        "setA.VRApg rS2, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x5A000ull,
        0x7F0FFull
    },
    {
        "setA_page_rS2_Iu2_Iu2_set",
        "set.VRApg rS2, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x5A000ull,
        0x7F0FFull
    },
    {
        "setA_page_rV_Iu2_Iu2",
        "setA.VRApg rV, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x59000ull,
        0x7F0FFull
    },
    {
        "setA_page_rV_Iu2_Iu2_set",
        "set.VRApg rV, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x59000ull,
        0x7F0FFull
    },
    {
        "setA_rS0_Iu11",
        "setA.VRAptr rS0, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x64000ull,
        0x7F800ull
    },
    {
        "setA_rS0_Iu11_set",
        "set.VRAptr rS0, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x64000ull,
        0x7F800ull
    },
    {
        "setA_rS1_Iu11",
        "setA.VRAptr rS1, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x63000ull,
        0x7F800ull
    },
    {
        "setA_rS1_Iu11_set",
        "set.VRAptr rS1, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x63000ull,
        0x7F800ull
    },
    {
        "setA_rS2_Iu11",
        "setA.VRAptr rS2, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x62000ull,
        0x7F800ull
    },
    {
        "setA_rS2_Iu11_set",
        "set.VRAptr rS2, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x62000ull,
        0x7F800ull
    },
    {
        "setA_rSt_Iu11",
        "setA.VRAptr rSt, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x60000ull,
        0x7F800ull
    },
    {
        "setA_rSt_Iu11_set",
        "set.VRAptr rSt, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x60000ull,
        0x7F800ull
    },
    {
        "setA_rV_Iu11",
        "setA.VRAptr rV, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x61000ull,
        0x7F800ull
    },
    {
        "setA_rV_Iu11_set",
        "set.VRAptr rV, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x61000ull,
        0x7F800ull
    },
    {
        "setB_creg_creg_Iu4",
        "setB.creg Bl_c_reg, Iu4",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bl_c_reg",
            "Bl_c_reg",
            "Iu4",
            "Iu4_imp_bits__3_0_",
        },
        "",
        "",
        0x10000ull,
        0x1F000ull
    },
    {
        "setB_creg_creg_Iu4_opB",
        "set.creg Bl_c_reg, Iu4",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bl_c_reg",
            "Bl_c_reg",
            "Iu4",
            "Iu4_imp_bits__3_0_",
        },
        "",
        "",
        0x10000ull,
        0x1F000ull
    },
    {
        "setB_incr_rS0_Is11",
        "setB.VRAincr rS0, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18004ull,
        0x1C007ull
    },
    {
        "setB_incr_rS0_Is11_set",
        "set.VRAincr rS0, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18004ull,
        0x1C007ull
    },
    {
        "setB_incr_rS1_Is11",
        "setB.VRAincr rS1, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18003ull,
        0x1C007ull
    },
    {
        "setB_incr_rS1_Is11_set",
        "set.VRAincr rS1, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18003ull,
        0x1C007ull
    },
    {
        "setB_incr_rS2_Is11",
        "setB.VRAincr rS2, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18002ull,
        0x1C007ull
    },
    {
        "setB_incr_rS2_Is11_set",
        "set.VRAincr rS2, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18002ull,
        0x1C007ull
    },
    {
        "setB_incr_rSt_Is11",
        "setB.VRAincr rSt, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18000ull,
        0x1C007ull
    },
    {
        "setB_incr_rSt_Is11_set",
        "set.VRAincr rSt, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18000ull,
        0x1C007ull
    },
    {
        "setB_incr_rV_Is11",
        "setB.VRAincr rV, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18001ull,
        0x1C007ull
    },
    {
        "setB_incr_rV_Is11_set",
        "set.VRAincr rV, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
        },
        "",
        "",
        0x18001ull,
        0x1C007ull
    },
    {
        "setB_loop_Iu11",
        "setB.loop C_ITER_CNT_SHORT",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "C_ITER_CNT_SHORT",
            "C_ITER_CNT_SHORT_imp_bits__10_0_",
        },
        "",
        "",
        0x5000ull,
        0x1F800ull
    },
    {
        "setB_loop_agX_INSTR",
        "setB.loop AXG,  (B_INSTR_CNT + 1)",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "B_INSTR_CNT",
            "B_INSTR_CNT",
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0x5C00ull,
        0x1FC00ull
    },
    {
        "setB_page_rS0_ipg_rpg",
        "setB.VRApg rS0, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
        },
        "",
        "",
        0x7004ull,
        0x1FF87ull
    },
    {
        "setB_page_rS0_ipg_rpg_set",
        "set.VRApg rS0, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
        },
        "",
        "",
        0x7004ull,
        0x1FF87ull
    },
    {
        "setB_page_rS1_ipg_rpg",
        "setB.VRApg rS1, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
        },
        "",
        "",
        0x7003ull,
        0x1FF87ull
    },
    {
        "setB_page_rS1_ipg_rpg_set",
        "set.VRApg rS1, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
        },
        "",
        "",
        0x7003ull,
        0x1FF87ull
    },
    {
        "setB_page_rS2_ipg_rpg",
        "setB.VRApg rS2, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
        },
        "",
        "",
        0x7002ull,
        0x1FF87ull
    },
    {
        "setB_page_rS2_ipg_rpg_set",
        "set.VRApg rS2, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
        },
        "",
        "",
        0x7002ull,
        0x1FF87ull
    },
    {
        "setB_page_rV_ipg_rpg",
        "setB.VRApg rV, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
        },
        "",
        "",
        0x7001ull,
        0x1FF87ull
    },
    {
        "setB_page_rV_ipg_rpg_set",
        "set.VRApg rV, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
        },
        "",
        "",
        0x7001ull,
        0x1FF87ull
    },
    {
        "setB_rS0_Iu11",
        "setB.VRAptr rS0, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C004ull,
        0x1C007ull
    },
    {
        "setB_rS0_Iu11_set",
        "set.VRAptr rS0, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C004ull,
        0x1C007ull
    },
    {
        "setB_rS1_Iu11",
        "setB.VRAptr rS1, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C003ull,
        0x1C007ull
    },
    {
        "setB_rS1_Iu11_set",
        "set.VRAptr rS1, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C003ull,
        0x1C007ull
    },
    {
        "setB_rS2_Iu11",
        "setB.VRAptr rS2, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C002ull,
        0x1C007ull
    },
    {
        "setB_rS2_Iu11_set",
        "set.VRAptr rS2, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C002ull,
        0x1C007ull
    },
    {
        "setB_rSt_Iu11",
        "setB.VRAptr rSt, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C000ull,
        0x1C007ull
    },
    {
        "setB_rSt_Iu11_set",
        "set.VRAptr rSt, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C000ull,
        0x1C007ull
    },
    {
        "setB_rV_Iu11",
        "setB.VRAptr rV, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C001ull,
        0x1C007ull
    },
    {
        "setB_rV_Iu11_set",
        "set.VRAptr rV, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
        },
        "",
        "",
        0x1C001ull,
        0x1C007ull
    },
    {
        "setC_loop_ITER",
        "setC.loop C_ITER_CNT",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_ITER_CNT",
            "C_ITER_CNT",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x40A0000000000000ull,
        0xEFFFFF0000000000ull
    },
    {
        "setC_loop_aX_INSTR",
        "setC.loop AXG, (C_INSTR_CNT + 1)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_INSTR_CNT",
            "C_INSTR_CNT",
            "AXG",
            "AXG_imp_bits__28_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x40C0000000000000ull,
        0xEFFC00FFE0000000ull
    },
    {
        "set_Smode_10_opB",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE, S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_CONJ",
            "S0_CONJ",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1CE00ull
    },
    {
        "set_Smode_11_opB",
        "set.Smode S0_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1F1F0ull
    },
    {
        "set_Smode_12_opB",
        "set.Smode S0_CONJ, S0_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_CONJ",
            "S0_CONJ",
            "S2_MODE",
            "S2_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1E1F0ull
    },
    {
        "set_Smode_13_opB",
        "set.Smode S0_SIGN, S0_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S2_MODE",
            "S2_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1D1F0ull
    },
    {
        "set_Smode_14_opB",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_CONJ",
            "S0_CONJ",
            "S2_MODE",
            "S2_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1C1F0ull
    },
    {
        "set_Smode_15_opB",
        "set.Smode S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1F00Full
    },
    {
        "set_Smode_16_opB",
        "set.Smode S0_MODE, S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1F000ull
    },
    {
        "set_Smode_17_opB",
        "set.Smode S0_CONJ, S0_MODE, S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_CONJ",
            "S0_CONJ",
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1E000ull
    },
    {
        "set_Smode_18_opB",
        "set.Smode S0_SIGN, S0_MODE, S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1D000ull
    },
    {
        "set_Smode_1_opB",
        "set.Smode S0_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1FFF0ull
    },
    {
        "set_Smode_2_opB",
        "set.Smode S0_CONJ, S0_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_CONJ",
            "S0_CONJ",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1EFF0ull
    },
    {
        "set_Smode_3_opB",
        "set.Smode S0_SIGN, S0_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1DFF0ull
    },
    {
        "set_Smode_4_opB",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_CONJ",
            "S0_CONJ",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1CFF0ull
    },
    {
        "set_Smode_5_opB",
        "set.Smode S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S1_MODE",
            "S1_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1FE0Full
    },
    {
        "set_Smode_6_opB",
        "set.Smode S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1F1FFull
    },
    {
        "set_Smode_7_opB",
        "set.Smode S0_MODE, S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1FE00ull
    },
    {
        "set_Smode_8_opB",
        "set.Smode S0_CONJ, S0_MODE, S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_CONJ",
            "S0_CONJ",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1EE00ull
    },
    {
        "set_Smode_9_opB",
        "set.Smode S0_SIGN, S0_MODE, S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1DE00ull
    },
    {
        "set_Smode_conj_sign",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE, S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_CONJ",
            "S0_CONJ",
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1C000ull
    },
    {
        "set_VRArange1_rS0_BEGIN_END",
        "set.VRArange1 rS0, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4100000004000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_VRArange1_rS1_BEGIN_END",
        "set.VRArange1 rS1, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4100000003000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_VRArange1_rS2_BEGIN_END",
        "set.VRArange1 rS2, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4100000002000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_VRArange1_rSt_BEGIN_END",
        "set.VRArange1 rSt, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4100000000000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_VRArange1_rV_BEGIN_END",
        "set.VRArange1 rV, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4100000001000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_VRArange2_rS0_BEGIN_END",
        "set.VRArange2 rS0, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4180000004000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_VRArange2_rS1_BEGIN_END",
        "set.VRArange2 rS1, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4180000003000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_VRArange2_rS2_BEGIN_END",
        "set.VRArange2 rS2, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4180000002000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_VRArange2_rSt_BEGIN_END",
        "set.VRArange2 rSt, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4180000000000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_VRArange2_rV_BEGIN_END",
        "set.VRArange2 rV, C_BEGIN, C_END",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4180000001000000ull,
        0xEFF001C007000000ull
    },
    {
        "set_br_fft_size",
        "set.br AXG, A_fft_size",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_fft_size",
            "A_fft_size",
        },
        "",
        "",
        0x50000ull,
        0x783F0ull
    },
    {
        "set_cgu",
        "set.cgu CGU_MODE_OVSF_CONJ",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CGU_MODE_OVSF_CONJ",
            "CGU_MODE_OVSF_CONJ_imp_bits__9_9_x_10_10_x_2_0_",
        },
        "",
        "",
        0x1000ull,
        0x1F9F8ull
    },
    {
        "set_creg_creg_Iu4",
        "setS.creg CREG_ADDR_FIELD, Iu4",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CREG_ADDR_FIELD",
            "CREG_ADDR_FIELD_imp_bits__11_4_",
            "Iu4",
            "Iu4_imp_bits__3_0_",
        },
        "",
        "",
        0x280000ull,
        0x1FFFF000ull
    },
    {
        "set_creg_creg_Iu4_opS",
        "set.creg CREG_ADDR_FIELD, Iu4",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CREG_ADDR_FIELD",
            "CREG_ADDR_FIELD_imp_bits__11_4_",
            "Iu4",
            "Iu4_imp_bits__3_0_",
        },
        "",
        "",
        0x280000ull,
        0x1FFFF000ull
    },
    {
        "set_creg_creg_gX",
        "setS.creg CREG_ADDR_FIELD, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CREG_ADDR_FIELD",
            "CREG_ADDR_FIELD_imp_bits__11_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2A0000ull,
        0x1FFFF000ull
    },
    {
        "set_incr_rSX_rVis_rSt",
        "set.VRAincr D_rS0is11, D_rS1is11, D_rS2is11, D_rVis11, D_rStis3",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "D_rS0is11",
            "D_rS0is11",
            "D_rS1is11",
            "D_rS1is11",
            "D_rS2is11",
            "D_rS2is11",
            "D_rVis11",
            "D_rVis11",
            "D_rStis3",
            "D_rStis3",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0xC0000000000000ull,
        0xEFE0020020020020ull
    },
    {
        "set_loop_ITER_INSTR",
        "set.loop (C_ITER_CNT + 1), (C_INSTR_CNT + 1)",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_INSTR_CNT",
            "C_INSTR_CNT",
            "C_ITER_CNT",
            "C_ITER_CNT",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4080000000000000ull,
        0xEFFC000000000000ull
    },
    {
        "set_loop_aX",
        "set.loop AXG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0x5800ull,
        0x1FFE0ull
    },
    {
        "set_lut_Iu2",
        "set.lut Iu2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2",
            "Iu2_imp_bits__1_0_",
        },
        "",
        "",
        0xCC00ull,
        0x1FFFCull
    },
    {
        "set_nco_Iu16_Is32",
        "set.nco D_nco_mode, Iu16, Is32",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "D_nco_mode",
            "D_nco_mode",
            "Iu16",
            "Iu16_imp_bits__51_36_",
            "Is32",
            "Is32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x100000000000000ull,
        0xEFC0000C00000000ull
    },
    {
        "set_prec",
        "set.prec Bs_S0prec, Bs_S1prec, Bs_S2prec, Bs_AUprec, Bs_Vprec",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_Vprec",
            "Bs_Vprec",
            "Bs_S2prec",
            "Bs_S2prec",
            "Bs_S1prec",
            "Bs_S1prec",
            "Bs_S0prec",
            "Bs_S0prec",
            "Bs_AUprec",
            "Bs_AUprec",
        },
        "",
        "",
        0x800ull,
        0x1FC00ull
    },
    {
        "set_rSX_rViu_rSt",
        "set.VRAptr D_rS0iu11, D_rS1iu11, D_rS2iu11, D_rViu11, D_rStiu3",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "D_rS0iu11",
            "D_rS0iu11",
            "D_rS1iu11",
            "D_rS1iu11",
            "D_rS2iu11",
            "D_rS2iu11",
            "D_rViu11",
            "D_rViu11",
            "D_rStiu3",
            "D_rStiu3",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x80000000000000ull,
        0xEFE0020020020020ull
    },
    {
        "set_range_aY_aX_I",
        "set.range A_RANGE, AXG, IM19R13",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "A_RANGE",
            "A_RANGE_imp_bits__53_52_",
            "AXG",
            "AXG_imp_bits__51_47_",
            "IM19R13",
            "IM19R13_imp_bits__42_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4400000000000000ull,
        0xEFC0780000000000ull
    },
    {
        "set_range_aZ_aX_gY",
        "set.range A_RANGE, AXG, GY",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "A_RANGE",
            "A_RANGE_imp_bits__53_52_",
            "AXG",
            "AXG_imp_bits__51_47_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4440000000000000ull,
        0xEFC043FFFF000000ull
    },
    {
        "set_rot_lt_mode_rt_mode",
        "set.Rot Bs_lt_mode, Bs_rt_mode",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_lt_mode",
            "Bs_lt_mode",
            "Bs_rt_mode",
            "Bs_rt_mode",
        },
        "",
        "",
        0x6800ull,
        0x1F800ull
    },
    {
        "set_rot_lt_mode_rt_mode_lt",
        "set.Rot Bs_lt_mode",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_lt_mode",
            "Bs_lt_mode",
        },
        "",
        "",
        0x6800ull,
        0x1F83Full
    },
    {
        "set_rot_lt_mode_rt_mode_rt",
        "set.Rot Bs_rt_mode",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_rt_mode",
            "Bs_rt_mode",
        },
        "",
        "",
        0x6800ull,
        0x1FFC0ull
    },
    {
        "set_rot_lt_mode_rt_mode_rt_lt",
        "set.Rot Bs_rt_mode, Bs_lt_mode",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_lt_mode",
            "Bs_lt_mode",
            "Bs_rt_mode",
            "Bs_rt_mode",
        },
        "",
        "",
        0x6800ull,
        0x1F800ull
    },
    {
        "set_xtrm",
        "set.xtrm Bs_signed, Bs_min, Bs_even, XTRM_VALUE_INDEX, (xtrm_N_fun ( B_line ,  Iu6 ))",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_signed",
            "Bs_signed",
            "Bs_min",
            "Bs_min",
            "Bs_even",
            "Bs_even",
            "B_line",
            "B_line",
            "XTRM_VALUE_INDEX",
            "XTRM_VALUE_INDEX_imp_bits__6_6_",
            "Iu6",
            "Iu6_imp_bits__5_0_",
        },
        "",
        "",
        0x4000ull,
        0x1F800ull
    },
    {
        "setip_Iu9_Iu32",
        "setip Iu9, IM32R11",
        64,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "Iu9",
            "Iu9_imp_bits__49_41_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x280003C00000000ull,
        0xEFFC01FC00000000ull
    },
    {
        "setip_Iu9_gX",
        "setip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x13E0080ull,
        0x1FFE00F0ull
    },
    {
        "sl_cc_gZ_gY_gX",
        "slCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6C00000ull,
        0x1FF0F000ull
    },
    {
        "sl_gY_gX_Iu5",
        "sl GX, GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x340000ull,
        0x1FFFE000ull
    },
    {
        "sr_cc_gZ_gX_gY",
        "srCONDUNSIGN_SIGN GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6600000ull,
        0x1FE0F000ull
    },
    {
        "sr_cc_gZ_gX_gY_uncond",
        "sr GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6600000ull,
        0x1FFFF000ull
    },
    {
        "sr_gY_gX_Iu5",
        "sr GX, GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x300000ull,
        0x1FFFE000ull
    },
    {
        "sr_s_cc_gZ_gX_gY_uncond",
        "sr.s GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6700000ull,
        0x1FFFF000ull
    },
    {
        "sr_s_gY_gX_Iu5",
        "sr.s GX, GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x1300000ull,
        0x1FFFE000ull
    },
    {
        "srt",
        "srt",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x7ull
    },
    {
        "stA_line_aX_is9",
        "stAA_line [AXG]+Is9",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x18000ull,
        0x78000ull
    },
    {
        "stA_line_aX_is9_line1_plus",
        "stA.laddr [AXG]+Is9",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x18200ull,
        0x78200ull
    },
    {
        "stA_w_line_aX_is9",
        "stAA_line.w [AXG]+Is9",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x20000ull,
        0x78000ull
    },
    {
        "stA_w_line_aX_is9_line1_plus",
        "stA.laddr.w [AXG]+Is9",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x20200ull,
        0x78200ull
    },
    {
        "stC_aX_Is18",
        "stC [AXG]+Is18",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4710000000000000ull,
        0xEFF83C0000000000ull
    },
    {
        "stC_agX_Is18_gY",
        "stC [AXG+Is18], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4760000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "stC_agX_Is18_gY_zero",
        "stC [AXG], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4760000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "stC_agX_Is18_u_gY",
        "stC [AXG]+Is18, GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4750000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "stC_agX_Is18_u_gY_st",
        "st [AXG]+Is18, GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4750000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "stC_agY_spIs18",
        "stC [sp+Is18], AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4768000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "stC_agY_spIs18_zero",
        "stC [sp], AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4768000000000000ull,
        0xEFFF83FFFF000000ull
    },
    {
        "stC_sp_Is18_u_agY",
        "stC [sp]+Is18, AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4758000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "stC_sp_Is18_u_agY_st",
        "st [sp]+Is18, AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4758000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "stC_u_agY_spIs18",
        "stC.u [sp+Is18], AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4778000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "stC_u_agY_spIs18_zero",
        "stC.u [sp], AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4778000000000000ull,
        0xEFFF83FFFF000000ull
    },
    {
        "stC_u_gY_aXIs18",
        "stC.u [AXG+Is18], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4770000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "stC_u_gY_aXIs18_zero",
        "stC.u [AXG], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4770000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "stC_w_aX_Is18",
        "stC.w [AXG]+Is18",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4730000000000000ull,
        0xEFF83C0000000000ull
    },
    {
        "stS_sp_Is10_gX",
        "stS [sp+Is10], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFFC000ull
    },
    {
        "stS_sp_Is10_gX_zero",
        "stS [sp], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFFFFF0ull
    },
    {
        "stS_u_sp_Is10_gX",
        "stS [sp]+Is10, GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FFFC000ull
    },
    {
        "stS_u_sp_Is10_gX_zero",
        "stS [sp], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FFFFFF0ull
    },
    {
        "st_Iu19_H_HI",
        "st IM19R5, H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5_imp_bits__22_4_",
        },
        "",
        "",
        0xA00000Cull,
        0x1F80000Full
    },
    {
        "st_Iu19_H_LO",
        "st IM19R4, H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4_imp_bits__22_4_",
        },
        "",
        "",
        0xA00000Cull,
        0x1F80000Full
    },
    {
        "st_Iu19_I32",
        "st IM19R9, IM32R11",
        64,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM19R9",
            "IM19R9_imp_bits__52_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x1C0000000000000ull,
        0xEFE0000000000000ull
    },
    {
        "st_Iu19_gZ_opS_HI",
        "st IM19R5, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xA000000ull,
        0x1F800000ull
    },
    {
        "st_Iu19_gZ_opS_LO",
        "st IM19R4, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xA000000ull,
        0x1F800000ull
    },
    {
        "st_aX_Is15_real_imag",
        "st [AXG]+Is15, D_REALis16, D_IMAGis16",
        64,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "Is15",
            "Is15_imp_bits__48_34_",
            "D_IMAGis16",
            "D_IMAGis16",
            "D_REALis16",
            "D_REALis16",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x180000000000000ull,
        0xEFC0000000000000ull
    },
    {
        "st_aX_Is18",
        "st [AXG]+Is18",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4710000000000000ull,
        0xEFF83C0000000000ull
    },
    {
        "st_aX_aY_llr_mode",
        "stLLR_MODE [AXG]A_subAYG",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
            "LLR_MODE",
            "LLR_MODE_imp_bits__2_0_",
        },
        "",
        "",
        0x30000ull,
        0x78008ull
    },
    {
        "st_aY_Is9_H",
        "st [AYG+Is9], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
        },
        "",
        "",
        0xA0000Cull,
        0x1FFC000Full
    },
    {
        "st_aY_Is9_H_zero",
        "st [AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0xA0000Cull,
        0x1FFC1FFFull
    },
    {
        "st_aY_Is9_gX",
        "stSLINE1b [AYG+Is9], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA00000ull,
        0x1FEC0000ull
    },
    {
        "st_aY_Is9_gX_line0_zero",
        "stS [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA00000ull,
        0x1FFC1FF0ull
    },
    {
        "st_aY_Is9_gX_line1_plus",
        "stS.laddr [AYG+Is9], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB00000ull,
        0x1FFC0000ull
    },
    {
        "st_aY_Is9_gX_line1_zero",
        "stS.laddr [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB00000ull,
        0x1FFC1FF0ull
    },
    {
        "st_aY_Is9_u_gX",
        "stSLINE1b [AYG]+Is9, GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xAC0000ull,
        0x1FEC0000ull
    },
    {
        "st_aY_Is9_u_gX_line1_plus",
        "stS.laddr [AYG]+Is9, GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xBC0000ull,
        0x1FFC0000ull
    },
    {
        "st_aY_aZ_H",
        "st [AXGAAsubAMAYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A0000Cull,
        0x1FEC1E0Full
    },
    {
        "st_aY_aZ_H_minus",
        "st [AXG-AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1B0000Cull,
        0x1FFC1E0Full
    },
    {
        "st_aY_aZ_H_plus",
        "st [AXG+AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A0000Cull,
        0x1FFC1E0Full
    },
    {
        "st_aY_aZ_u_gZ",
        "st [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00000ull,
        0x1FEC1E00ull
    },
    {
        "st_aY_aZ_u_gZ_minus",
        "st [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1B00000ull,
        0x1FFC1E00ull
    },
    {
        "st_aY_aZ_u_gZ_plus",
        "st [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00000ull,
        0x1FFC1E00ull
    },
    {
        "st_br_aX_aY_llr_mode",
        "stBR_LLR_MODE [AXG]A_subAYG",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
            "BR_LLR_MODE",
            "BR_LLR_MODE_imp_bits__2_0_",
        },
        "",
        "",
        0x30008ull,
        0x78008ull
    },
    {
        "st_gY_aXIs18",
        "st [AXG+Is18], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4760000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "st_gY_aXIs18_zero",
        "st [AXG], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4760000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "st_gY_spIs18",
        "st [sp+Is18], AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4768000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "st_gY_spIs18_zero",
        "st [sp], AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4768000000000000ull,
        0xEFFF83FFFF000000ull
    },
    {
        "st_high_aX_Is16_Iu8",
        "st.high [AXG]+Is16, Iu8",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "Iu8",
            "Iu8_imp_bits__47_40_",
            "Is16",
            "Is16_imp_bits__39_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4940000000000000ull,
        0xEFC1000000000000ull
    },
    {
        "st_high_aX_Is16_gZ",
        "st.high [AXG]+Is16, GZ",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "GZ",
            "GZ_imp_bits__45_42_",
            "Is16",
            "Is16_imp_bits__39_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4941000000000000ull,
        0xEFC1C30000000000ull
    },
    {
        "st_high_aX_aY_Iu8_minus",
        "st.high [AXG]-AYG, Iu8",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "Iu8",
            "Iu8_imp_bits__47_40_",
            "AYG",
            "AYG_imp_bits__28_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4900008000000000ull,
        0xEFC100FFE0000000ull
    },
    {
        "st_high_aX_aY_Iu8_plus",
        "st.high [AXG]+AYG, Iu8",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "Iu8",
            "Iu8_imp_bits__47_40_",
            "AYG",
            "AYG_imp_bits__28_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4900000000000000ull,
        0xEFC100FFE0000000ull
    },
    {
        "st_high_aX_aY_gZ_minus",
        "st.high [AXG]-AYG, GZ",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "GZ",
            "GZ_imp_bits__45_42_",
            "AYG",
            "AYG_imp_bits__28_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4901008000000000ull,
        0xEFC1C3FFE0000000ull
    },
    {
        "st_high_aX_aY_gZ_plus",
        "st.high [AXG]+AYG, GZ",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "GZ",
            "GZ_imp_bits__45_42_",
            "AYG",
            "AYG_imp_bits__28_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4901000000000000ull,
        0xEFC1C3FFE0000000ull
    },
    {
        "st_low_aX_Is16_Iu8",
        "st.low [AXG]+Is16, Iu8",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "Iu8",
            "Iu8_imp_bits__47_40_",
            "Is16",
            "Is16_imp_bits__39_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x48C0000000000000ull,
        0xEFC1000000000000ull
    },
    {
        "st_low_aX_Is16_gZ",
        "st.low [AXG]+Is16, GZ",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "GZ",
            "GZ_imp_bits__45_42_",
            "Is16",
            "Is16_imp_bits__39_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x48C1000000000000ull,
        0xEFC1C30000000000ull
    },
    {
        "st_low_aX_aY_Iu8_minus",
        "st.low [AXG]-AYG, Iu8",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "Iu8",
            "Iu8_imp_bits__47_40_",
            "AYG",
            "AYG_imp_bits__28_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4880008000000000ull,
        0xEFC100FFE0000000ull
    },
    {
        "st_low_aX_aY_Iu8_plus",
        "st.low [AXG]+AYG, Iu8",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "Iu8",
            "Iu8_imp_bits__47_40_",
            "AYG",
            "AYG_imp_bits__28_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4880000000000000ull,
        0xEFC100FFE0000000ull
    },
    {
        "st_low_aX_aY_gZ_minus",
        "st.low [AXG]-AYG, GZ",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "GZ",
            "GZ_imp_bits__45_42_",
            "AYG",
            "AYG_imp_bits__28_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4881008000000000ull,
        0xEFC1C3FFE0000000ull
    },
    {
        "st_low_aX_aY_gZ_plus",
        "st.low [AXG]+AYG, GZ",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "GZ",
            "GZ_imp_bits__45_42_",
            "AYG",
            "AYG_imp_bits__28_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4881000000000000ull,
        0xEFC1C3FFE0000000ull
    },
    {
        "st_sp_Is10_H",
        "st [sp+Is10], h",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
        },
        "",
        "",
        0x60000Cull,
        0x1FFFC00Full
    },
    {
        "st_sp_Is10_H_zero",
        "st [sp], h",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x60000Cull,
        0x1FFFFFFFull
    },
    {
        "st_sp_Is10_gX",
        "st [sp+Is10], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFFC000ull
    },
    {
        "st_sp_Is10_gX_plus",
        "st [sp+Is10], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFFC000ull
    },
    {
        "st_sp_Is10_gX_zero",
        "st [sp], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFFFFF0ull
    },
    {
        "st_u_aY_Is9_H",
        "st.u [AYG+Is9], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
        },
        "",
        "",
        0xA4000Cull,
        0x1FFC000Full
    },
    {
        "st_u_aY_Is9_H_zero",
        "st.u [AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0xA4000Cull,
        0x1FFC1FFFull
    },
    {
        "st_u_aY_Is9_gX",
        "stSLINE1b.u [AYG+Is9], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA40000ull,
        0x1FEC0000ull
    },
    {
        "st_u_aY_Is9_gX_line0_zero",
        "stS.u [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA40000ull,
        0x1FFC1FF0ull
    },
    {
        "st_u_aY_Is9_gX_line1_plus",
        "stS.laddr.u [AYG+Is9], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB40000ull,
        0x1FFC0000ull
    },
    {
        "st_u_aY_Is9_gX_line1_zero",
        "stS.laddr.u [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB40000ull,
        0x1FFC1FF0ull
    },
    {
        "st_u_aY_aZ_H",
        "st.u [AXGAAsubAMAYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A4000Cull,
        0x1FEC1E0Full
    },
    {
        "st_u_aY_aZ_H_minus",
        "st.u [AXG-AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1B4000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_aY_aZ_H_plus",
        "st.u [AXG+AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A4000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_aY_aZ_u_gZ",
        "st.u [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A40000ull,
        0x1FEC1E00ull
    },
    {
        "st_u_aY_aZ_u_gZ_minus",
        "st.u [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1B40000ull,
        0x1FFC1E00ull
    },
    {
        "st_u_aY_aZ_u_gZ_plus",
        "st.u [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A40000ull,
        0x1FFC1E00ull
    },
    {
        "st_u_aY_u_Is9_H",
        "st [AYG]+Is9, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
        },
        "",
        "",
        0xAC000Cull,
        0x1FFC000Full
    },
    {
        "st_u_aY_u_Is9_H_plus",
        "st [AYG]+Is9, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
        },
        "",
        "",
        0xAC000Cull,
        0x1FFC000Full
    },
    {
        "st_u_aY_u_aZ_H",
        "st [AXG]AAsubAMAYG, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1AC000Cull,
        0x1FEC1E0Full
    },
    {
        "st_u_aY_u_aZ_H_minus",
        "st [AXG]-AYG, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1BC000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_aY_u_aZ_H_plus",
        "st [AXG]+AYG, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1AC000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_aY_u_aZ_gZ",
        "st [AXG]AAsubAMAYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1AC0000ull,
        0x1FEC1E00ull
    },
    {
        "st_u_aY_u_aZ_gZ_minus",
        "st [AXG]-AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1BC0000ull,
        0x1FFC1E00ull
    },
    {
        "st_u_aY_u_aZ_gZ_plus",
        "st [AXG]+AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1AC0000ull,
        0x1FFC1E00ull
    },
    {
        "st_u_gY_aXIs18",
        "st.u [AXG+Is18], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4770000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "st_u_gY_aXIs18_zero",
        "st.u [AXG], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4770000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "st_u_gY_spIs18",
        "st.u [sp+Is18], AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4778000000000000ull,
        0xEFFF800000000000ull
    },
    {
        "st_u_gY_spIs18_zero",
        "st.u [sp], AYG",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AYG",
            "AYG_imp_bits__46_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4778000000000000ull,
        0xEFFF83FFFF000000ull
    },
    {
        "st_u_sp_Is10_gX",
        "st [sp]+Is10, GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FFFC000ull
    },
    {
        "st_u_sp_Is10_gX_plus",
        "st [sp]+Is10, GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FFFC000ull
    },
    {
        "st_u_sp_Is10_gX_zero",
        "st [sp], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FFFFFF0ull
    },
    {
        "st_u_sp_u_Is10_H",
        "st [sp]+Is10, h",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__13_4_",
        },
        "",
        "",
        0x6C000Cull,
        0x1FFFC00Full
    },
    {
        "st_u_sp_u_Is10_H_zero",
        "st [sp], h",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6C000Cull,
        0x1FFFFFFFull
    },
    {
        "st_u_x2_aY_aZ_u_gZ",
        "st.u.x2 [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A40200ull,
        0x1FEC1E00ull
    },
    {
        "st_u_x2_aY_aZ_u_gZ_minus",
        "st.u.x2 [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1B40200ull,
        0x1FFC1E00ull
    },
    {
        "st_u_x2_aY_aZ_u_gZ_plus",
        "st.u.x2 [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A40200ull,
        0x1FFC1E00ull
    },
    {
        "st_u_x2_aY_u_aZ_gZ",
        "st.x2 [AXG]AAsubAMAYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1AC0200ull,
        0x1FEC1E00ull
    },
    {
        "st_u_x2_aY_u_aZ_gZ_minus",
        "st.x2 [AXG]-AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1BC0200ull,
        0x1FFC1E00ull
    },
    {
        "st_u_x2_aY_u_aZ_gZ_plus",
        "st.x2 [AXG]+AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1AC0200ull,
        0x1FFC1E00ull
    },
    {
        "st_uline",
        "st.uline [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
        },
        "",
        "",
        0x30001ull,
        0x783FFull
    },
    {
        "st_w_aX_Is18",
        "st.w [AXG]+Is18",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4730000000000000ull,
        0xEFF83C0000000000ull
    },
    {
        "st_w_aX_aY",
        "st.w [AXG]A_subAYG",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
        },
        "",
        "",
        0x38000ull,
        0x7800Full
    },
    {
        "st_w_br_aX_aY",
        "st.w.br [AXG]A_subAYG",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
        },
        "",
        "",
        0x38008ull,
        0x7800Full
    },
    {
        "st_x2_aY_aZ_u_gZ",
        "st.x2 [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00200ull,
        0x1FEC1E00ull
    },
    {
        "st_x2_aY_aZ_u_gZ_minus",
        "st.x2 [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1B00200ull,
        0x1FFC1E00ull
    },
    {
        "st_x2_aY_aZ_u_gZ_plus",
        "st.x2 [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00200ull,
        0x1FFC1E00ull
    },
    {
        "sthC_gY_aXIs18",
        "sthC [AXG+Is18], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47C0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "sthC_gY_aXIs18_zero",
        "sthC [AXG], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47C0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "sthC_gY_aX_Is18",
        "sthC [AXG]+Is18, GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4790000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "sthC_gY_spIs18",
        "sthC [sp+Is18], GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47C8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "sthC_gY_spIs18_zero",
        "sthC [sp], GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47C8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "sthC_gY_sp_Is18",
        "sthC [sp]+Is18, GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4798000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "sthC_u_gY_aXIs18",
        "sthC.u [AXG+Is18], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47D0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "sthC_u_gY_aXIs18_zero",
        "sthC.u [AXG], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47D0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "sthC_u_gY_spIs18",
        "sthC.u [sp+Is18], GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47D8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "sthC_u_gY_spIs18_zero",
        "sthC.u [sp], GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47D8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "sth_I_gZ_HI",
        "sth IM19R5, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xB000000ull,
        0x1F800000ull
    },
    {
        "sth_I_gZ_LO",
        "sth IM19R4, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4_imp_bits__22_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xB000000ull,
        0x1F800000ull
    },
    {
        "sth_Iu19_I16",
        "sth IM19R9, I16",
        64,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM19R9",
            "IM19R9_imp_bits__52_34_",
            "I16",
            "I16_imp_bits__17_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x1E0000000000000ull,
        0xEFE00003FFFC0000ull
    },
    {
        "sth_aX_Is9_I16",
        "sth [AXG]+Is9, imme16",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__53_49_",
            "Is9",
            "Is9_imp_bits__48_40_",
            "imme16",
            "imme16_imp_bits__39_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4800000000000000ull,
        0xEFC0000000000000ull
    },
    {
        "sth_aY_Is9_gZ",
        "sthLINE1b [AXG+Is9], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA00000ull,
        0x1FEC0000ull
    },
    {
        "sth_aY_Is9_gZ_line0_zero",
        "sthS [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA00000ull,
        0x1FFC1FF0ull
    },
    {
        "sth_aY_Is9_gZ_line1_plus",
        "sthS.laddr [AXG+Is9], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDB00000ull,
        0x1FFC0000ull
    },
    {
        "sth_aY_Is9_gZ_line1_zero",
        "sthS.laddr [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDB00000ull,
        0x1FFC1FF0ull
    },
    {
        "sth_aY_aZ_gZ",
        "sth [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFA00000ull,
        0x1FEC1E00ull
    },
    {
        "sth_aY_aZ_gZ_minus",
        "sth [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFB00000ull,
        0x1FFC1E00ull
    },
    {
        "sth_aY_aZ_gZ_unsign",
        "sth [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFA00000ull,
        0x1FFC1E00ull
    },
    {
        "sth_aY_u_Is9_gZ",
        "sthLINE1b [AXG]+Is9, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDAC0000ull,
        0x1FEC0000ull
    },
    {
        "sth_aY_u_Is9_gZ_line1_plus",
        "sthS.laddr [AXG]+Is9, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDBC0000ull,
        0x1FFC0000ull
    },
    {
        "sth_gY_aXIs18",
        "sth [AXG+Is18], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47C0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "sth_gY_aXIs18_zero",
        "sth [AXG], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47C0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "sth_gY_aX_Is18",
        "sth [AXG]+Is18, GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4790000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "sth_gY_spIs18",
        "sth [sp+Is18], GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47C8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "sth_gY_spIs18_zero",
        "sth [sp], GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47C8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "sth_gY_sp_Is18",
        "sth [sp]+Is18, GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4798000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "sth_u_aY_Is9_gZ",
        "sthLINE1b.u [AXG+Is9], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA40000ull,
        0x1FEC0000ull
    },
    {
        "sth_u_aY_Is9_gZ_line0_zero",
        "sthS.u [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA40000ull,
        0x1FFC1FF0ull
    },
    {
        "sth_u_aY_Is9_gZ_line1_plus",
        "sthS.laddr.u [AXG+Is9], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9",
            "Is9_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDB40000ull,
        0x1FFC0000ull
    },
    {
        "sth_u_aY_Is9_gZ_line1_zero",
        "sthS.laddr.u [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDB40000ull,
        0x1FFC1FF0ull
    },
    {
        "sth_u_aY_aZ_gZ",
        "sth.u [AXGAAsubAMAYG] GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFA40000ull,
        0x1FEC1E00ull
    },
    {
        "sth_u_aY_aZ_gZ_minus",
        "sth.u [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFB40000ull,
        0x1FFC1E00ull
    },
    {
        "sth_u_aY_aZ_gZ_unsign",
        "sth.u [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFA40000ull,
        0x1FFC1E00ull
    },
    {
        "sth_u_aY_u_aZ_gZ",
        "sth [AXG]AAsubAMAYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFAC0000ull,
        0x1FEC1E00ull
    },
    {
        "sth_u_aY_u_aZ_gZ_minus",
        "sth [AXG]-AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFBC0000ull,
        0x1FFC1E00ull
    },
    {
        "sth_u_aY_u_aZ_gZ_unsign",
        "sth [AXG]+AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFAC0000ull,
        0x1FFC1E00ull
    },
    {
        "sth_u_gY_aXIs18",
        "sth.u [AXG+Is18], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47D0000000000000ull,
        0xEFF8000000000000ull
    },
    {
        "sth_u_gY_aXIs18_zero",
        "sth.u [AXG], GY",
        64,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "AXG",
            "AXG_imp_bits__50_46_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47D0000000000000ull,
        0xEFF803FFFF000000ull
    },
    {
        "sth_u_gY_spIs18",
        "sth.u [sp+Is18], GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "Is18",
            "Is18_imp_bits__41_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47D8000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "sth_u_gY_spIs18_zero",
        "sth.u [sp], GY",
        64,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__45_42_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x47D8000000000000ull,
        0xEFFFC3FFFF000000ull
    },
    {
        "stm",
        "stm [sp+Is16], STM_G0(MASK_32)STM_G1(MASK_32 >> 1)STM_G2(MASK_32 >> 2)STM_G3(MASK_32 >> 3)STM_G4(MASK_32 >> 4)STM_G5(MASK_32 >> 5)STM_G6(MASK_32 >> 6)STM_G7(MASK_32 >> 7)STM_G8(MASK_32 >> 8)STM_G9(MASK_32 >> 9)STM_G10(MASK_32 >> 10)STM_G11(MASK_32 >> 11)STM_A0(MASK_32 >> 12)STM_A1(MASK_32 >> 13)STM_A2(MASK_32 >> 14)STM_A3(MASK_32 >> 15)STM_A4(MASK_32 >> 16)STM_A5(MASK_32 >> 17)STM_A6(MASK_32 >> 18)STM_A7(MASK_32 >> 19)STM_A8(MASK_32 >> 20)STM_A9(MASK_32 >> 21)STM_A10(MASK_32 >> 22)STM_A11(MASK_32 >> 23)STM_A12(MASK_32 >> 24)STM_A13(MASK_32 >> 25)STM_A14(MASK_32 >> 26)STM_A15(MASK_32 >> 27)STM_A16(MASK_32 >> 28)STM_A17(MASK_32 >> 29)STM_A18(MASK_32 >> 30)STM_A19(MASK_32 >> 31)",
        64,
        opD,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "Is16",
            "Is16_imp_bits__49_34_",
            "MASK_32",
            "MASK_32_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x340000000000000ull,
        0xEFFC000000000000ull
    },
    {
        "stm_sp_Is10_Iu5",
        "stm [sp+Is10], LDM_STM_rSt(MASK_5), LDM_STM_rV(MASK_5 >> 1), LDM_STM_rS2(MASK_5 >> 2), LDM_STM_rS1(MASK_5 >> 3), LDM_STM_rS0(MASK_5 >> 4)",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10",
            "Is10_imp_bits__14_5_",
            "MASK_5",
            "MASK_5_imp_bits__4_0_",
        },
        "",
        "",
        0x2C00000ull,
        0x1FFF8000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32",
        "subDUCC_FIELDCOND GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "COND",
            "COND_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248000000000000ull,
        0xEFFDC00000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0",
        "subDUCC_FIELD GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248000000000000ull,
        0xEFFDFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0_gX_sp",
        "subDUCC_FIELD GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248038000000000ull,
        0xEFFDFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0_gX_sp_sub",
        "subUCC_FIELD GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248038000000000ull,
        0xEFFDFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0_sp",
        "subDUCC_FIELD sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24803B800000000ull,
        0xEFFDFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0_sp_gY",
        "subDUCC_FIELD sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248003800000000ull,
        0xEFFDFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0_sp_gY_sub",
        "subUCC_FIELD sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248003800000000ull,
        0xEFFDFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0_sp_sp",
        "subDUCC_FIELD sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24803B800000000ull,
        0xEFFDFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0_sp_sp_sub",
        "subUCC_FIELD sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24803B800000000ull,
        0xEFFDFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0_sp_sub",
        "subUCC_FIELD sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24803B800000000ull,
        0xEFFDFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_cond0_sub",
        "subUCC_FIELD GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__49_49_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248000000000000ull,
        0xEFFDFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_0",
        "subD.al GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_1",
        "subD.cs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_10",
        "subD.le GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248240000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_11",
        "subD.lt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248280000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_12",
        "subD.ne GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_13",
        "subD.ls GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248300000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_14",
        "subD.vc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248340000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_15",
        "subD.cc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_16",
        "subD.hs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_17",
        "subD.nv GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_18",
        "subD.ucc.al GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_19",
        "subD.ucc.cs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_2",
        "subD.lo GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_20",
        "subD.ucc.lo GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_21",
        "subD.ucc.vs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A080000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_22",
        "subD.ucc.hi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_23",
        "subD.ucc.eq GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A100000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_24",
        "subD.ucc.ge GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A140000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_25",
        "subD.ucc.gt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A180000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_26",
        "subD.ucc.pl GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_27",
        "subD.ucc.mi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A200000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_28",
        "subD.ucc.le GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A240000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_29",
        "subD.ucc.lt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A280000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_3",
        "subD.vs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248080000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_30",
        "subD.ucc.ne GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_31",
        "subD.ucc.ls GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A300000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_32",
        "subD.ucc.vc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A340000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_33",
        "subD.ucc.cc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_34",
        "subD.ucc.hs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_35",
        "subD.ucc.nv GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_4",
        "subD.hi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_5",
        "subD.eq GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248100000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_6",
        "subD.ge GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248140000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_7",
        "subD.gt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248180000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_8",
        "subD.pl GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_9",
        "subD.mi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248200000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_0",
        "sub.al GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_1",
        "sub.cs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_10",
        "sub.le GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248240000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_11",
        "sub.lt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248280000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_12",
        "sub.ne GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_13",
        "sub.ls GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248300000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_14",
        "sub.vc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248340000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_15",
        "sub.cc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_16",
        "sub.hs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_17",
        "sub.nv GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_18",
        "sub.ucc.al GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_19",
        "sub.ucc.cs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_2",
        "sub.lo GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_20",
        "sub.ucc.lo GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A040000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_21",
        "sub.ucc.vs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A080000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_22",
        "sub.ucc.hi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_23",
        "sub.ucc.eq GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A100000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_24",
        "sub.ucc.ge GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A140000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_25",
        "sub.ucc.gt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A180000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_26",
        "sub.ucc.pl GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_27",
        "sub.ucc.mi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A200000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_28",
        "sub.ucc.le GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A240000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_29",
        "sub.ucc.lt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A280000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_3",
        "sub.vs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248080000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_30",
        "sub.ucc.ne GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_31",
        "sub.ucc.ls GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A300000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_32",
        "sub.ucc.vc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A340000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_33",
        "sub.ucc.cc GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_34",
        "sub.ucc.hs GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A380000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_35",
        "sub.ucc.nv GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_4",
        "sub.hi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_5",
        "sub.eq GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248100000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_6",
        "sub.ge GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248140000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_7",
        "sub.gt GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248180000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_8",
        "sub.pl GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481C0000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_gY_sub_9",
        "sub.mi GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248200000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_0",
        "subD.al GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248038000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_1",
        "subD.cs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_10",
        "subD.le GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248278000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_11",
        "subD.lt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_12",
        "subD.ne GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_13",
        "subD.ls GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248338000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_14",
        "subD.vc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248378000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_15",
        "subD.cc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_16",
        "subD.hs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_17",
        "subD.nv GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_18",
        "subD.ucc.al GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A038000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_19",
        "subD.ucc.cs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_2",
        "subD.lo GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_20",
        "subD.ucc.lo GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_21",
        "subD.ucc.vs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_22",
        "subD.ucc.hi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_23",
        "subD.ucc.eq GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A138000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_24",
        "subD.ucc.ge GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A178000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_25",
        "subD.ucc.gt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_26",
        "subD.ucc.pl GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_27",
        "subD.ucc.mi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A238000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_28",
        "subD.ucc.le GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A278000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_29",
        "subD.ucc.lt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_3",
        "subD.vs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_30",
        "subD.ucc.ne GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_31",
        "subD.ucc.ls GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A338000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_32",
        "subD.ucc.vc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A378000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_33",
        "subD.ucc.cc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_34",
        "subD.ucc.hs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_35",
        "subD.ucc.nv GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_4",
        "subD.hi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_5",
        "subD.eq GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248138000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_6",
        "subD.ge GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248178000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_7",
        "subD.gt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_8",
        "subD.pl GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_9",
        "subD.mi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248238000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_0",
        "sub.al GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248038000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_1",
        "sub.cs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_10",
        "sub.le GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248278000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_11",
        "sub.lt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_12",
        "sub.ne GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_13",
        "sub.ls GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248338000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_14",
        "sub.vc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248378000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_15",
        "sub.cc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_16",
        "sub.hs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_17",
        "sub.nv GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_18",
        "sub.ucc.al GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A038000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_19",
        "sub.ucc.cs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_2",
        "sub.lo GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_20",
        "sub.ucc.lo GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A078000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_21",
        "sub.ucc.vs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_22",
        "sub.ucc.hi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_23",
        "sub.ucc.eq GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A138000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_24",
        "sub.ucc.ge GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A178000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_25",
        "sub.ucc.gt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_26",
        "sub.ucc.pl GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_27",
        "sub.ucc.mi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A238000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_28",
        "sub.ucc.le GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A278000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_29",
        "sub.ucc.lt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_3",
        "sub.vs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_30",
        "sub.ucc.ne GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_31",
        "sub.ucc.ls GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A338000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_32",
        "sub.ucc.vc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A378000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_33",
        "sub.ucc.cc GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_34",
        "sub.ucc.hs GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_35",
        "sub.ucc.nv GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_4",
        "sub.hi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_5",
        "sub.eq GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248138000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_6",
        "sub.ge GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248178000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_7",
        "sub.gt GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481B8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_8",
        "sub.pl GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481F8000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_gX_sp_sub_9",
        "sub.mi GX, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248238000000000ull,
        0xEFFFFFC000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_0",
        "subD.al sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24803B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_1",
        "subD.cs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24807B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_10",
        "subD.le sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24827B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_11",
        "subD.lt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_12",
        "subD.ne sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_13",
        "subD.ls sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24833B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_14",
        "subD.vc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24837B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_15",
        "subD.cc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_16",
        "subD.hs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_17",
        "subD.nv sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_18",
        "subD.ucc.al sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A03B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_19",
        "subD.ucc.cs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A07B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_2",
        "subD.lo sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24807B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_20",
        "subD.ucc.lo sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A07B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_21",
        "subD.ucc.vs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_22",
        "subD.ucc.hi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_23",
        "subD.ucc.eq sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A13B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_24",
        "subD.ucc.ge sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A17B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_25",
        "subD.ucc.gt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_26",
        "subD.ucc.pl sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_27",
        "subD.ucc.mi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A23B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_28",
        "subD.ucc.le sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A27B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_29",
        "subD.ucc.lt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_3",
        "subD.vs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_30",
        "subD.ucc.ne sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_31",
        "subD.ucc.ls sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A33B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_32",
        "subD.ucc.vc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A37B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_33",
        "subD.ucc.cc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_34",
        "subD.ucc.hs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_35",
        "subD.ucc.nv sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_4",
        "subD.hi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_5",
        "subD.eq sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24813B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_6",
        "subD.ge sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24817B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_7",
        "subD.gt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_8",
        "subD.pl sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_9",
        "subD.mi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24823B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_0",
        "subD.al sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248003800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_1",
        "subD.cs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_10",
        "subD.le sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248243800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_11",
        "subD.lt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248283800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_12",
        "subD.ne sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_13",
        "subD.ls sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248303800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_14",
        "subD.vc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248343800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_15",
        "subD.cc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_16",
        "subD.hs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_17",
        "subD.nv sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_18",
        "subD.ucc.al sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A003800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_19",
        "subD.ucc.cs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_2",
        "subD.lo sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_20",
        "subD.ucc.lo sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_21",
        "subD.ucc.vs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A083800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_22",
        "subD.ucc.hi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_23",
        "subD.ucc.eq sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A103800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_24",
        "subD.ucc.ge sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A143800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_25",
        "subD.ucc.gt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A183800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_26",
        "subD.ucc.pl sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_27",
        "subD.ucc.mi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A203800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_28",
        "subD.ucc.le sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A243800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_29",
        "subD.ucc.lt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A283800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_3",
        "subD.vs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248083800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_30",
        "subD.ucc.ne sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_31",
        "subD.ucc.ls sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A303800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_32",
        "subD.ucc.vc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A343800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_33",
        "subD.ucc.cc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_34",
        "subD.ucc.hs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_35",
        "subD.ucc.nv sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_4",
        "subD.hi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_5",
        "subD.eq sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248103800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_6",
        "subD.ge sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248143800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_7",
        "subD.gt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248183800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_8",
        "subD.pl sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_9",
        "subD.mi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248203800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_0",
        "sub.al sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248003800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_1",
        "sub.cs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_10",
        "sub.le sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248243800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_11",
        "sub.lt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248283800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_12",
        "sub.ne sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_13",
        "sub.ls sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248303800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_14",
        "sub.vc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248343800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_15",
        "sub.cc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_16",
        "sub.hs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_17",
        "sub.nv sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_18",
        "sub.ucc.al sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A003800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_19",
        "sub.ucc.cs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_2",
        "sub.lo sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_20",
        "sub.ucc.lo sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A043800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_21",
        "sub.ucc.vs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A083800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_22",
        "sub.ucc.hi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_23",
        "sub.ucc.eq sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A103800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_24",
        "sub.ucc.ge sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A143800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_25",
        "sub.ucc.gt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A183800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_26",
        "sub.ucc.pl sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_27",
        "sub.ucc.mi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A203800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_28",
        "sub.ucc.le sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A243800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_29",
        "sub.ucc.lt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A283800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_3",
        "sub.vs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248083800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_30",
        "sub.ucc.ne sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_31",
        "sub.ucc.ls sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A303800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_32",
        "sub.ucc.vc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A343800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_33",
        "sub.ucc.cc sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_34",
        "sub.ucc.hs sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A383800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_35",
        "sub.ucc.nv sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_4",
        "sub.hi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_5",
        "sub.eq sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248103800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_6",
        "sub.ge sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248143800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_7",
        "sub.gt sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248183800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_8",
        "sub.pl sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481C3800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_gY_sub_9",
        "sub.mi sp, GY, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x248203800000000ull,
        0xEFFFFC3C00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_0",
        "subD.al sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24803B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_1",
        "subD.cs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24807B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_10",
        "subD.le sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24827B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_11",
        "subD.lt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_12",
        "subD.ne sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_13",
        "subD.ls sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24833B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_14",
        "subD.vc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24837B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_15",
        "subD.cc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_16",
        "subD.hs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_17",
        "subD.nv sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_18",
        "subD.ucc.al sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A03B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_19",
        "subD.ucc.cs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A07B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_2",
        "subD.lo sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24807B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_20",
        "subD.ucc.lo sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A07B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_21",
        "subD.ucc.vs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_22",
        "subD.ucc.hi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_23",
        "subD.ucc.eq sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A13B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_24",
        "subD.ucc.ge sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A17B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_25",
        "subD.ucc.gt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_26",
        "subD.ucc.pl sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_27",
        "subD.ucc.mi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A23B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_28",
        "subD.ucc.le sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A27B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_29",
        "subD.ucc.lt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_3",
        "subD.vs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_30",
        "subD.ucc.ne sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_31",
        "subD.ucc.ls sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A33B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_32",
        "subD.ucc.vc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A37B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_33",
        "subD.ucc.cc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_34",
        "subD.ucc.hs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_35",
        "subD.ucc.nv sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_4",
        "subD.hi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_5",
        "subD.eq sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24813B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_6",
        "subD.ge sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24817B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_7",
        "subD.gt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_8",
        "subD.pl sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_9",
        "subD.mi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24823B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_0",
        "sub.al sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24803B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_1",
        "sub.cs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24807B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_10",
        "sub.le sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24827B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_11",
        "sub.lt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_12",
        "sub.ne sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_13",
        "sub.ls sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24833B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_14",
        "sub.vc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24837B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_15",
        "sub.cc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_16",
        "sub.hs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_17",
        "sub.nv sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_18",
        "sub.ucc.al sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A03B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_19",
        "sub.ucc.cs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A07B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_2",
        "sub.lo sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24807B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_20",
        "sub.ucc.lo sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A07B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_21",
        "sub.ucc.vs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_22",
        "sub.ucc.hi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_23",
        "sub.ucc.eq sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A13B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_24",
        "sub.ucc.ge sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A17B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_25",
        "sub.ucc.gt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_26",
        "sub.ucc.pl sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_27",
        "sub.ucc.mi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A23B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_28",
        "sub.ucc.le sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A27B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_29",
        "sub.ucc.lt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_3",
        "sub.vs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_30",
        "sub.ucc.ne sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_31",
        "sub.ucc.ls sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A33B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_32",
        "sub.ucc.vc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A37B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_33",
        "sub.ucc.cc sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_34",
        "sub.ucc.hs sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_35",
        "sub.ucc.nv sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_4",
        "sub.hi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_5",
        "sub.eq sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24813B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_6",
        "sub.ge sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24817B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_7",
        "sub.gt sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_8",
        "sub.pl sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sp_sub_9",
        "sub.mi sp, sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24823B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_0",
        "sub.al sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24803B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_1",
        "sub.cs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24807B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_10",
        "sub.le sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24827B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_11",
        "sub.lt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_12",
        "sub.ne sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2482FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_13",
        "sub.ls sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24833B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_14",
        "sub.vc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24837B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_15",
        "sub.cc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_16",
        "sub.hs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_17",
        "sub.nv sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2483FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_18",
        "sub.ucc.al sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A03B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_19",
        "sub.ucc.cs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A07B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_2",
        "sub.lo sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24807B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_20",
        "sub.ucc.lo sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A07B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_21",
        "sub.ucc.vs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_22",
        "sub.ucc.hi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A0FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_23",
        "sub.ucc.eq sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A13B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_24",
        "sub.ucc.ge sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A17B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_25",
        "sub.ucc.gt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_26",
        "sub.ucc.pl sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A1FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_27",
        "sub.ucc.mi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A23B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_28",
        "sub.ucc.le sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A27B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_29",
        "sub.ucc.lt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_3",
        "sub.vs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_30",
        "sub.ucc.ne sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A2FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_31",
        "sub.ucc.ls sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A33B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_32",
        "sub.ucc.vc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A37B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_33",
        "sub.ucc.cc sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_34",
        "sub.ucc.hs sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_35",
        "sub.ucc.nv sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24A3FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_4",
        "sub.hi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2480FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_5",
        "sub.eq sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24813B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_6",
        "sub.ge sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24817B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_7",
        "sub.gt sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481BB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_8",
        "sub.pl sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2481FB800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sp_sub_9",
        "sub.mi sp, IM32R11",
        64,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x24823B800000000ull,
        0xEFFFFFFC00000000ull
    },
    {
        "subS_gZ_gX_gY",
        "subS GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A00000ull,
        0x1FFFF000ull
    },
    {
        "subS_gZ_gX_sp",
        "subS GZ, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A00E00ull,
        0x1FFFFF00ull
    },
    {
        "subS_gZ_sp_gY",
        "subS GZ, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A000E0ull,
        0x1FFFF0F0ull
    },
    {
        "subS_gZ_sp_sp",
        "subS GZ, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A00EE0ull,
        0x1FFFFFF0ull
    },
    {
        "subS_sp_gX_gY",
        "subS sp, GX, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6A0000Eull,
        0x1FFFF00Full
    },
    {
        "subS_sp_gX_sp",
        "subS sp, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6A00E0Eull,
        0x1FFFFF0Full
    },
    {
        "subS_sp_sp_gY",
        "subS sp, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x6A000EEull,
        0x1FFFF0FFull
    },
    {
        "subS_sp_sp_sp",
        "subS sp, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6A00EEEull,
        0x1FFFFFFFull
    },
    {
        "subS_ucc_gZ_gX_gY",
        "subS.ucc GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6B00000ull,
        0x1FFFF000ull
    },
    {
        "subS_ucc_gZ_gX_sp",
        "subS.ucc GZ, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6B00E00ull,
        0x1FFFFF00ull
    },
    {
        "subS_ucc_gZ_sp_gY",
        "subS.ucc GZ, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6B000E0ull,
        0x1FFFF0F0ull
    },
    {
        "subS_ucc_gZ_sp_sp",
        "subS.ucc GZ, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6B00EE0ull,
        0x1FFFFFF0ull
    },
    {
        "subS_ucc_s_gZ_Is16",
        "subSUCC_FIELD_S GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_S",
            "UCC_FIELD_S_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD500000ull,
        0x1FD00000ull
    },
    {
        "subS_ucc_s_gZ_Is16_sub_s",
        "subUCC_FIELD_S GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_S",
            "UCC_FIELD_S_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD500000ull,
        0x1FD00000ull
    },
    {
        "subS_ucc_s_sp_Is16_subS_s",
        "subSUCC_FIELD_S sp, Is16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_S",
            "UCC_FIELD_S_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0xD50000Eull,
        0x1FD0000Full
    },
    {
        "subS_ucc_s_sp_Is16_sub_s",
        "subUCC_FIELD_S sp, Is16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_S",
            "UCC_FIELD_S_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
        },
        "",
        "",
        0xD50000Eull,
        0x1FD0000Full
    },
    {
        "subS_ucc_sp_gX_gY",
        "subS.ucc sp, GX, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6B0000Eull,
        0x1FFFF00Full
    },
    {
        "subS_ucc_sp_gX_sp",
        "subS.ucc sp, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6B00E0Eull,
        0x1FFFFF0Full
    },
    {
        "subS_ucc_sp_sp_gY",
        "subS.ucc sp, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x6B000EEull,
        0x1FFFF0FFull
    },
    {
        "subS_ucc_sp_sp_sp",
        "subS.ucc sp, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6B00EEEull,
        0x1FFFFFFFull
    },
    {
        "subS_ucc_z_gZ_Iu16",
        "subSUCC_FIELD_Z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_Z",
            "UCC_FIELD_Z_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD400000ull,
        0x1FD00000ull
    },
    {
        "subS_ucc_z_gZ_Iu16_sp",
        "subSUCC_FIELD_Z sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_Z",
            "UCC_FIELD_Z_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xD40000Eull,
        0x1FD0000Full
    },
    {
        "subS_ucc_z_gZ_Iu16_sp_sub_z",
        "subUCC_FIELD_Z sp, Iu16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_Z",
            "UCC_FIELD_Z_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
        },
        "",
        "",
        0xD40000Eull,
        0x1FD0000Full
    },
    {
        "subS_ucc_z_gZ_Iu16_sub_z",
        "subUCC_FIELD_Z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD_Z",
            "UCC_FIELD_Z_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD400000ull,
        0x1FD00000ull
    },
    {
        "sub_aX_aY_aZ",
        "sub AX, AY, AZ",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "AY",
            "AY_imp_bits__9_5_",
            "AZ",
            "AZ_imp_bits__4_0_",
        },
        "",
        "",
        0x48000ull,
        0x78000ull
    },
    {
        "sub_cc_gZ_gX_gY",
        "subCONDUCC_FIELD GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A00000ull,
        0x1FE0F000ull
    },
    {
        "sub_gZ_gX_gY",
        "sub GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A00000ull,
        0x1FFFF000ull
    },
    {
        "sub_gZ_gX_sp",
        "sub GZ, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A00E00ull,
        0x1FFFFF00ull
    },
    {
        "sub_gZ_sp_gY",
        "sub GZ, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A000E0ull,
        0x1FFFF0F0ull
    },
    {
        "sub_gZ_sp_sp",
        "sub GZ, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A00EE0ull,
        0x1FFFFFF0ull
    },
    {
        "sub_sp_gX_gY",
        "sub sp, GX, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6A0000Eull,
        0x1FFFF00Full
    },
    {
        "sub_sp_gX_sp",
        "sub sp, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6A00E0Eull,
        0x1FFFFF0Full
    },
    {
        "sub_sp_sp_gY",
        "sub sp, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x6A000EEull,
        0x1FFFF0FFull
    },
    {
        "sub_sp_sp_sp",
        "sub sp, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6A00EEEull,
        0x1FFFFFFFull
    },
    {
        "sub_ucc_gZ_gX_gY",
        "sub.ucc GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6B00000ull,
        0x1FFFF000ull
    },
    {
        "sub_ucc_gZ_gX_sp",
        "sub.ucc GZ, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6B00E00ull,
        0x1FFFFF00ull
    },
    {
        "sub_ucc_gZ_sp_gY",
        "sub.ucc GZ, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6B000E0ull,
        0x1FFFF0F0ull
    },
    {
        "sub_ucc_gZ_sp_sp",
        "sub.ucc GZ, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6B00EE0ull,
        0x1FFFFFF0ull
    },
    {
        "sub_ucc_sp_gX_gY",
        "sub.ucc sp, GX, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6B0000Eull,
        0x1FFFF00Full
    },
    {
        "sub_ucc_sp_gX_sp",
        "sub.ucc sp, GX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6B00E0Eull,
        0x1FFFFF0Full
    },
    {
        "sub_ucc_sp_sp_gY",
        "sub.ucc sp, sp, GY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
        },
        "",
        "",
        0x6B000EEull,
        0x1FFFF0FFull
    },
    {
        "sub_ucc_sp_sp_sp",
        "sub.ucc sp, sp, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6B00EEEull,
        0x1FFFFFFFull
    },
    {
        "swbreak",
        "swbreak",
        1,
        opX,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "swbreak_HI",
        "swbreak_HI",
        1,
        opX,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "swbreak_LO",
        "swbreak_LO",
        1,
        opX,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "swi_au_Iu16",
        "swiC_au Iu16",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_au",
            "C_au",
            "Iu16",
            "Iu16_imp_bits__39_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
        },
        "",
        "",
        0x4230000000000003ull,
        0xEFF9FF0000000003ull
    },
    {
        "swi_cc_Iu16",
        "swiC_cc Iu16",
        64,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "C_cc",
            "C_cc",
            "Iu16",
            "Iu16_imp_bits__39_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
        },
        "",
        "",
        0x4200000000000003ull,
        0xEFE1FF0000000003ull
    },
    {
        "wr_even_fft3",
        "wr.even|fft3",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0x7ull
    },
    {
        "wr_fft7_fft2",
        "wr.fft7|fft2",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7ull,
        0x7ull
    },
    {
        "wr_fftn_fft1",
        "wr.fftn|fft1",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x7ull
    },
    {
        "wr_fn1_fft6",
        "wr.fn1|fft6",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0x7ull
    },
    {
        "wr_fn_fft5",
        "wr.fn|fft5",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4ull,
        0x7ull
    },
    {
        "wr_hlinecplx",
        "wr.hlinecplx",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x7ull
    },
    {
        "wr_nop",
        "wr_nop",
        3,
        opVwr,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7ull
    },
    {
        "wr_straight_fft4",
        "wr.straight|fft4",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0x7ull
    },
    {
        "xorD_gX_gY_I32",
        "xorDCOND_AL GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x26C000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "xorD_gX_gY_I32_xorD_gX_gY_I32",
        "xorD GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x26C000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "xorD_gX_gY_I32_xor_cc_gX_I32",
        "xorCOND_AL GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x26C000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "xorD_gX_gY_I32_xor_cc_gX_gY_I32",
        "xorCOND_AL GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "COND_AL",
            "COND_AL_imp_bits__45_42_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x26C000000000000ull,
        0xEFFFC00000000000ull
    },
    {
        "xorD_gX_gY_I32_xor_gX_I32",
        "xor GX, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x26C000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "xorD_gX_gY_I32_xor_gX_gY_I32",
        "xor GX, GY, IM32R11",
        64,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "GY",
            "GY_imp_bits__41_38_",
            "GX",
            "GX_imp_bits__37_34_",
            "IM32R11",
            "IM32R11_imp_bits__33_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x26C000000000000ull,
        0xEFFFFC0000000000ull
    },
    {
        "xorS_gX_Iu16",
        "xorS GX, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x5000000ull,
        0x1FF00000ull
    },
    {
        "xor_cc_gZ_gY_gX",
        "xorCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7200000ull,
        0x1FF0F000ull
    },
    {
        "xtrm_aY",
        "xtrm AY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__8_4_",
        },
        "",
        "",
        0x4C00ull,
        0x1FE0Full
    },
    {
        "xtrm_aY_gX",
        "xtrm AY, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__8_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x4E00ull,
        0x1FE00ull
    },
    {
        "xtrm_gX",
        "xtrm GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x4A00ull,
        0x1FFF0ull
    },
};


FieldEntry InstrDscDB::vcpu2_fields[] =
{
    {
        FieldEntry::TABLE,
        "A0_imp_bits__12_12_",
        "",
        0,
        1,
        { 12, },
        3,
        {
            { 0, "" },
            { 1, "a0," },
            { 1, "a0" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A10_imp_bits__6_6_",
        "",
        0,
        1,
        { 6, },
        3,
        {
            { 0, "" },
            { 1, "a10," },
            { 1, "a10" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A11_imp_bits__7_7_",
        "",
        0,
        1,
        { 7, },
        3,
        {
            { 0, "" },
            { 1, "a11," },
            { 1, "a11" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A12_imp_bits__8_8_",
        "",
        0,
        1,
        { 8, },
        3,
        {
            { 0, "" },
            { 1, "a12," },
            { 1, "a12" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A13_imp_bits__9_9_",
        "",
        0,
        1,
        { 9, },
        3,
        {
            { 0, "" },
            { 1, "a13," },
            { 1, "a13" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A14_imp_bits__10_10_",
        "",
        0,
        1,
        { 10, },
        3,
        {
            { 0, "" },
            { 1, "a14," },
            { 1, "a14" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A15_imp_bits__11_11_",
        "",
        0,
        1,
        { 11, },
        3,
        {
            { 0, "" },
            { 1, "a15," },
            { 1, "a15" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A16_imp_bits__12_12_",
        "",
        0,
        1,
        { 12, },
        3,
        {
            { 0, "" },
            { 1, "a16," },
            { 1, "a16" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A17_imp_bits__13_13_",
        "",
        0,
        1,
        { 13, },
        3,
        {
            { 0, "" },
            { 1, "a17," },
            { 1, "a17" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A18_imp_bits__14_14_",
        "",
        0,
        1,
        { 14, },
        3,
        {
            { 0, "" },
            { 1, "a18," },
            { 1, "a18" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A19_imp_bits__15_15_",
        "",
        0,
        1,
        { 15, },
        3,
        {
            { 0, "" },
            { 1, "a19," },
            { 1, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A1_imp_bits__13_13_",
        "",
        0,
        1,
        { 13, },
        3,
        {
            { 0, "" },
            { 1, "a1," },
            { 1, "a1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A2_imp_bits__14_14_",
        "",
        0,
        1,
        { 14, },
        3,
        {
            { 0, "" },
            { 1, "a2," },
            { 1, "a2" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A3_imp_bits__15_15_",
        "",
        0,
        1,
        { 15, },
        3,
        {
            { 0, "" },
            { 1, "a3," },
            { 1, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A4_imp_bits__0_0_",
        "",
        0,
        1,
        { 0, },
        3,
        {
            { 0, "" },
            { 1, "a4," },
            { 1, "a4" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A5_imp_bits__1_1_",
        "",
        0,
        1,
        { 1, },
        3,
        {
            { 0, "" },
            { 1, "a5," },
            { 1, "a5" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A6_imp_bits__2_2_",
        "",
        0,
        1,
        { 2, },
        3,
        {
            { 0, "" },
            { 1, "a6," },
            { 1, "a6" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A7_imp_bits__3_3_",
        "",
        0,
        1,
        { 3, },
        3,
        {
            { 0, "" },
            { 1, "a7," },
            { 1, "a7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A8_imp_bits__4_4_",
        "",
        0,
        1,
        { 4, },
        3,
        {
            { 0, "" },
            { 1, "a8," },
            { 1, "a8" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A9_imp_bits__5_5_",
        "",
        0,
        1,
        { 5, },
        3,
        {
            { 0, "" },
            { 1, "a9," },
            { 1, "a9" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AAsubAM_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__14_10_",
        "",
        0,
        5,
        { 14, 13, 12, 11, 10, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__17_13_",
        "",
        0,
        5,
        { 17, 16, 15, 14, 13, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__28_24_",
        "",
        0,
        5,
        { 28, 27, 26, 25, 24, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__50_46_",
        "",
        0,
        5,
        { 50, 49, 48, 47, 46, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__51_47_",
        "",
        0,
        5,
        { 51, 50, 49, 48, 47, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__53_49_",
        "",
        0,
        5,
        { 53, 52, 51, 50, 49, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__9_5_",
        "",
        0,
        5,
        { 9, 8, 7, 6, 5, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AX_imp_bits__14_10_",
        "",
        0,
        5,
        { 14, 13, 12, 11, 10, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AX_imp_bits__49_45_",
        "",
        0,
        5,
        { 49, 48, 47, 46, 45, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AX_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AX_imp_bits__54_50_",
        "",
        0,
        5,
        { 54, 53, 52, 51, 50, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__17_13_",
        "",
        0,
        5,
        { 17, 16, 15, 14, 13, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__28_24_",
        "",
        0,
        5,
        { 28, 27, 26, 25, 24, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__46_42_",
        "",
        0,
        5,
        { 46, 45, 44, 43, 42, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__7_3_",
        "",
        0,
        5,
        { 7, 6, 5, 4, 3, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__8_4_",
        "",
        0,
        5,
        { 8, 7, 6, 5, 4, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__9_5_",
        "",
        0,
        5,
        { 9, 8, 7, 6, 5, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AY_imp_bits__17_13_",
        "",
        0,
        5,
        { 17, 16, 15, 14, 13, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AY_imp_bits__54_50_",
        "",
        0,
        5,
        { 54, 53, 52, 51, 50, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AY_imp_bits__8_4_",
        "",
        0,
        5,
        { 8, 7, 6, 5, 4, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AY_imp_bits__9_5_",
        "",
        0,
        5,
        { 9, 8, 7, 6, 5, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AZ_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_RANGE_imp_bits__53_52_",
        "",
        0,
        2,
        { 53, 52, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "A_fft_size",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_line",
        "",
        0,
        1,
        { 9, },
        2,
        {
            { 0, "" },
            { 1, ".laddr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_sub",
        "",
        0,
        1,
        { 4, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "BR_LLR_MODE_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        8,
        {
            { 0, ".br" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, ".br.llr4" },
            { 5, ".br.llr4half" },
            { 6, ".br.llr8" },
            { 7, ".br.llr8half" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "B_INSTR_CNT",
        "",
        0,
        5,
        { 9, 8, 7, 6, 5, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "B_line",
        "",
        0,
        1,
        { 7, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Bl_c_reg",
        "",
        0,
        8,
        { 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_AUprec",
        "",
        0,
        2,
        { 1, 0, },
        4,
        {
            { 0, "padd" },
            { 1, "reserved" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_S0prec",
        "",
        0,
        2,
        { 3, 2, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_S1prec",
        "",
        0,
        2,
        { 5, 4, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_S2prec",
        "",
        0,
        2,
        { 7, 6, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_Vprec",
        "",
        0,
        2,
        { 9, 8, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_cgu_reg",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "dl_sc_x" },
            { 1, "dl_sc_y" },
            { 2, "ul_sc_x" },
            { 3, "ul_sc_y" },
            { 4, "ul_sc_short" },
            { 5, "ovsf_num" },
            { 6, "gold_x1" },
            { 7, "gold_x2" },
            { 8, "ovsf_dl_sc_y" },
            { 9, "ovsf_dl_sc_y_bak" },
            { 10, "dl_sc_x_bak" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_even",
        "",
        0,
        1,
        { 8, },
        2,
        {
            { 0, "all" },
            { 1, "even" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Bs_ipg",
        "",
        0,
        2,
        { 6, 5, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_lt_mode",
        "",
        0,
        5,
        { 10, 9, 8, 7, 6, },
        32,
        {
            { 0, "_ROT_MODE_0_" },
            { 1, "_ROT_MODE_1_" },
            { 2, "_ROT_MODE_2_" },
            { 3, "_ROT_MODE_3_" },
            { 4, "R4l1" },
            { 5, "R4l2" },
            { 6, "R4l4" },
            { 7, "R4l8" },
            { 8, "R5l1" },
            { 9, "R5l2" },
            { 10, "R5l4" },
            { 11, "R5l8" },
            { 12, "R4R5l1" },
            { 13, "R4R5l2" },
            { 14, "R4R5l4" },
            { 15, "R4R5l8" },
            { 16, "_ROT_MODE_16_" },
            { 17, "_ROT_MODE_17_" },
            { 18, "_ROT_MODE_18_" },
            { 19, "_ROT_MODE_19_" },
            { 20, "R6l1" },
            { 21, "R6l2" },
            { 22, "R6l4" },
            { 23, "R6l8" },
            { 24, "R7l1" },
            { 25, "R7l2" },
            { 26, "R7l4" },
            { 27, "R7l8" },
            { 28, "R6R7l1" },
            { 29, "R6R7l2" },
            { 30, "R6R7l4" },
            { 31, "R6R7l8" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_min",
        "",
        0,
        1,
        { 9, },
        2,
        {
            { 0, "max" },
            { 1, "min" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Bs_rpg",
        "",
        0,
        2,
        { 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_rt_mode",
        "",
        0,
        6,
        { 5, 4, 3, 2, 1, 0, },
        64,
        {
            { 0, "_ROT_MODE_0_" },
            { 1, "_ROT_MODE_1_" },
            { 2, "_ROT_MODE_2_" },
            { 3, "_ROT_MODE_3_" },
            { 4, "_ROT_MODE_4_" },
            { 5, "_ROT_MODE_5_" },
            { 6, "_ROT_MODE_6_" },
            { 7, "_ROT_MODE_7_" },
            { 8, "R0r1" },
            { 9, "R0r2" },
            { 10, "R0r4" },
            { 11, "R0r8" },
            { 12, "reserved" },
            { 13, "R0rND1" },
            { 14, "R0rND4" },
            { 15, "R0rND2" },
            { 16, "R1r1" },
            { 17, "R1r2" },
            { 18, "R1r4" },
            { 19, "R1r8" },
            { 20, "reserved" },
            { 21, "R1rND1" },
            { 22, "R1rND4" },
            { 23, "R1rND2" },
            { 24, "R0R1r1" },
            { 25, "R0R1r2" },
            { 26, "R0R1r4" },
            { 27, "R0R1r8" },
            { 28, "reserved" },
            { 29, "R0R1rND1" },
            { 30, "R0R1rND4" },
            { 31, "R0R1rND2" },
            { 32, "_ROT_MODE_32_" },
            { 33, "_ROT_MODE_33_" },
            { 34, "_ROT_MODE_34_" },
            { 35, "_ROT_MODE_35_" },
            { 36, "_ROT_MODE_36_" },
            { 37, "_ROT_MODE_37_" },
            { 38, "_ROT_MODE_38_" },
            { 39, "_ROT_MODE_39_" },
            { 40, "R2r1" },
            { 41, "R2r2" },
            { 42, "R2r4" },
            { 43, "R2r8" },
            { 44, "reserved" },
            { 45, "R2rND1" },
            { 46, "R2rND4" },
            { 47, "R2rND2" },
            { 48, "R3r1" },
            { 49, "R3r2" },
            { 50, "R3r4" },
            { 51, "R3r8" },
            { 52, "reserved" },
            { 53, "R3rND1" },
            { 54, "R3rND4" },
            { 55, "R3rND2" },
            { 56, "R2R3r1" },
            { 57, "R2R3r2" },
            { 58, "R2R3r4" },
            { 59, "R2R3r8" },
            { 60, "reserved" },
            { 61, "R2R3rND1" },
            { 62, "R2R3rND4" },
            { 63, "R2R3rND2" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_signed",
        "",
        0,
        1,
        { 10, },
        2,
        {
            { 0, "unsigned" },
            { 1, "signed" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "CGU_MODE_OVSF_CONJ_imp_bits__9_9_x_10_10_x_2_0_",
        "",
        0,
        5,
        { 9, 10, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "COND_AL_imp_bits__45_42_",
        "",
        0,
        4,
        { 45, 44, 43, 42, },
        20,
        {
            { 0, ".al" },
            { 1, ".cs" },
            { 1, ".lo" },
            { 2, ".vs" },
            { 3, ".hi" },
            { 4, ".eq" },
            { 4, ".clr" },
            { 5, ".ge" },
            { 6, ".gt" },
            { 7, ".pl" },
            { 8, ".mi" },
            { 9, ".le" },
            { 10, ".lt" },
            { 11, ".ne" },
            { 11, ".set" },
            { 12, ".ls" },
            { 13, ".vc" },
            { 14, ".cc" },
            { 14, ".hs" },
            { 15, ".nv" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "COND_imp_bits__19_16_",
        "",
        0,
        4,
        { 19, 18, 17, 16, },
        21,
        {
            { 0, "" },
            { 0, ".al" },
            { 1, ".cs" },
            { 1, ".lo" },
            { 2, ".vs" },
            { 3, ".hi" },
            { 4, ".eq" },
            { 4, ".clr" },
            { 5, ".ge" },
            { 6, ".gt" },
            { 7, ".pl" },
            { 8, ".mi" },
            { 9, ".le" },
            { 10, ".lt" },
            { 11, ".ne" },
            { 11, ".set" },
            { 12, ".ls" },
            { 13, ".vc" },
            { 14, ".cc" },
            { 14, ".hs" },
            { 15, ".nv" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "COND_imp_bits__45_42_",
        "",
        0,
        4,
        { 45, 44, 43, 42, },
        21,
        {
            { 0, "" },
            { 0, ".al" },
            { 1, ".cs" },
            { 1, ".lo" },
            { 2, ".vs" },
            { 3, ".hi" },
            { 4, ".eq" },
            { 4, ".clr" },
            { 5, ".ge" },
            { 6, ".gt" },
            { 7, ".pl" },
            { 8, ".mi" },
            { 9, ".le" },
            { 10, ".lt" },
            { 11, ".ne" },
            { 11, ".set" },
            { 12, ".ls" },
            { 13, ".vc" },
            { 14, ".cc" },
            { 14, ".hs" },
            { 15, ".nv" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "CREG_ADDR_FIELD_imp_bits__11_4_",
        "",
        0,
        8,
        { 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_BEGIN",
        "",
        0,
        11,
        { 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_END",
        "",
        0,
        11,
        { 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_INSTR_CNT",
        "",
        0,
        10,
        { 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_ITER_CNT",
        "",
        0,
        16,
        { 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_ITER_CNT_SHORT_imp_bits__10_0_",
        "",
        0,
        11,
        { 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "C_au",
        "",
        0,
        2,
        { 50, 49, },
        4,
        {
            { 0, ".au_ap" },
            { 1, ".au_an" },
            { 2, ".au_nap" },
            { 3, ".au_nan" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "C_cc",
        "",
        0,
        4,
        { 52, 51, 50, 49, },
        21,
        {
            { 0, "" },
            { 0, ".al" },
            { 1, ".cs" },
            { 1, ".lo" },
            { 2, ".vs" },
            { 3, ".hi" },
            { 4, ".eq" },
            { 4, ".clr" },
            { 5, ".ge" },
            { 6, ".gt" },
            { 7, ".pl" },
            { 8, ".mi" },
            { 9, ".le" },
            { 10, ".lt" },
            { 11, ".ne" },
            { 11, ".set" },
            { 12, ".ls" },
            { 13, ".vc" },
            { 14, ".cc" },
            { 14, ".hs" },
            { 15, ".nv" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_IMAGis16",
        "",
        0,
        16,
        { 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_REALis16",
        "",
        0,
        16,
        { 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::TABLE,
        "D_nco_mode",
        "",
        0,
        2,
        { 53, 52, },
        4,
        {
            { 0, "normal" },
            { 1, "singles" },
            { 2, "radix2" },
            { 3, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rS0is11",
        "",
        0,
        11,
        { 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rS0iu11",
        "",
        0,
        11,
        { 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rS1is11",
        "",
        0,
        11,
        { 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rS1iu11",
        "",
        0,
        11,
        { 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rS2is11",
        "",
        0,
        11,
        { 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rS2iu11",
        "",
        0,
        11,
        { 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rStis3",
        "",
        0,
        3,
        { 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rStiu3",
        "",
        0,
        3,
        { 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rVis11",
        "",
        0,
        11,
        { 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rViu11",
        "",
        0,
        11,
        { 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G0_imp_bits__0_0_",
        "",
        0,
        1,
        { 0, },
        3,
        {
            { 0, "" },
            { 1, "g0," },
            { 1, "g0" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G10_imp_bits__10_10_",
        "",
        0,
        1,
        { 10, },
        3,
        {
            { 0, "" },
            { 1, "g10," },
            { 1, "g10" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G11_imp_bits__11_11_",
        "",
        0,
        1,
        { 11, },
        3,
        {
            { 0, "" },
            { 1, "g11," },
            { 1, "g11" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G1_imp_bits__1_1_",
        "",
        0,
        1,
        { 1, },
        3,
        {
            { 0, "" },
            { 1, "g1," },
            { 1, "g1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G2_imp_bits__2_2_",
        "",
        0,
        1,
        { 2, },
        3,
        {
            { 0, "" },
            { 1, "g2," },
            { 1, "g2" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G3_imp_bits__3_3_",
        "",
        0,
        1,
        { 3, },
        3,
        {
            { 0, "" },
            { 1, "g3," },
            { 1, "g3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G4_imp_bits__4_4_",
        "",
        0,
        1,
        { 4, },
        3,
        {
            { 0, "" },
            { 1, "g4," },
            { 1, "g4" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G5_imp_bits__5_5_",
        "",
        0,
        1,
        { 5, },
        3,
        {
            { 0, "" },
            { 1, "g5," },
            { 1, "g5" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G6_imp_bits__6_6_",
        "",
        0,
        1,
        { 6, },
        3,
        {
            { 0, "" },
            { 1, "g6," },
            { 1, "g6" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G7_imp_bits__7_7_",
        "",
        0,
        1,
        { 7, },
        3,
        {
            { 0, "" },
            { 1, "g7," },
            { 1, "g7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G8_imp_bits__8_8_",
        "",
        0,
        1,
        { 8, },
        3,
        {
            { 0, "" },
            { 1, "g8," },
            { 1, "g8" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "G9_imp_bits__9_9_",
        "",
        0,
        1,
        { 9, },
        3,
        {
            { 0, "" },
            { 1, "g9," },
            { 1, "g9" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GXYZT_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0:g1:g2:g3" },
            { 1, "g1:g2:g3:g4" },
            { 2, "g2:g3:g4:g5" },
            { 3, "g3:g4:g5:g6" },
            { 4, "g4:g5:g6:g7" },
            { 5, "g5:g6:g7:g8" },
            { 6, "g6:g7:g8:g9" },
            { 7, "g7:g8:g9:g10" },
            { 8, "g8:g9:g10:g11" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GXY_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0:g1" },
            { 1, "g1:g2" },
            { 2, "g2:g3" },
            { 3, "g3:g4" },
            { 4, "g4:g5" },
            { 5, "g5:g6" },
            { 6, "g6:g7" },
            { 7, "g7:g8" },
            { 8, "g8:g9" },
            { 9, "g9:g10" },
            { 10, "g10:g11" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_SP_imp_bits__41_38_",
        "",
        0,
        4,
        { 41, 40, 39, 38, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_SP_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_imp_bits__37_34_",
        "",
        0,
        4,
        { 37, 36, 35, 34, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_imp_bits__45_42_",
        "",
        0,
        4,
        { 45, 44, 43, 42, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_imp_bits__11_8_",
        "",
        0,
        4,
        { 11, 10, 9, 8, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_imp_bits__41_38_",
        "",
        0,
        4,
        { 41, 40, 39, 38, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_imp_bits__45_42_",
        "",
        0,
        4,
        { 45, 44, 43, 42, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GZ_SP_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GZ_imp_bits__11_8_",
        "",
        0,
        4,
        { 11, 10, 9, 8, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GZ_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GZ_imp_bits__45_42_",
        "",
        0,
        4,
        { 45, 44, 43, 42, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "I16_imp_bits__17_2_",
        "",
        0,
        16,
        { 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM19R13_imp_bits__42_24_",
        "",
        0,
        19,
        { 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "R_VSPA_LAB_19", 13, 19,
        false
    },
    {
        FieldEntry::IMM,
        "IM19R14_imp_bits__18_0_",
        "",
        0,
        19,
        { 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_SP_LO_19", 14, 19,
        false
    },
    {
        FieldEntry::IMM,
        "IM19R15_imp_bits__18_0_",
        "",
        0,
        19,
        { 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_SP_HI_19", 15, 19,
        false
    },
    {
        FieldEntry::IMM,
        "IM19R4_imp_bits__22_4_",
        "",
        0,
        19,
        { 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_VSPA_HW_LO_19", 4, 19,
        false
    },
    {
        FieldEntry::IMM,
        "IM19R5_imp_bits__22_4_",
        "",
        0,
        19,
        { 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_VSPA_HW_HI_19", 5, 19,
        false
    },
    {
        FieldEntry::IMM,
        "IM19R9_imp_bits__52_34_",
        "",
        0,
        19,
        { 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, },
        0,
        {
        },
        "R_VSPA_DMEM_19", 9, 19,
        false
    },
    {
        FieldEntry::IMM,
        "IM19sR13_imp_bits__42_24_",
        "",
        0,
        19,
        { 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "R_VSPA_LAB_19", 13, 19,
        true
    },
    {
        FieldEntry::IMM,
        "IM32R11_imp_bits__33_2_",
        "",
        0,
        32,
        { 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "R_VSPA_LAB_32", 11, 32,
        true
    },
    {
        FieldEntry::IMM,
        "Is10_imp_bits__13_4_",
        "",
        0,
        10,
        { 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is10_imp_bits__14_5_",
        "",
        0,
        10,
        { 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is11_imp_bits__10_0_",
        "",
        0,
        11,
        { 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is11_imp_bits__13_3_",
        "",
        0,
        11,
        { 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is15_imp_bits__48_34_",
        "",
        0,
        15,
        { 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16_imp_bits__17_2_",
        "",
        0,
        16,
        { 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16_imp_bits__39_24_",
        "",
        0,
        16,
        { 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16_imp_bits__49_34_",
        "",
        0,
        16,
        { 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16u_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is18_imp_bits__41_24_",
        "",
        0,
        18,
        { 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is25_imp_bits__48_24_",
        "",
        0,
        25,
        { 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is32_imp_bits__33_2_",
        "",
        0,
        32,
        { 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is6_imp_bits__9_4_",
        "",
        0,
        6,
        { 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is9_imp_bits__12_4_",
        "",
        0,
        9,
        { 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is9_imp_bits__48_40_",
        "",
        0,
        9,
        { 48, 47, 46, 45, 44, 43, 42, 41, 40, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is9_imp_bits__8_0_",
        "",
        0,
        9,
        { 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Iu11_imp_bits__10_0_",
        "",
        0,
        11,
        { 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu11_imp_bits__13_3_",
        "",
        0,
        11,
        { 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu12_imp_bits__11_0_",
        "",
        0,
        12,
        { 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu16_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu16_imp_bits__39_24_",
        "",
        0,
        16,
        { 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu16_imp_bits__51_36_",
        "",
        0,
        16,
        { 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu2X_imp_bits__11_10_",
        "",
        0,
        2,
        { 11, 10, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu2Y_imp_bits__9_8_",
        "",
        0,
        2,
        { 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu2_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu4_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu4_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu5_imp_bits__12_8_",
        "",
        0,
        5,
        { 12, 11, 10, 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu5_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu6_imp_bits__5_0_",
        "",
        0,
        6,
        { 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu8_imp_bits__47_40_",
        "",
        0,
        8,
        { 47, 46, 45, 44, 43, 42, 41, 40, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu9_imp_bits__16_8_",
        "",
        0,
        9,
        { 16, 15, 14, 13, 12, 11, 10, 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu9_imp_bits__49_41_",
        "",
        0,
        9,
        { 49, 48, 47, 46, 45, 44, 43, 42, 41, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LI25R8_imp_bits__48_24_",
        "",
        0,
        25,
        { 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "R_VSPA_PMEM_25", 8, 25,
        false
    },
    {
        FieldEntry::TABLE,
        "LINE1b_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "" },
            { 1, ".laddr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LLR_MODE_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        8,
        {
            { 0, "" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, ".llr4" },
            { 5, ".llr4half" },
            { 6, ".llr8" },
            { 7, ".llr8half" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "MASK_32_imp_bits__33_2_",
        "",
        0,
        32,
        { 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "MASK_5_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "RFdes_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        8,
        {
            { 0, "R0" },
            { 1, "R1" },
            { 2, "R2" },
            { 3, "R3" },
            { 4, "R4" },
            { 5, "R5" },
            { 6, "R6" },
            { 7, "R7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "RX_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        8,
        {
            { 0, "R0" },
            { 1, "R1" },
            { 2, "R2" },
            { 3, "R3" },
            { 4, "R4" },
            { 5, "R5" },
            { 6, "R6" },
            { 7, "R7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "RY_imp_bits__5_3_",
        "",
        0,
        3,
        { 5, 4, 3, },
        8,
        {
            { 0, "R0" },
            { 1, "R1" },
            { 2, "R2" },
            { 3, "R3" },
            { 4, "R4" },
            { 5, "R5" },
            { 6, "R6" },
            { 7, "R7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_CONJ",
        "",
        0,
        1,
        { 12, },
        2,
        {
            { 0, "" },
            { 1, "S0conj" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_MODE",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        21,
        {
            { 0, "S0nop" },
            { 1, "S0hlinecplx" },
            { 2, "S0hword" },
            { 3, "S0i1r1i1r1" },
            { 4, "S0i1i1r1r1" },
            { 5, "S0straight" },
            { 6, "S0real1" },
            { 6, "S0fft4" },
            { 7, "S0zeros" },
            { 7, "S0fft5" },
            { 8, "S0group2nr" },
            { 8, "S0fftn" },
            { 9, "S0group2nc" },
            { 9, "S0fft3" },
            { 10, "S0word" },
            { 10, "S0fft2" },
            { 11, "S0fft1" },
            { 12, "S0abs" },
            { 13, "reserved" },
            { 14, "S0cplx1" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_SIGN",
        "",
        0,
        1,
        { 13, },
        2,
        {
            { 0, "" },
            { 1, "S0chs" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S1_MODE",
        "",
        0,
        5,
        { 8, 7, 6, 5, 4, },
        32,
        {
            { 0, "S1nop" },
            { 1, "S1hlinecplx" },
            { 2, "S1i2i1r2r1" },
            { 3, "S1qline" },
            { 4, "S1straight" },
            { 5, "S1udfr" },
            { 6, "S1cplx1" },
            { 7, "S1real1" },
            { 8, "S1r2c" },
            { 9, "S1r2c_conj" },
            { 10, "S1real_conj" },
            { 11, "S1nco" },
            { 12, "S1r2c_im0" },
            { 13, "S1cplx_conj" },
            { 14, "S1r2c_re0" },
            { 15, "reserved" },
            { 16, "S1cgu_normal" },
            { 17, "reserved" },
            { 18, "S1cgu_i2i1r2r1" },
            { 19, "reserved" },
            { 20, "reserved" },
            { 21, "reserved" },
            { 22, "reserved" },
            { 23, "reserved" },
            { 24, "S1interp2nr" },
            { 25, "S1interp2nc" },
            { 26, "reserved" },
            { 27, "reserved" },
            { 28, "S1cgu_r2c_im0" },
            { 29, "reserved" },
            { 30, "S1cgu_r2c_re0" },
            { 31, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S2_MODE",
        "",
        0,
        3,
        { 11, 10, 9, },
        14,
        {
            { 0, "S2nop" },
            { 1, "S2hlinecplx" },
            { 2, "S2real1" },
            { 2, "S2fft4" },
            { 3, "S2zeros" },
            { 3, "S2fft5" },
            { 4, "S2i1r1i1r1" },
            { 4, "S2fftn" },
            { 5, "S2i1i2r1r2" },
            { 5, "S2fft3" },
            { 6, "S2cplx1" },
            { 6, "S2fft2" },
            { 7, "S2straight" },
            { 7, "S2fft1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UCC_FIELD_S_imp_bits__21_21_",
        "",
        0,
        1,
        { 21, },
        2,
        {
            { 0, ".s" },
            { 1, ".ucc.s" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UCC_FIELD_Z_imp_bits__21_21_",
        "",
        0,
        1,
        { 21, },
        2,
        {
            { 0, ".z" },
            { 1, ".ucc.z" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UCC_FIELD_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "" },
            { 1, ".ucc" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UCC_FIELD_imp_bits__49_49_",
        "",
        0,
        1,
        { 49, },
        2,
        {
            { 0, "" },
            { 1, ".ucc" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UNSIGN_SIGN_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "" },
            { 1, ".s" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UNSIGN_SIGN_imp_bits__23_23_",
        "",
        0,
        1,
        { 23, },
        2,
        {
            { 0, "" },
            { 1, ".s" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "XTRM_VALUE_INDEX_imp_bits__6_6_",
        "",
        0,
        1,
        { 6, },
        2,
        {
            { 0, "index" },
            { 1, "value" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Z_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "" },
            { 1, ".z" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "imme16_imp_bits__39_24_",
        "",
        0,
        16,
        { 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opA_imp_bits__42_24_",
        "",
        0,
        19,
        { 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opB_imp_bits__59_43_",
        "",
        0,
        17,
        { 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opS_HI_imp_bits__59_31_",
        "",
        0,
        29,
        { 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opS_LO_imp_bits__30_2_",
        "",
        0,
        29,
        { 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVau_imp_bits__5_2_",
        "",
        0,
        4,
        { 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVld_imp_bits__18_12_",
        "",
        0,
        7,
        { 18, 17, 16, 15, 14, 13, 12, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVrol_imp_bits__19_19_",
        "",
        0,
        1,
        { 19, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVror_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVs0_imp_bits__21_21_",
        "",
        0,
        1,
        { 21, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVs1_imp_bits__22_22_",
        "",
        0,
        1,
        { 22, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVs2_imp_bits__23_23_",
        "",
        0,
        1,
        { 23, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVsau_imp_bits__8_6_",
        "",
        0,
        3,
        { 8, 7, 6, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVwr_imp_bits__11_9_",
        "",
        0,
        3,
        { 11, 10, 9, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opX_HI_imp_bits__61_61_",
        "",
        0,
        1,
        { 61, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opX_LO_imp_bits__60_60_",
        "",
        0,
        1,
        { 60, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opZ_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "sex_imp_bits__22_22_",
        "",
        0,
        1,
        { 22, },
        2,
        {
            { 0, "" },
            { 1, ".s" },
        },
        "", 0, 0,
        false
    },
};


size_t InstrDscDB::vcpu2_numof_instructions = sizeof( vcpu2_instructions ) / sizeof( vcpu2_instructions[0] );
size_t InstrDscDB::vcpu2_numof_fields       = sizeof( vcpu2_fields       ) / sizeof( vcpu2_fields[0] );
DAsmInstruction InstrDscDB::ippu_instructions[] =
{
    {
        "clr_Rx",
        "clr CLR_DST",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CLR_DST",
            "CLR_DST_imp_bits__21_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x4F000000ull,
        0xFF000000ull
    },
    {
        "clr_mask_all",
        "clr.mask.all",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x44000000ull,
        0xFF000000ull
    },
    {
        "clr_mask_bit",
        "clr.mask IM12",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12",
            "IM12_imp_bits__15_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x41000000ull,
        0xFF000000ull
    },
    {
        "cmp_bit",
        "cmp.bit IM12s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12s",
            "IM12s_imp_bits__15_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x40000000ull,
        0xFF000000ull
    },
    {
        "done",
        "done",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x8000000ull,
        0xF8000000ull
    },
    {
        "jmp",
        "jmp JMP_CC, IM16R16",
        32,
        UNKNOWN,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "JMP_CC",
            "JMP_CC_imp_bits__23_20_",
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10000000ull,
        0xF8000000ull
    },
    {
        "jmp_jmp",
        "jmp IM16R16",
        32,
        UNKNOWN,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10300000ull,
        0xF8F00000ull
    },
    {
        "jmp_nz",
        "jmp.nz IM16R16",
        32,
        UNKNOWN,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10200000ull,
        0xF8F00000ull
    },
    {
        "jmp_z",
        "jmp.z IM16R16",
        32,
        UNKNOWN,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10100000ull,
        0xF8F00000ull
    },
    {
        "jsr",
        "jsr IM16R16",
        32,
        UNKNOWN,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10700000ull,
        0xF8F00000ull
    },
    {
        "jsr_nz",
        "jsr.nz IM16R16",
        32,
        UNKNOWN,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10600000ull,
        0xF8F00000ull
    },
    {
        "jsr_z",
        "jsr.z IM16R16",
        32,
        UNKNOWN,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10500000ull,
        0xF8F00000ull
    },
    {
        "ld_aX_Is5",
        "ldIPPU_VCPU [AA]+IM5s, ELEM_OFFSET, LD_MODE, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LD_MODE",
            "LD_MODE_imp_bits__28_26_",
            "IM5s",
            "IM5s_imp_bits__25_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xC0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_Is5_plus",
        "ldIPPU_VCPU [AA]+IM5s, ELEM_OFFSET, LD_MODE, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LD_MODE",
            "LD_MODE_imp_bits__28_26_",
            "IM5s",
            "IM5s_imp_bits__25_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xC0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_Is8",
        "ldIPPU_VCPU [AA]+IM8s, ELEM_OFFSET, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xE0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_Is8_plus",
        "ldIPPU_VCPU [AA]+IM8s, ELEM_OFFSET, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xE0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_mX",
        "ldIPPU_VCPU [AA]PLUS_MINUSMM, ELEM_OFFSET, LD_MODE, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LD_MODE",
            "LD_MODE_imp_bits__26_24_",
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x70000000ull,
        0xF8000000ull
    },
    {
        "ld_asX_base_Iu6",
        "ld AS, IM6",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__25_24_",
            "IM6",
            "IM6_imp_bits__9_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x50000000ull,
        0xFC000000ull
    },
    {
        "ld_index_aX_Is9",
        "ld.indexIPPU_VCPU [AA], IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7C000000ull,
        0xFE000000ull
    },
    {
        "ld_index_aX_Is9_plus_ippu",
        "ld.index.ippu [AA]+IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7C000000ull,
        0xFE080000ull
    },
    {
        "ld_index_aX_Is9_plus_vcpu",
        "ld.index.vcpu [AA]+IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7C080000ull,
        0xFE080000ull
    },
    {
        "ld_index_aX_mX",
        "ld.indexIPPU_VCPU [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7E000000ull,
        0xFE000000ull
    },
    {
        "ld_index_aX_mX_ippu",
        "ld.index.ippu [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7E000000ull,
        0xFE080000ull
    },
    {
        "ld_index_aX_mX_vcpu",
        "ld.index.vcpu [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7E080000ull,
        0xFE080000ull
    },
    {
        "ld_mask_aX_Is9",
        "ld.maskIPPU_VCPU [AA], IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x78000000ull,
        0xFE000000ull
    },
    {
        "ld_mask_aX_Is9_plus_ippu",
        "ld.mask.ippu [AA]+IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x78000000ull,
        0xFE080000ull
    },
    {
        "ld_mask_aX_Is9_plus_vcpu",
        "ld.mask.vcpu [AA]+IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x78080000ull,
        0xFE080000ull
    },
    {
        "ld_mask_aX_mX",
        "ld.maskIPPU_VCPU [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7A000000ull,
        0xFE000000ull
    },
    {
        "ld_mask_aX_mX_ippu",
        "ld.mask.ippu [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7A000000ull,
        0xFE080000ull
    },
    {
        "ld_mask_aX_mX_vcpu",
        "ld.mask.vcpu [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7A080000ull,
        0xFE080000ull
    },
    {
        "loop_begin_0",
        "loop_begin 0",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x7ull
    },
    {
        "loop_begin_1",
        "loop_begin 1",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0x7ull
    },
    {
        "loop_end_0",
        "loop_end 0",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x7ull
    },
    {
        "loop_end_1",
        "loop_end 1",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0x7ull
    },
    {
        "mv_ippu_reg",
        "mv DST_REG, SRC_REG",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DST_REG",
            "DST_REG_imp_bits__25_22_",
            "SRC_REG",
            "SRC_REG_imp_bits__21_18_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x54000000ull,
        0xFC000000ull
    },
    {
        "mv_ippu_reg_I17_mX",
        "mv DST_REG_MX, IM17sR17",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DST_REG_MX",
            "DST_REG_MX_imp_bits__22_22_",
            "IM17sR17",
            "IM17sR17_imp_bits__20_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x60800000ull,
        0xFF800000ull
    },
    {
        "mv_ippu_reg_I17_non_mX",
        "mv DST_REG_NON_MX, IM17R17",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DST_REG_NON_MX",
            "DST_REG_NON_MX_imp_bits__25_22_",
            "IM17R17",
            "IM17R17_imp_bits__20_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x60000000ull,
        0xFC000000ull
    },
    {
        "nop",
        "nop",
        32,
        UNKNOWN,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0xF8000000ull
    },
    {
        "rts",
        "rts",
        32,
        UNKNOWN,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10F00000ull,
        0xF8FFFFF0ull
    },
    {
        "rts_nz",
        "rts.nz",
        32,
        UNKNOWN,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10E00000ull,
        0xF8FFFFF0ull
    },
    {
        "rts_z",
        "rts.z",
        32,
        UNKNOWN,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10D00000ull,
        0xF8FFFFF0ull
    },
    {
        "set_br_aX_mode",
        "set.br AA, BR_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "BR_MODE",
            "BR_MODE_imp_bits__7_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x5C000000ull,
        0xFC000000ull
    },
    {
        "set_dr_config",
        "set.dr.config DIGIT_INDEX, IM3, IM11",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DIGIT_INDEX",
            "DIGIT_INDEX_imp_bits__23_20_",
            "IM3",
            "IM3_imp_bits__18_16_",
            "IM11",
            "IM11_imp_bits__14_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x58000000ull,
        0xFE000000ull
    },
    {
        "set_dr_radix",
        "set.dr.radix DIGIT_INDEX, RADIX, IM11",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DIGIT_INDEX",
            "DIGIT_INDEX_imp_bits__23_20_",
            "RADIX",
            "RADIX_imp_bits__18_16_",
            "IM11",
            "IM11_imp_bits__14_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x5A000000ull,
        0xFE000000ull
    },
    {
        "set_loop",
        "set.loop LOOP_AS_IMM, AS, SET_LOOP_INDEX, (IM8 + 1)",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_AS_IMM",
            "LOOP_AS_IMM_imp_bits__26_26_",
            "SET_LOOP_INDEX",
            "SET_LOOP_INDEX_imp_bits__23_23_",
            "IM8",
            "IM8_imp_bits__11_4_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
            "AS",
            "AS_imp_bits__25_24_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
        },
        "",
        "",
        0x18000000ull,
        0xF8000000ull
    },
    {
        "set_loop_Iu1_asX",
        "set.loop SET_LOOP_INDEX, AS",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__25_24_",
            "SET_LOOP_INDEX",
            "SET_LOOP_INDEX_imp_bits__23_23_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
        },
        "",
        "",
        0x1C000000ull,
        0xFC000FF0ull
    },
    {
        "set_mask_all",
        "set.mask.all",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x45000000ull,
        0xFF000000ull
    },
    {
        "set_mask_bit",
        "set.mask IM12",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12",
            "IM12_imp_bits__15_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x42000000ull,
        0xFF000000ull
    },
    {
        "set_range_aY_asA_Iu17",
        "set.range AA, AS, (IM17 + 1)",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__25_24_",
            "AA",
            "AA_imp_bits__20_20_",
            "IM17",
            "IM17_imp_bits__19_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x68000000ull,
        0xFC000000ull
    },
    {
        "set_range_aY_asA_asB",
        "set.range AA, AS, AS2",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS2",
            "AS2_imp_bits__23_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
            "AS",
            "AS_imp_bits__25_24_",
        },
        "",
        "",
        0x6C000000ull,
        0xFC000000ull
    },
    {
        "st_aX_Is5",
        "stIPPU_VCPU [AA]+IM5s, ELEM_OFFSET, ST_MODE, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ST_MODE",
            "ST_MODE_imp_bits__28_26_",
            "IM5s",
            "IM5s_imp_bits__25_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000040ull,
        0xE0000040ull
    },
    {
        "st_aX_Is5_plus",
        "stIPPU_VCPU [AA]+IM5s, ELEM_OFFSET, ST_MODE, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ST_MODE",
            "ST_MODE_imp_bits__28_26_",
            "IM5s",
            "IM5s_imp_bits__25_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000040ull,
        0xE0000040ull
    },
    {
        "st_aX_Is8",
        "stIPPU_VCPU [AA]+IM8s, ELEM_OFFSET, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000000ull,
        0xE0000040ull
    },
    {
        "st_aX_Is8_plus",
        "stIPPU_VCPU [AA]+IM8s, ELEM_OFFSET, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000000ull,
        0xE0000040ull
    },
    {
        "st_aX_mX",
        "stIPPU_VCPU [AA]PLUS_MINUSMM, ELEM_OFFSET, ST_MODE, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ST_MODE",
            "ST_MODE_imp_bits__28_26_",
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x80000040ull,
        0xE0000040ull
    },
};


FieldEntry InstrDscDB::ippu_fields[] =
{
    {
        FieldEntry::TABLE,
        "AA_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "a0" },
            { 1, "a1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS2_imp_bits__23_22_",
        "",
        0,
        2,
        { 23, 22, },
        4,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS_imp_bits__25_24_",
        "",
        0,
        2,
        { 25, 24, },
        4,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "BR_MODE_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "fft32" },
            { 1, "fft64" },
            { 2, "fft128" },
            { 3, "fft256" },
            { 4, "fft512" },
            { 5, "fft1024" },
            { 6, "fft2048" },
            { 7, "fft4096" },
            { 8, "fft8192" },
            { 9, "fft16384" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "CLR_DST_imp_bits__21_20_",
        "",
        0,
        2,
        { 21, 20, },
        7,
        {
            { 0, "reserved" },
            { 1, "r0" },
            { 2, "r1" },
            { 3, "r0, r1" },
            { 3, "r0,r1" },
            { 3, "r1, r0" },
            { 3, "r1,r0" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DIGIT_INDEX_imp_bits__23_20_",
        "",
        0,
        4,
        { 23, 22, 21, 20, },
        16,
        {
            { 0, "reserved" },
            { 1, "1" },
            { 2, "2" },
            { 3, "3" },
            { 4, "4" },
            { 5, "5" },
            { 6, "6" },
            { 7, "7" },
            { 8, "8" },
            { 9, "9" },
            { 10, "10" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DST_REG_MX_imp_bits__22_22_",
        "",
        0,
        1,
        { 22, },
        2,
        {
            { 0, "m0" },
            { 1, "m1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DST_REG_NON_MX_imp_bits__25_22_",
        "",
        0,
        4,
        { 25, 24, 23, 22, },
        16,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "as0" },
            { 5, "as1" },
            { 6, "as2" },
            { 7, "as3" },
            { 8, "vindx_ptr" },
            { 9, "di_d" },
            { 10, "di_offset_unit" },
            { 11, "r_rd_ptr" },
            { 12, "r_wr_ptr" },
            { 13, "elem_mask_ptr" },
            { 14, "mem_elem_rd_ptr" },
            { 15, "mem_elem_wr_ptr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DST_REG_imp_bits__25_22_",
        "",
        0,
        4,
        { 25, 24, 23, 22, },
        16,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "m0" },
            { 3, "m1" },
            { 4, "as0" },
            { 5, "as1" },
            { 6, "as2" },
            { 7, "as3" },
            { 8, "vindx_ptr" },
            { 9, "di_d" },
            { 10, "di_offset_unit" },
            { 11, "r_rd_ptr" },
            { 12, "r_wr_ptr" },
            { 13, "elem_mask_ptr" },
            { 14, "mem_elem_rd_ptr" },
            { 15, "mem_elem_wr_ptr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "ELEM_OFFSET_imp_bits__18_16_",
        "",
        0,
        3,
        { 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM11_imp_bits__14_4_",
        "",
        0,
        11,
        { 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM12_imp_bits__15_4_",
        "",
        0,
        12,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM12s_imp_bits__15_4_",
        "",
        0,
        12,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM16R16_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_IPPU_PRAM_16", 16, 16,
        false
    },
    {
        FieldEntry::IMM,
        "IM17R17_imp_bits__20_4_",
        "",
        0,
        17,
        { 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_IPPU_DMEM_17", 17, 17,
        false
    },
    {
        FieldEntry::IMM,
        "IM17_imp_bits__19_3_",
        "",
        0,
        17,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM17sR17_imp_bits__20_4_",
        "",
        0,
        17,
        { 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_IPPU_DMEM_17", 17, 17,
        true
    },
    {
        FieldEntry::IMM,
        "IM3_imp_bits__18_16_",
        "",
        0,
        3,
        { 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM5s_imp_bits__25_21_",
        "",
        0,
        5,
        { 25, 24, 23, 22, 21, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM6_imp_bits__9_4_",
        "",
        0,
        6,
        { 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM8_imp_bits__11_4_",
        "",
        0,
        8,
        { 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM8s_imp_bits__28_21_",
        "",
        0,
        8,
        { 28, 27, 26, 25, 24, 23, 22, 21, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM9s_imp_bits__15_7_",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::TABLE,
        "IPPU_VCPU_imp_bits__19_19_",
        "",
        0,
        1,
        { 19, },
        2,
        {
            { 0, ".ippu" },
            { 1, ".vcpu" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "JMP_CC_imp_bits__23_20_",
        "",
        0,
        4,
        { 23, 22, 21, 20, },
        16,
        {
            { 0, "reserved" },
            { 1, "jmp.z" },
            { 2, "jmp.nz" },
            { 3, "jmp" },
            { 4, "reserved" },
            { 5, "jsr.z" },
            { 6, "jsr.nz" },
            { 7, "jsr" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "ret.z" },
            { 14, "ret.nz" },
            { 15, "ret" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LATCH_MODE_imp_bits__6_3_",
        "",
        0,
        4,
        { 6, 5, 4, 3, },
        16,
        {
            { 0, "normal" },
            { 1, "e256" },
            { 2, "e128" },
            { 3, "e64" },
            { 4, "e32" },
            { 5, "e16" },
            { 6, "e8" },
            { 7, "e4" },
            { 8, "L2H" },
            { 9, "H2L" },
            { 10, "L2L" },
            { 11, "H2H" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LD_MODE_imp_bits__26_24_",
        "",
        0,
        3,
        { 26, 25, 24, },
        8,
        {
            { 0, "normal" },
            { 1, "br" },
            { 2, "dr" },
            { 3, "br_dr" },
            { 4, "vindirect" },
            { 5, "indirect" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LD_MODE_imp_bits__28_26_",
        "",
        0,
        3,
        { 28, 27, 26, },
        8,
        {
            { 0, "normal" },
            { 1, "br" },
            { 2, "dr" },
            { 3, "br_dr" },
            { 4, "vindirect" },
            { 5, "indirect" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LOOP_AS_IMM_imp_bits__26_26_",
        "",
        0,
        1,
        { 26, },
        2,
        {
            { 0, "as" },
            { 1, "imm" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_END_imp_bits__0_0_",
        "",
        0,
        1,
        { 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_INDEX_imp_bits__2_2_",
        "",
        0,
        1,
        { 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_START_imp_bits__1_1_",
        "",
        0,
        1,
        { 1, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "MM_imp_bits__22_22_",
        "",
        0,
        1,
        { 22, },
        2,
        {
            { 0, "m0" },
            { 1, "m1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "PLUS_MINUS_imp_bits__23_23_",
        "",
        0,
        1,
        { 23, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RADIX_imp_bits__18_16_",
        "",
        0,
        3,
        { 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RD_OFFSET_imp_bits__15_7_",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "SET_LOOP_INDEX_imp_bits__23_23_",
        "",
        0,
        1,
        { 23, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "SRC_REG_imp_bits__21_18_",
        "",
        0,
        4,
        { 21, 20, 19, 18, },
        16,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "m0" },
            { 3, "m1" },
            { 4, "as0" },
            { 5, "as1" },
            { 6, "as2" },
            { 7, "as3" },
            { 8, "vindx_ptr" },
            { 9, "di_d" },
            { 10, "di_offset_unit" },
            { 11, "r_rd_ptr" },
            { 12, "r_wr_ptr" },
            { 13, "elem_mask_ptr" },
            { 14, "mem_elem_rd_ptr" },
            { 15, "mem_elem_wr_ptr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "ST_MODE_imp_bits__28_26_",
        "",
        0,
        3,
        { 28, 27, 26, },
        8,
        {
            { 0, "normal" },
            { 1, "br" },
            { 2, "dr" },
            { 3, "br_dr" },
            { 4, "reserved" },
            { 5, "indirect" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "WRITE_MODE_imp_bits__5_3_",
        "",
        0,
        3,
        { 5, 4, 3, },
        8,
        {
            { 0, "normal" },
            { 1, "e32" },
            { 2, "e16" },
            { 3, "e8" },
            { 4, "e4" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "WR_OFFSET_imp_bits__15_7_",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
};


size_t InstrDscDB::ippu_numof_instructions = sizeof( ippu_instructions ) / sizeof( ippu_instructions[0] );
size_t InstrDscDB::ippu_numof_fields       = sizeof( ippu_fields       ) / sizeof( ippu_fields[0] );
DAsmInstruction InstrDscDB::ippu2_instructions[] =
{
    {
        "add_aX_Is8",
        "add AA, IM8s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xE0080078ull,
        0xE00FFFF8ull
    },
    {
        "add_aX_mY",
        "add AA, MM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x70080078ull,
        0xFF8FFFF8ull
    },
    {
        "add_cb_aX_Is8",
        "add.cb AA, IM8s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xE0000078ull,
        0xE00FFFF8ull
    },
    {
        "add_cb_aX_mY",
        "add.cb AA, MM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x70000078ull,
        0xFF8FFFF8ull
    },
    {
        "clr_Rx",
        "clr CLR_DST",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CLR_DST",
            "CLR_DST_imp_bits__21_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x4F000000ull,
        0xFF000000ull
    },
    {
        "clr_mask_all",
        "clr.mask.all",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x44000000ull,
        0xFF000000ull
    },
    {
        "clr_mask_bit",
        "clr.mask IM12",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12",
            "IM12_imp_bits__15_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x41000000ull,
        0xFF000000ull
    },
    {
        "cmp_bit",
        "cmp.bit IM12s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12s",
            "IM12s_imp_bits__15_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x40000000ull,
        0xFF000000ull
    },
    {
        "done",
        "done",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x8000000ull,
        0xF8000000ull
    },
    {
        "jmp",
        "jmp JMP_CC, IM16R16",
        32,
        UNKNOWN,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "JMP_CC",
            "JMP_CC_imp_bits__23_20_",
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10000000ull,
        0xF8000000ull
    },
    {
        "jmp_jmp",
        "jmp IM16R16",
        32,
        UNKNOWN,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10300000ull,
        0xF8F00000ull
    },
    {
        "jmp_nz",
        "jmp.nz IM16R16",
        32,
        UNKNOWN,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10200000ull,
        0xF8F00000ull
    },
    {
        "jmp_z",
        "jmp.z IM16R16",
        32,
        UNKNOWN,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10100000ull,
        0xF8F00000ull
    },
    {
        "jsr",
        "jsr IM16R16",
        32,
        UNKNOWN,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10700000ull,
        0xF8F00000ull
    },
    {
        "jsr_nz",
        "jsr.nz IM16R16",
        32,
        UNKNOWN,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10600000ull,
        0xF8F00000ull
    },
    {
        "jsr_z",
        "jsr.z IM16R16",
        32,
        UNKNOWN,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "IM16R16",
            "IM16R16_imp_bits__19_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10500000ull,
        0xF8F00000ull
    },
    {
        "ld_aX_Is5",
        "ldIPPU_VCPU [AA]+IM5s, ELEM_OFFSET, LD_MODE, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LD_MODE",
            "LD_MODE_imp_bits__28_26_",
            "IM5s",
            "IM5s_imp_bits__25_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xC0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_Is5_plus",
        "ldIPPU_VCPU [AA]+IM5s, ELEM_OFFSET, LD_MODE, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LD_MODE",
            "LD_MODE_imp_bits__28_26_",
            "IM5s",
            "IM5s_imp_bits__25_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xC0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_Is8",
        "ldIPPU_VCPU [AA]+IM8s, ELEM_OFFSET, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xE0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_Is8_plus",
        "ldIPPU_VCPU [AA]+IM8s, ELEM_OFFSET, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xE0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_iY_Is4",
        "ldIPPU_VCPU [AA+IY]+IM4s, ELEM_OFFSET, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IY",
            "IY_imp_bits__25_25_",
            "IM4s",
            "IM4s_imp_bits__24_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xD8000000ull,
        0xFC000000ull
    },
    {
        "ld_aX_iY_Is4_plus",
        "ldIPPU_VCPU [AA+IY]+IM4s, ELEM_OFFSET, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IY",
            "IY_imp_bits__25_25_",
            "IM4s",
            "IM4s_imp_bits__24_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xD8000000ull,
        0xFC000000ull
    },
    {
        "ld_aX_mX",
        "ldIPPU_VCPU [AA]PLUS_MINUSMM, ELEM_OFFSET, LD_MODE, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LD_MODE",
            "LD_MODE_imp_bits__26_24_",
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "WR_OFFSET",
            "WR_OFFSET_imp_bits__15_7_",
            "LATCH_MODE",
            "LATCH_MODE_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x70000000ull,
        0xF8000000ull
    },
    {
        "ld_asX_base_Iu6",
        "ld AS, IM6",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__25_24_",
            "IM6",
            "IM6_imp_bits__9_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x50000000ull,
        0xFC000000ull
    },
    {
        "ld_index_aX_Is9",
        "ld.indexIPPU_VCPU [AA], IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7C000000ull,
        0xFE000000ull
    },
    {
        "ld_index_aX_Is9_plus_ippu",
        "ld.index.ippu [AA]+IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7C000000ull,
        0xFE080000ull
    },
    {
        "ld_index_aX_Is9_plus_vcpu",
        "ld.index.vcpu [AA]+IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7C080000ull,
        0xFE080000ull
    },
    {
        "ld_index_aX_mX",
        "ld.indexIPPU_VCPU [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7E000000ull,
        0xFE000000ull
    },
    {
        "ld_index_aX_mX_ippu",
        "ld.index.ippu [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7E000000ull,
        0xFE080000ull
    },
    {
        "ld_index_aX_mX_vcpu",
        "ld.index.vcpu [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7E080000ull,
        0xFE080000ull
    },
    {
        "ld_mask_aX_Is9",
        "ld.maskIPPU_VCPU [AA], IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x78000000ull,
        0xFE000000ull
    },
    {
        "ld_mask_aX_Is9_plus_ippu",
        "ld.mask.ippu [AA]+IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x78000000ull,
        0xFE080000ull
    },
    {
        "ld_mask_aX_Is9_plus_vcpu",
        "ld.mask.vcpu [AA]+IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x78080000ull,
        0xFE080000ull
    },
    {
        "ld_mask_aX_mX",
        "ld.maskIPPU_VCPU [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7A000000ull,
        0xFE000000ull
    },
    {
        "ld_mask_aX_mX_ippu",
        "ld.mask.ippu [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7A000000ull,
        0xFE080000ull
    },
    {
        "ld_mask_aX_mX_vcpu",
        "ld.mask.vcpu [AA]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7A080000ull,
        0xFE080000ull
    },
    {
        "loop_begin_0",
        "loop_begin 0",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x7ull
    },
    {
        "loop_begin_1",
        "loop_begin 1",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0x7ull
    },
    {
        "loop_end_0",
        "loop_end 0",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x7ull
    },
    {
        "loop_end_1",
        "loop_end 1",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0x7ull
    },
    {
        "mv_ippu_reg",
        "mv DST_REG, SRC_REG",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DST_REG",
            "DST_REG_imp_bits__25_22_",
            "SRC_REG",
            "SRC_REG_imp_bits__21_18_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x54000000ull,
        0xFC000000ull
    },
    {
        "mv_ippu_reg_I19_mX",
        "mv DST_REG_MX, IM19sR17",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DST_REG_MX",
            "DST_REG_MX_imp_bits__22_22_",
            "IM19sR17",
            "IM19sR17_imp_bits__3_3_x_21_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x60800000ull,
        0xFF800000ull
    },
    {
        "mv_ippu_reg_I19_non_mX",
        "mv DST_REG_NON_MX, IM19R17",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DST_REG_NON_MX",
            "DST_REG_NON_MX_imp_bits__25_22_",
            "IM19R17",
            "IM19R17_imp_bits__3_3_x_21_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x60000000ull,
        0xFC000000ull
    },
    {
        "nop",
        "nop",
        32,
        UNKNOWN,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0xF8000000ull
    },
    {
        "rts",
        "rts",
        32,
        UNKNOWN,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10F00000ull,
        0xF8FFFFF0ull
    },
    {
        "rts_nz",
        "rts.nz",
        32,
        UNKNOWN,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10E00000ull,
        0xF8FFFFF0ull
    },
    {
        "rts_z",
        "rts.z",
        32,
        UNKNOWN,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10D00000ull,
        0xF8FFFFF0ull
    },
    {
        "set_br_aX_mode",
        "set.br AA, BR_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA_imp_bits__20_20_",
            "BR_MODE",
            "BR_MODE_imp_bits__7_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x5C000000ull,
        0xFC000000ull
    },
    {
        "set_dr_config",
        "set.dr.config DIGIT_INDEX, IM3, IM11",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DIGIT_INDEX",
            "DIGIT_INDEX_imp_bits__23_20_",
            "IM3",
            "IM3_imp_bits__18_16_",
            "IM11",
            "IM11_imp_bits__14_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x58000000ull,
        0xFE000000ull
    },
    {
        "set_dr_radix",
        "set.dr.radix DIGIT_INDEX, RADIX, IM11",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DIGIT_INDEX",
            "DIGIT_INDEX_imp_bits__23_20_",
            "RADIX",
            "RADIX_imp_bits__18_16_",
            "IM11",
            "IM11_imp_bits__14_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x5A000000ull,
        0xFE000000ull
    },
    {
        "set_loop",
        "set.loop LOOP_AS_IMM, AS, SET_LOOP_INDEX, (IM8 + 1)",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_AS_IMM",
            "LOOP_AS_IMM_imp_bits__26_26_",
            "SET_LOOP_INDEX",
            "SET_LOOP_INDEX_imp_bits__23_23_",
            "IM8",
            "IM8_imp_bits__11_4_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
            "AS",
            "AS_imp_bits__25_24_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
        },
        "",
        "",
        0x18000000ull,
        0xF8000000ull
    },
    {
        "set_loop_Iu1_asX",
        "set.loop SET_LOOP_INDEX, AS",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__25_24_",
            "SET_LOOP_INDEX",
            "SET_LOOP_INDEX_imp_bits__23_23_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
        },
        "",
        "",
        0x1C000000ull,
        0xFC000FF0ull
    },
    {
        "set_mask_all",
        "set.mask.all",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x45000000ull,
        0xFF000000ull
    },
    {
        "set_mask_bit",
        "set.mask IM12",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12",
            "IM12_imp_bits__15_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x42000000ull,
        0xFF000000ull
    },
    {
        "set_range_aY_asA_Iu19",
        "set.range AA, AS, IM19",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__25_24_",
            "IM19",
            "IM19_imp_bits__22_21_x_19_3_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x68000000ull,
        0xFC000000ull
    },
    {
        "set_range_aY_asA_asB",
        "set.range AA, AS, AS2",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS2",
            "AS2_imp_bits__23_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
            "AS",
            "AS_imp_bits__25_24_",
        },
        "",
        "",
        0x6C000000ull,
        0xFC000000ull
    },
    {
        "st_aX_Is5",
        "stIPPU_VCPU [AA]+IM5s, ELEM_OFFSET, ST_MODE, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ST_MODE",
            "ST_MODE_imp_bits__28_26_",
            "IM5s",
            "IM5s_imp_bits__25_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000040ull,
        0xE0000040ull
    },
    {
        "st_aX_Is5_plus",
        "stIPPU_VCPU [AA]+IM5s, ELEM_OFFSET, ST_MODE, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ST_MODE",
            "ST_MODE_imp_bits__28_26_",
            "IM5s",
            "IM5s_imp_bits__25_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000040ull,
        0xE0000040ull
    },
    {
        "st_aX_Is8",
        "stIPPU_VCPU [AA]+IM8s, ELEM_OFFSET, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000000ull,
        0xE0000040ull
    },
    {
        "st_aX_Is8_plus",
        "stIPPU_VCPU [AA]+IM8s, ELEM_OFFSET, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000000ull,
        0xE0000040ull
    },
    {
        "st_aX_iY_Is4",
        "stIPPU_VCPU [AA+IY]+IM4s, ELEM_OFFSET, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IY",
            "IY_imp_bits__25_25_",
            "IM4s",
            "IM4s_imp_bits__24_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xB8000040ull,
        0xFC000040ull
    },
    {
        "st_aX_iY_Is4_plus",
        "stIPPU_VCPU [AA+IY]+IM4s, ELEM_OFFSET, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IY",
            "IY_imp_bits__25_25_",
            "IM4s",
            "IM4s_imp_bits__24_21_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xB8000040ull,
        0xFC000040ull
    },
    {
        "st_aX_mX",
        "stIPPU_VCPU [AA]PLUS_MINUSMM, ELEM_OFFSET, ST_MODE, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ST_MODE",
            "ST_MODE_imp_bits__28_26_",
            "PLUS_MINUS",
            "PLUS_MINUS_imp_bits__23_23_",
            "MM",
            "MM_imp_bits__22_22_",
            "AA",
            "AA_imp_bits__20_20_",
            "IPPU_VCPU",
            "IPPU_VCPU_imp_bits__19_19_",
            "ELEM_OFFSET",
            "ELEM_OFFSET_imp_bits__18_16_",
            "RD_OFFSET",
            "RD_OFFSET_imp_bits__15_7_",
            "WRITE_MODE",
            "WRITE_MODE_imp_bits__5_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x80000040ull,
        0xE0000040ull
    },
};


FieldEntry InstrDscDB::ippu2_fields[] =
{
    {
        FieldEntry::TABLE,
        "AA_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "a0" },
            { 1, "a1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS2_imp_bits__23_22_",
        "",
        0,
        2,
        { 23, 22, },
        4,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS_imp_bits__25_24_",
        "",
        0,
        2,
        { 25, 24, },
        4,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "BR_MODE_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "fft32" },
            { 1, "fft64" },
            { 2, "fft128" },
            { 3, "fft256" },
            { 4, "fft512" },
            { 5, "fft1024" },
            { 6, "fft2048" },
            { 7, "fft4096" },
            { 8, "fft8192" },
            { 9, "fft16384" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "CLR_DST_imp_bits__21_20_",
        "",
        0,
        2,
        { 21, 20, },
        7,
        {
            { 0, "reserved" },
            { 1, "r0" },
            { 2, "r1" },
            { 3, "r0, r1" },
            { 3, "r0,r1" },
            { 3, "r1, r0" },
            { 3, "r1,r0" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DIGIT_INDEX_imp_bits__23_20_",
        "",
        0,
        4,
        { 23, 22, 21, 20, },
        16,
        {
            { 0, "reserved" },
            { 1, "1" },
            { 2, "2" },
            { 3, "3" },
            { 4, "4" },
            { 5, "5" },
            { 6, "6" },
            { 7, "7" },
            { 8, "8" },
            { 9, "9" },
            { 10, "10" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DST_REG_MX_imp_bits__22_22_",
        "",
        0,
        1,
        { 22, },
        2,
        {
            { 0, "m0" },
            { 1, "m1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DST_REG_NON_MX_imp_bits__25_22_",
        "",
        0,
        4,
        { 25, 24, 23, 22, },
        16,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "as0" },
            { 5, "as1" },
            { 6, "as2" },
            { 7, "as3" },
            { 8, "vindx_ptr" },
            { 9, "di_d" },
            { 10, "di_offset_unit" },
            { 11, "r_rd_ptr" },
            { 12, "r_wr_ptr" },
            { 13, "elem_mask_ptr" },
            { 14, "mem_elem_rd_ptr" },
            { 15, "mem_elem_wr_ptr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DST_REG_imp_bits__25_22_",
        "",
        0,
        4,
        { 25, 24, 23, 22, },
        16,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "m0" },
            { 3, "m1" },
            { 4, "as0" },
            { 5, "as1" },
            { 6, "as2" },
            { 7, "as3" },
            { 8, "vindx_ptr" },
            { 9, "di_d" },
            { 10, "di_offset_unit" },
            { 11, "r_rd_ptr" },
            { 12, "r_wr_ptr" },
            { 13, "elem_mask_ptr" },
            { 14, "mem_elem_rd_ptr" },
            { 15, "mem_elem_wr_ptr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "ELEM_OFFSET_imp_bits__18_16_",
        "",
        0,
        3,
        { 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM11_imp_bits__14_4_",
        "",
        0,
        11,
        { 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM12_imp_bits__15_4_",
        "",
        0,
        12,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM12s_imp_bits__15_4_",
        "",
        0,
        12,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM16R16_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_IPPU_PRAM_16", 16, 16,
        false
    },
    {
        FieldEntry::IMM,
        "IM19R17_imp_bits__3_3_x_21_4_",
        "",
        0,
        19,
        { 3, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_IPPU_DMEM_19", 17, 19,
        false
    },
    {
        FieldEntry::IMM,
        "IM19_imp_bits__22_21_x_19_3_",
        "",
        0,
        19,
        { 22, 21, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM19sR17_imp_bits__3_3_x_21_4_",
        "",
        0,
        19,
        { 3, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_IPPU_DMEM_19", 17, 19,
        true
    },
    {
        FieldEntry::IMM,
        "IM3_imp_bits__18_16_",
        "",
        0,
        3,
        { 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM4s_imp_bits__24_21_",
        "",
        0,
        4,
        { 24, 23, 22, 21, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM5s_imp_bits__25_21_",
        "",
        0,
        5,
        { 25, 24, 23, 22, 21, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM6_imp_bits__9_4_",
        "",
        0,
        6,
        { 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM8_imp_bits__11_4_",
        "",
        0,
        8,
        { 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM8s_imp_bits__28_21_",
        "",
        0,
        8,
        { 28, 27, 26, 25, 24, 23, 22, 21, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM9s_imp_bits__15_7_",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::TABLE,
        "IPPU_VCPU_imp_bits__19_19_",
        "",
        0,
        1,
        { 19, },
        2,
        {
            { 0, ".ippu" },
            { 1, ".vcpu" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "IY_imp_bits__25_25_",
        "",
        0,
        1,
        { 25, },
        2,
        {
            { 0, "i0" },
            { 1, "i1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "JMP_CC_imp_bits__23_20_",
        "",
        0,
        4,
        { 23, 22, 21, 20, },
        16,
        {
            { 0, "reserved" },
            { 1, "jmp.z" },
            { 2, "jmp.nz" },
            { 3, "jmp" },
            { 4, "reserved" },
            { 5, "jsr.z" },
            { 6, "jsr.nz" },
            { 7, "jsr" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "ret.z" },
            { 14, "ret.nz" },
            { 15, "ret" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LATCH_MODE_imp_bits__6_3_",
        "",
        0,
        4,
        { 6, 5, 4, 3, },
        16,
        {
            { 0, "normal" },
            { 1, "e256" },
            { 2, "e128" },
            { 3, "e64" },
            { 4, "e32" },
            { 5, "e16" },
            { 6, "e8" },
            { 7, "e4" },
            { 8, "L2H" },
            { 9, "H2L" },
            { 10, "L2L" },
            { 11, "H2H" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LD_MODE_imp_bits__26_24_",
        "",
        0,
        3,
        { 26, 25, 24, },
        8,
        {
            { 0, "normal" },
            { 1, "br" },
            { 2, "dr" },
            { 3, "br_dr" },
            { 4, "vindirect" },
            { 5, "indirect" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LD_MODE_imp_bits__28_26_",
        "",
        0,
        3,
        { 28, 27, 26, },
        8,
        {
            { 0, "normal" },
            { 1, "br" },
            { 2, "dr" },
            { 3, "br_dr" },
            { 4, "vindirect" },
            { 5, "indirect" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LOOP_AS_IMM_imp_bits__26_26_",
        "",
        0,
        1,
        { 26, },
        2,
        {
            { 0, "as" },
            { 1, "imm" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_END_imp_bits__0_0_",
        "",
        0,
        1,
        { 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_INDEX_imp_bits__2_2_",
        "",
        0,
        1,
        { 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_START_imp_bits__1_1_",
        "",
        0,
        1,
        { 1, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "MM_imp_bits__22_22_",
        "",
        0,
        1,
        { 22, },
        2,
        {
            { 0, "m0" },
            { 1, "m1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "PLUS_MINUS_imp_bits__23_23_",
        "",
        0,
        1,
        { 23, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RADIX_imp_bits__18_16_",
        "",
        0,
        3,
        { 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RD_OFFSET_imp_bits__15_7_",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "SET_LOOP_INDEX_imp_bits__23_23_",
        "",
        0,
        1,
        { 23, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "SRC_REG_imp_bits__21_18_",
        "",
        0,
        4,
        { 21, 20, 19, 18, },
        16,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "m0" },
            { 3, "m1" },
            { 4, "as0" },
            { 5, "as1" },
            { 6, "as2" },
            { 7, "as3" },
            { 8, "vindx_ptr" },
            { 9, "di_d" },
            { 10, "di_offset_unit" },
            { 11, "r_rd_ptr" },
            { 12, "r_wr_ptr" },
            { 13, "elem_mask_ptr" },
            { 14, "mem_elem_rd_ptr" },
            { 15, "mem_elem_wr_ptr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "ST_MODE_imp_bits__28_26_",
        "",
        0,
        3,
        { 28, 27, 26, },
        8,
        {
            { 0, "normal" },
            { 1, "br" },
            { 2, "dr" },
            { 3, "br_dr" },
            { 4, "reserved" },
            { 5, "indirect" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "WRITE_MODE_imp_bits__5_3_",
        "",
        0,
        3,
        { 5, 4, 3, },
        8,
        {
            { 0, "normal" },
            { 1, "e32" },
            { 2, "e16" },
            { 3, "e8" },
            { 4, "e4" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "WR_OFFSET_imp_bits__15_7_",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
};


size_t InstrDscDB::ippu2_numof_instructions = sizeof( ippu2_instructions ) / sizeof( ippu2_instructions[0] );
size_t InstrDscDB::ippu2_numof_fields       = sizeof( ippu2_fields       ) / sizeof( ippu2_fields[0] );

#ifdef _VSPA3_
DAsmInstruction InstrDscDB::vcpu3_instructions[] =
{
    {
        "abs_cc_gZ_gX",
        "absCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7800000ull,
        0x1FF0FF00ull
    },
    {
        "addA_line_aX_Is9",
        "addAA_line AX, Is9",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x8000ull,
        0x78000ull
    },
    {
        "addA_line_aX_Is9_add",
        "add AX, Is9",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x8000ull,
        0x78200ull
    },
    {
        "addC_aY_aX_Is19",
        "addC AY, AX, IM19sR13",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__30_26_",
            "AX",
            "AX_imp_bits__25_21_",
            "IM19sR13",
            "IM19sR13_imp_bits__18_0_",
        },
        "",
        "",
        0x500000000ull,
        0xF80180000ull
    },
    {
        "addD_ucc_cond_gX_gY_I32",
        "addDUCC_FIELDCOND GX_SP, GY_SP, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__47_47_",
            "COND",
            "COND_imp_bits__43_40_",
            "GY_SP",
            "GY_SP_imp_bits__39_36_",
            "GX_SP",
            "GX_SP_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x91000000000000ull,
        0x3FF700000000000ull
    },
    {
        "addS_ucc_s_gZ_Is16",
        "addSUCC_FIELD.s GZ_SP, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD100000ull,
        0x1FD00000ull
    },
    {
        "addS_ucc_s_gZ_Is16_add",
        "addUCC_FIELD GZ_SP, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD100000ull,
        0x1FD00000ull
    },
    {
        "addS_ucc_s_gZ_Is16_add_s",
        "addUCC_FIELD.s GZ_SP, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD100000ull,
        0x1FD00000ull
    },
    {
        "addS_ucc_z_gZ_Iu16",
        "addSUCC_FIELD.z GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD000000ull,
        0x1FD00000ull
    },
    {
        "addS_ucc_z_gZ_Iu16_add",
        "addUCC_FIELD GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD000000ull,
        0x1FD00000ull
    },
    {
        "addS_ucc_z_gZ_Iu16_add_z",
        "addUCC_FIELD.z GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD000000ull,
        0x1FD00000ull
    },
    {
        "add_aX_aY_aZ",
        "add AX, AY, AZ",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "AY",
            "AY_imp_bits__9_5_",
            "AZ",
            "AZ_imp_bits__4_0_",
        },
        "",
        "",
        0x40000ull,
        0x78000ull
    },
    {
        "add_aY_aX_Is19_syn",
        "add AY, AX, IM19sR13",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__30_26_",
            "AX",
            "AX_imp_bits__25_21_",
            "IM19sR13",
            "IM19sR13_imp_bits__18_0_",
        },
        "",
        "",
        0x500000000ull,
        0xF80180000ull
    },
    {
        "add_aY_sp_Is19",
        "add AY, sp, IM19sR13",
        36,
        opC,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__30_26_",
            "IM19sR13",
            "IM19sR13_imp_bits__18_0_",
        },
        "",
        "",
        0x500100000ull,
        0xF83F80000ull
    },
    {
        "add_cc_gZ_gX_gY",
        "addUCC_FIELDCOND GZ_SP, GX_SP_H, GY_SP_H",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY_SP_H",
            "GY_SP_H_imp_bits__11_8_",
            "GX_SP_H",
            "GX_SP_H_imp_bits__7_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0x6800000ull,
        0x1FE0F000ull
    },
    {
        "add_line1_aX_Is9_add",
        "add.laddr AX, Is9",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x8200ull,
        0x78200ull
    },
    {
        "add_line_aX_Is9_line0_wide_imm",
        "add AX, Is9",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "Is9",
            "Is9_imp_bits__8_0_",
        },
        "",
        "",
        0x8000ull,
        0x78200ull
    },
    {
        "add_nco_k_Is11",
        "add nco_k, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x3000ull,
        0x1F800ull
    },
    {
        "add_ucc_cond_gX_gY_I32",
        "addUCC_FIELDCOND GX_SP, GY_SP, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__47_47_",
            "COND",
            "COND_imp_bits__43_40_",
            "GY_SP",
            "GY_SP_imp_bits__39_36_",
            "GX_SP",
            "GX_SP_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x91000000000000ull,
        0x3FF700000000000ull
    },
    {
        "andD_gX_gY_I32",
        "andDCOND GX_SP, GY_SP, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY_SP",
            "GY_SP_imp_bits__39_36_",
            "GX_SP",
            "GX_SP_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x93000000000000ull,
        0x3FFF00000000000ull
    },
    {
        "andD_gX_gY_I32_and_gX_gY_I32",
        "andCOND GX_SP, GY_SP, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY_SP",
            "GY_SP_imp_bits__39_36_",
            "GX_SP",
            "GX_SP_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x93000000000000ull,
        0x3FFF00000000000ull
    },
    {
        "andS_z_gX_Iu16",
        "andSZ GX_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Z",
            "Z_imp_bits__20_20_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX_SP",
            "GX_SP_imp_bits__3_0_",
        },
        "",
        "",
        0x3000000ull,
        0x1FE00000ull
    },
    {
        "and_H",
        "and H",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x300000Cull,
        0x1FFFFFFFull
    },
    {
        "and_VPz_VPx_VPy",
        "and VPZ, VPX, VPY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPX",
            "VPX_imp_bits__9_8_",
            "VPY",
            "VPY_imp_bits__7_6_",
            "VPZ",
            "VPZ_imp_bits__5_4_",
        },
        "",
        "",
        0x300000Dull,
        0x1FFFFC0Full
    },
    {
        "and_cc_gZ_gX_gY",
        "andCOND GZ_SP, GX_SP, GY_SP",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY_SP",
            "GY_SP_imp_bits__11_8_",
            "GX_SP",
            "GX_SP_imp_bits__7_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0x6E00000ull,
        0x1FF0F000ull
    },
    {
        "and_h",
        "and h",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x300000Cull,
        0x1FFFFFFFull
    },
    {
        "and_z_gX_Iu16",
        "and GX_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX_SP",
            "GX_SP_imp_bits__3_0_",
        },
        "",
        "",
        0x3000000ull,
        0x1FF00000ull
    },
    {
        "and_z_gX_Iu16_z",
        "and.z GX_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX_SP",
            "GX_SP_imp_bits__3_0_",
        },
        "",
        "",
        0x3100000ull,
        0x1FF00000ull
    },
    {
        "atan_atan2_mvllr",
        "atan|atan2|mvllr",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4ull,
        0x7ull
    },
    {
        "au_nop",
        "au_nop",
        4,
        opVau,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0xFull
    },
    {
        "bclr_cc_gZ_gY_gX",
        "bclrCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7400000ull,
        0x1FF0F000ull
    },
    {
        "bclr_gZ_gY_Iu5",
        "bclrCOND GZ, GX, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7500000ull,
        0x1FF0E000ull
    },
    {
        "bclrip_Iu9_Iu5",
        "bclrip Iu9, Iu5",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "Iu5",
            "Iu5_imp_bits__4_0_",
        },
        "",
        "",
        0x3C0000ull,
        0x1FFE00E0ull
    },
    {
        "bclrip_Iu9_gX",
        "bclrip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x13C0000ull,
        0x1FFE00F0ull
    },
    {
        "bin2num_Rx",
        "bin2num RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x60ull,
        0x78ull
    },
    {
        "bset_gZ_gY_Iu5",
        "bsetCOND GZ, GX, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7100000ull,
        0x1FF0E000ull
    },
    {
        "bsetip_Iu9_Iu5",
        "bsetip Iu9, Iu5",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "Iu5",
            "Iu5_imp_bits__4_0_",
        },
        "",
        "",
        0x3E0000ull,
        0x1FFE00E0ull
    },
    {
        "bsetip_Iu9_gX",
        "bsetip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x13E0000ull,
        0x1FFE00F0ull
    },
    {
        "btst_gX_I",
        "btst GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
        },
        "",
        "",
        0x38000Full,
        0x1FFFE00Full
    },
    {
        "btstip_Iu9_Iu5",
        "btstip Iu9, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "Iu5",
            "Iu5_imp_bits__4_0_",
        },
        "",
        "",
        0x3A0000ull,
        0x1FFE00E0ull
    },
    {
        "btstip_Iu9_gX",
        "btstip Iu9, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x3A0080ull,
        0x1FFE00F0ull
    },
    {
        "bxor_cc_gZ_gX_Iu5",
        "bxorCOND GZ, GX, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7300000ull,
        0x1FF0E000ull
    },
    {
        "clr_Rx_ld_Rx_zeros",
        "clr RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x50ull,
        0x78ull
    },
    {
        "clr_VRA",
        "clr.VRA",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7800ull,
        0x1FFFFull
    },
    {
        "clr_VRA_Iu5_Iu4",
        "clr.VRA Iu5, Iu4",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu4",
            "Iu4_imp_bits__8_5_",
            "Iu5",
            "Iu5_imp_bits__4_0_",
        },
        "",
        "",
        0x7800ull,
        0x1FE00ull
    },
    {
        "clr_VRA_gX_gY",
        "clr.VRA GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x7980000ull,
        0x1FFFF00Full
    },
    {
        "clr_au",
        "clr.au",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0xFull
    },
    {
        "clr_g_Iu12",
        "clr.g Iu12",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu12",
            "Iu12_imp_bits__11_0_",
        },
        "",
        "",
        0x7E00000ull,
        0x1FFFF000ull
    },
    {
        "clrip_Iu9_Iu32",
        "clrip Iu9, IM32R11",
        58,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__47_39_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0xA0000E00000000ull,
        0x3FF007F00000000ull
    },
    {
        "clrip_Iu9_gX",
        "clrip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x13C0080ull,
        0x1FFE00F0ull
    },
    {
        "clrm_VPmask_Iu4",
        "clrm MASK_VP_ALL",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "MASK_VP_ALL",
            "MASK_VP_ALL_imp_bits__3_0_",
        },
        "",
        "",
        0x7F00000ull,
        0x1FFFFFF0ull
    },
    {
        "cmac",
        "cmac",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xAull,
        0xFull
    },
    {
        "cmac_sau",
        "cmac.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xBull,
        0xFull
    },
    {
        "cmad",
        "cmad",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0xFull
    },
    {
        "cmad_sau",
        "cmad.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7ull,
        0xFull
    },
    {
        "cmpD_gX_I32",
        "cmpDCOND GX_SP, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GX_SP",
            "GX_SP_imp_bits__39_36_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x99000000000000ull,
        0x3FFF00F00000000ull
    },
    {
        "cmpS_s_gZ_Is16",
        "cmpS.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC300000ull,
        0x1FF00000ull
    },
    {
        "cmpS_s_gZ_Is16_cmp",
        "cmp GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC300000ull,
        0x1FF00000ull
    },
    {
        "cmpS_s_gZ_Is16_cmp_s",
        "cmp.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC300000ull,
        0x1FF00000ull
    },
    {
        "cmpS_z_gZ_Iu16",
        "cmpS.z GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xC200000ull,
        0x1FF00000ull
    },
    {
        "cmpS_z_gZ_Iu16_cmp",
        "cmp GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xC200000ull,
        0x1FF00000ull
    },
    {
        "cmpS_z_gZ_Iu16_cmp_z",
        "cmp.z GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xC200000ull,
        0x1FF00000ull
    },
    {
        "cmp_aX_I",
        "cmp AX, IM22R13",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__30_26_",
            "IM22R13",
            "IM22R13",
        },
        "",
        "",
        0x580000000ull,
        0xF83C00000ull
    },
    {
        "cmp_cc_gX_gY",
        "cmpCOND GX_SP, GY_SP",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY_SP",
            "GY_SP_imp_bits__11_8_",
            "GX_SP",
            "GX_SP_imp_bits__7_4_",
        },
        "",
        "",
        0x6A0000Full,
        0x1FF0F00Full
    },
    {
        "cmp_gX_I32",
        "cmp GX_SP, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX_SP",
            "GX_SP_imp_bits__39_36_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x99000000000000ull,
        0x3FFFF0F00000000ull
    },
    {
        "cntl_gZ_gX",
        "cntl GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7B00000ull,
        0x1FFFFF00ull
    },
    {
        "cnto_gZ_gX",
        "cnto GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7A40000ull,
        0x1FFFFF00ull
    },
    {
        "cntz_gZ_gX",
        "cntz GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7A60000ull,
        0x1FFFFF00ull
    },
    {
        "com_VPmask_Iu4",
        "com MASK_VP_ALL",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "MASK_VP_ALL",
            "MASK_VP_ALL_imp_bits__3_0_",
        },
        "",
        "",
        0x77040D0ull,
        0x1FFFFFF0ull
    },
    {
        "dif_sau",
        "dif.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xDull,
        0xFull
    },
    {
        "div_cc_s_gZ_gX_gY",
        "divCONDUNSIGN_SIGN GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6200000ull,
        0x1FE0F000ull
    },
    {
        "div_s_gZ_Is16",
        "div.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC500000ull,
        0x1FF00000ull
    },
    {
        "div_s_gZ_Is16_div",
        "div GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC500000ull,
        0x1FF00000ull
    },
    {
        "div_z_gZ_Iu16",
        "div.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC400000ull,
        0x1FF00000ull
    },
    {
        "div_z_gZ_Iu16_div",
        "div GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC400000ull,
        0x1FF00000ull
    },
    {
        "done",
        "done",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x10000000000000ull,
        0x3FFFFFFFFFFFFFFull
    },
    {
        "dovpB_c_a",
        "dovpB_c_a VPC_VPA",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPC_VPA",
            "VPC_VPA_imp_bits__10_8_",
        },
        "",
        "",
        0xD800ull,
        0x1F8FFull
    },
    {
        "exgS_aX_agY",
        "exgS AX, AYG",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "AX",
            "AX_imp_bits__4_0_",
        },
        "",
        "",
        0xC01000ull,
        0x1FFC1FE0ull
    },
    {
        "exg_aX_sp",
        "exgS AX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__4_0_",
        },
        "",
        "",
        0xC7F000ull,
        0x1FFFFFE0ull
    },
    {
        "exg_cc_gZ_gX",
        "exgCOND GZ_SP, GX_SP",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX_SP",
            "GX_SP_imp_bits__7_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0x7601000ull,
        0x1FF0FF00ull
    },
    {
        "exp_cc_gZ_gX",
        "expCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6F00D00ull,
        0x1FF0FF00ull
    },
    {
        "fa0to1_Iu2",
        "fa0to1 Iu2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2",
            "Iu2_imp_bits__1_0_",
        },
        "",
        "",
        0x3800ull,
        0x1FFFCull
    },
    {
        "fabs_gZ_gY",
        "fabsCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7501F00ull,
        0x1FF0FF00ull
    },
    {
        "fadd_cc_gZ_gX_gY",
        "faddUCC_FIELDCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6808000ull,
        0x1FE0F000ull
    },
    {
        "fadd_ucc_cond_gX_gY_I32",
        "faddUCC_FIELDCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__47_47_",
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x91100000000000ull,
        0x3FF700000000000ull
    },
    {
        "fcmpD_cc_gX_I32",
        "fcmpDCOND GX, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GX",
            "GX_imp_bits__39_36_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x99100000000000ull,
        0x3FFF00F00000000ull
    },
    {
        "fcmp_cc_gX_gY",
        "fcmpCOND GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6A0800Full,
        0x1FF0F00Full
    },
    {
        "fcmp_gX_gY",
        "fcmpCOND GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
        },
        "",
        "",
        0x6A0800Full,
        0x1FF0F00Full
    },
    {
        "fdiv_cc_gZ_gX_gY",
        "fdivCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6208000ull,
        0x1FF0F000ull
    },
    {
        "fdiv_gX_gY_I32",
        "fdivCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x9D100000000000ull,
        0x3FFF00000000000ull
    },
    {
        "ff0to1_gZ_gX",
        "ff0to1 GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7AC0000ull,
        0x1FFFFF00ull
    },
    {
        "ff1_gZ_gX",
        "ff1 GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7A00000ull,
        0x1FFFFF00ull
    },
    {
        "ff1to0_gZ_gX",
        "ff1to0 GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7BC0000ull,
        0x1FFFFF00ull
    },
    {
        "fill_d_rV_gX",
        "fill.d [rV], GXY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GXY",
            "GXY_imp_bits__3_0_",
        },
        "",
        "",
        0x9D80ull,
        0x1FFF0ull
    },
    {
        "fill_h_rV_gX",
        "fill.h [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9D00ull,
        0x1FFF0ull
    },
    {
        "fill_q_rV_gX",
        "fill.q [rV], GXYZT",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GXYZT",
            "GXYZT_imp_bits__3_0_",
        },
        "",
        "",
        0x9980ull,
        0x1FFF0ull
    },
    {
        "fill_w_rV_gX",
        "fill.w [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9900ull,
        0x1FFF0ull
    },
    {
        "fix2float_gX_gY",
        "fix2float GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB000ull,
        0x1FF00ull
    },
    {
        "float2fix_gX_gY",
        "float2fix GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB400ull,
        0x1FF00ull
    },
    {
        "floathptofloatsp_gX_gY",
        "floathptofloatsp GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB200ull,
        0x1FF00ull
    },
    {
        "floatsptofloathp_gX_gY",
        "floatsptofloathp GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB600ull,
        0x1FF00ull
    },
    {
        "floatsptohfix_gX_gY",
        "floatsptohfix GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB500ull,
        0x1FF00ull
    },
    {
        "floatx2n_gX_gY",
        "floatx2n GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA000ull,
        0x1FF00ull
    },
    {
        "floatx2n_gX_gY_I32",
        "floatx2n GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x98000000000000ull,
        0x3FFFF0000000000ull
    },
    {
        "fmac_cc_gZ_gX_gY",
        "fmacCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x16108000ull,
        0x1FF0F000ull
    },
    {
        "fmax_gZ_gX_gY",
        "fmax GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x760E000ull,
        0x1FFFF000ull
    },
    {
        "fmin_gZ_gX_gY",
        "fmin GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x760C000ull,
        0x1FFFF000ull
    },
    {
        "fmul_cc_gZ_gX_gY",
        "fmulCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6008000ull,
        0x1FF0F000ull
    },
    {
        "fmul_gX_gY_I32",
        "fmulCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x9C100000000000ull,
        0x3FFF00000000000ull
    },
    {
        "fneg_cc_gZ_gX",
        "fnegCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7301F00ull,
        0x1FF0FF00ull
    },
    {
        "fnop",
        "fnop",
        64,
        FNOP,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x6000000000000000ull,
        0xEFFFFFFFFFFFFFFCull
    },
    {
        "fns_gZ_gX",
        "fns GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7B00000ull,
        0x1FFFFF00ull
    },
    {
        "frcp_cc_gZ_gX",
        "frcpCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x16208000ull,
        0x1FF0FF00ull
    },
    {
        "fsub_cc_gZ_gX_gY",
        "fsubUCC_FIELDCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6A08000ull,
        0x1FE0F000ull
    },
    {
        "fsub_ucc_cond_gX_gY_I32",
        "fsubUCC_FIELDCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__47_47_",
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x92100000000000ull,
        0x3FF700000000000ull
    },
    {
        "hfixtofloatsp_gX_gY",
        "hfixtofloatsp GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xB100ull,
        0x1FF00ull
    },
    {
        "int2sp_cc_gZ_gX",
        "int2spCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x17600000ull,
        0x1FF0FF00ull
    },
    {
        "jmp_Iu25",
        "jmp LI25R8",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "LI25R8",
            "LI25R8",
        },
        "",
        "",
        0x240000000ull,
        0xFFE000000ull
    },
    {
        "jmp_au_Iu25",
        "jmpC_au LI25R8",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
            "LI25R8",
            "LI25R8",
        },
        "",
        "",
        0x260000000ull,
        0xFE0000000ull
    },
    {
        "jmp_au_gX",
        "jmpC_au GX",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x2E0000000ull,
        0xFE1C3FFFFull
    },
    {
        "jmp_au_pc_Is25",
        "jmpC_au [pcLI25R8ofst]",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
            "LI25R8ofst",
            "LI25R8ofst",
        },
        "",
        "",
        0x360000000ull,
        0xFE0000000ull
    },
    {
        "jmp_au_pc_Is25_zero",
        "jmpC_au [pc]",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
        },
        "",
        "",
        0x360000000ull,
        0xFE1FFFFFFull
    },
    {
        "jmp_cc_Iu25",
        "jmpC_cc LI25R8",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
            "LI25R8",
            "LI25R8",
        },
        "",
        "",
        0x240000000ull,
        0xFE0000000ull
    },
    {
        "jmp_cc_au_gX",
        "jmpC_au [pc+GX]",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x3E0000000ull,
        0xFE1C3FFFFull
    },
    {
        "jmp_cc_gX",
        "jmpC_cc GX",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x2C0000000ull,
        0xFE1C3FFFFull
    },
    {
        "jmp_cc_pc_Is25",
        "jmpC_cc [pcLI25R8ofst]",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
            "LI25R8ofst",
            "LI25R8ofst",
        },
        "",
        "",
        0x340000000ull,
        0xFE0000000ull
    },
    {
        "jmp_cc_pc_Is25_zero",
        "jmpC_cc [pc]",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
        },
        "",
        "",
        0x340000000ull,
        0xFE1FFFFFFull
    },
    {
        "jmp_cc_pc_gX",
        "jmpC_cc [pc+GX]",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x3C0000000ull,
        0xFE1C3FFFFull
    },
    {
        "jmp_gX",
        "jmp GX",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x2C0000000ull,
        0xFFFC3FFFFull
    },
    {
        "jmp_pc_Is25_plus",
        "jmp [pcLI25R8ofst]",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "LI25R8ofst",
            "LI25R8ofst",
        },
        "",
        "",
        0x340000000ull,
        0xFFE000000ull
    },
    {
        "jmp_pc_gX",
        "jmp [pc+GX]",
        36,
        opC,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x3C0000000ull,
        0xFFFC3FFFFull
    },
    {
        "jsr_au_Iu25",
        "jsrC_au LI25R8",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
            "LI25R8",
            "LI25R8",
        },
        "",
        "",
        0x220000000ull,
        0xFE0000000ull
    },
    {
        "jsr_au_gX",
        "jsrC_au GX",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x2A0000000ull,
        0xFE1C3FFFFull
    },
    {
        "jsr_au_pc_Is25",
        "jsrC_au [pcLI25R8ofst]",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
            "LI25R8ofst",
            "LI25R8ofst",
        },
        "",
        "",
        0x320000000ull,
        0xFE0000000ull
    },
    {
        "jsr_au_pc_Is25_zero",
        "jsrC_au [pc]",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
        },
        "",
        "",
        0x320000000ull,
        0xFE1FFFFFFull
    },
    {
        "jsr_au_pc_gX",
        "jsrC_au [pc+GX]",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x3A0000000ull,
        0xFE1C3FFFFull
    },
    {
        "jsr_cc_Iu25",
        "jsrC_cc LI25R8",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
            "LI25R8",
            "LI25R8",
        },
        "",
        "",
        0x200000000ull,
        0xFE0000000ull
    },
    {
        "jsr_cc_gX",
        "jsrC_cc GX",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x280000000ull,
        0xFE1C3FFFFull
    },
    {
        "jsr_cc_pc_Is25",
        "jsrC_cc [pcLI25R8ofst]",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
            "LI25R8ofst",
            "LI25R8ofst",
        },
        "",
        "",
        0x300000000ull,
        0xFE0000000ull
    },
    {
        "jsr_cc_pc_Is25_zero",
        "jsrC_cc [pc]",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
        },
        "",
        "",
        0x300000000ull,
        0xFE1FFFFFFull
    },
    {
        "jsr_cc_pc_gX",
        "jsrC_cc [pc+GX]",
        36,
        opC,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
            "GX",
            "GX_imp_bits__21_18_",
        },
        "",
        "",
        0x380000000ull,
        0xFE1C3FFFFull
    },
    {
        "ldA_line_agX_is9",
        "ldAA_line [AXG]Is9ofst",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is9ofst",
            "Is9ofst_imp_bits__8_0_",
        },
        "",
        "",
        0x10000ull,
        0x78000ull
    },
    {
        "ldA_line_agX_is9_ld_line0",
        "ld [AXG]Is9ofst",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "Is9ofst",
            "Is9ofst_imp_bits__8_0_",
        },
        "",
        "",
        0x10000ull,
        0x78200ull
    },
    {
        "ldA_line_agX_is9_ld_zero",
        "ldA_line [AXG]",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
        },
        "",
        "",
        0x10000ull,
        0x781FFull
    },
    {
        "ldA_line_agX_is9_zero",
        "ldAA_line [AXG]",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
        },
        "",
        "",
        0x10000ull,
        0x781FFull
    },
    {
        "ldA_line_lc_agX_is6",
        "ldAA_line.lc [AXG]Is6ofst",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is6ofst",
            "Is6ofst_imp_bits__8_3_",
        },
        "",
        "",
        0x28007ull,
        0x78007ull
    },
    {
        "ldA_line_lc_agX_is6_zero",
        "ldAA_line.lc [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
        },
        "",
        "",
        0x28007ull,
        0x781FFull
    },
    {
        "ldB_Rx",
        "ldB RX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RX",
            "RX_imp_bits__2_0_",
        },
        "",
        "",
        0x8000ull,
        0x1FFF8ull
    },
    {
        "ldB_Rx_opB",
        "ld RX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RX",
            "RX_imp_bits__2_0_",
        },
        "",
        "",
        0x8000ull,
        0x1FFF8ull
    },
    {
        "ldB_agX_agY",
        "ldB [AXG]B_subAYG",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "B_sub",
            "B_sub",
            "AXG",
            "AXG_imp_bits__9_5_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0xE000ull,
        0x1F800ull
    },
    {
        "ldB_agX_agY_ld",
        "ld [AXG]B_subAYG",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "B_sub",
            "B_sub",
            "AXG",
            "AXG_imp_bits__9_5_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0xE000ull,
        0x1F800ull
    },
    {
        "ldB_lc_agX_agY",
        "ldB.lc [AXG]B_subAYG",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "B_sub",
            "B_sub",
            "AXG",
            "AXG_imp_bits__9_5_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0xF000ull,
        0x1F800ull
    },
    {
        "ldB_line_agX_is5",
        "ldBB_line [AXG]Is5ofst",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "B_line",
            "B_line",
            "AXG",
            "AXG_imp_bits__9_5_",
            "Is5ofst",
            "Is5ofst_imp_bits__4_0_",
        },
        "",
        "",
        0xE800ull,
        0x1F800ull
    },
    {
        "ldB_line_agX_is5_ld_line1",
        "ld.laddr [AXG]Is5ofst",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__9_5_",
            "Is5ofst",
            "Is5ofst_imp_bits__4_0_",
        },
        "",
        "",
        0xEC00ull,
        0x1FC00ull
    },
    {
        "ldB_line_agX_is5_line0",
        "ld [AXG]Is5ofst",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__9_5_",
            "Is5ofst",
            "Is5ofst_imp_bits__4_0_",
        },
        "",
        "",
        0xE800ull,
        0x1FC00ull
    },
    {
        "ldB_line_agX_is5_zero",
        "ldBB_line [AXG]",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "B_line",
            "B_line",
            "AXG",
            "AXG_imp_bits__9_5_",
        },
        "",
        "",
        0xE800ull,
        0x1F81Full
    },
    {
        "ldB_line_agX_is5_zero_ld",
        "ldB_line [AXG]",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "B_line",
            "B_line",
            "AXG",
            "AXG_imp_bits__9_5_",
        },
        "",
        "",
        0xE800ull,
        0x1F81Full
    },
    {
        "ldB_line_lc_agX_is5",
        "ldBB_line.lc [AXG]Is5ofst",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "B_line",
            "B_line",
            "AXG",
            "AXG_imp_bits__9_5_",
            "Is5ofst",
            "Is5ofst_imp_bits__4_0_",
        },
        "",
        "",
        0xF800ull,
        0x1F800ull
    },
    {
        "ldB_line_lc_agX_is5_zero",
        "ldBB_line.lc [AXG]",
        17,
        opB,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "B_line",
            "B_line",
            "AXG",
            "AXG_imp_bits__9_5_",
        },
        "",
        "",
        0xF800ull,
        0x1F81Full
    },
    {
        "ldC_agX_Is18",
        "ldC [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x610000000ull,
        0xFF83C0000ull
    },
    {
        "ldC_agX_Is18_zero",
        "ldC [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
        },
        "",
        "",
        0x610000000ull,
        0xFF83FFFFFull
    },
    {
        "ldC_agY_spIs21",
        "ldC AYG, [spIMs21R_LAB_21]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x660000000ull,
        0xFFC000000ull
    },
    {
        "ldC_agY_spIs21_zero",
        "ldC AYG, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x660000000ull,
        0xFFF83FFFFull
    },
    {
        "ldC_gY_agXIs18",
        "ldC GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x640000000ull,
        0xFF8000000ull
    },
    {
        "ldC_gY_agXIs18_zero",
        "ldC GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x640000000ull,
        0xFF803FFFFull
    },
    {
        "ldC_gY_agX_Is18",
        "ldC GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x630000000ull,
        0xFF8000000ull
    },
    {
        "ldC_gY_agX_Is18_zero",
        "ldC GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x630000000ull,
        0xFF803FFFFull
    },
    {
        "ldC_u_agY_spIs21",
        "ldC.u AYG, [spIMs21R_LAB_21]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x670000000ull,
        0xFFC000000ull
    },
    {
        "ldC_u_agY_spIs21_zero",
        "ldC.u AYG, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x670000000ull,
        0xFFF83FFFFull
    },
    {
        "ldC_u_gY_agXIs18",
        "ldC.u GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x650000000ull,
        0xFF8000000ull
    },
    {
        "ldC_u_gY_agXIs18_zero",
        "ldC.u GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x650000000ull,
        0xFF803FFFFull
    },
    {
        "ldS_GX_agY_Is9",
        "ldSLINE1b GX, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x800000ull,
        0x1FEC0000ull
    },
    {
        "ldS_GX_agY_Is9_ld",
        "ld GX, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x800000ull,
        0x1FFC0000ull
    },
    {
        "ldS_GX_agY_Is9_ld_zero",
        "ldLINE1b GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x800000ull,
        0x1FEC1FF0ull
    },
    {
        "ldS_GX_agY_Is9_line0_wide_imm_ld",
        "ld GX, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x800000ull,
        0x1FFC0000ull
    },
    {
        "ldS_GX_agY_Is9_zero",
        "ldSLINE1b GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x800000ull,
        0x1FEC1FF0ull
    },
    {
        "ldS_GX_agY_u_Is9",
        "ldSLINE1b GX, [AYG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x8C0000ull,
        0x1FEC0000ull
    },
    {
        "ldS_GX_agY_u_Is9_ld",
        "ld GX, [AYG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x8C0000ull,
        0x1FFC0000ull
    },
    {
        "ldS_GX_agY_u_Is9_ld_zero",
        "ldLINE1b GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x8C0000ull,
        0x1FEC1FF0ull
    },
    {
        "ldS_GX_agY_u_Is9_line0_wide_imm_ld",
        "ld GX, [AYG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x8C0000ull,
        0x1FFC0000ull
    },
    {
        "ldS_GX_agY_u_Is9_zero",
        "ldSLINE1b GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x8C0000ull,
        0x1FEC1FF0ull
    },
    {
        "ldS_gX_sp_Is10",
        "ldS GX, [spIs10ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1FFFC000ull
    },
    {
        "ldS_gX_sp_Is10_zero",
        "ldS GX, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1FFFFFF0ull
    },
    {
        "ldS_u_GX_agY_Is9",
        "ldSLINE1b.u GX, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x840000ull,
        0x1FEC0000ull
    },
    {
        "ldS_u_GX_agY_Is9_ld",
        "ld.u GX, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x840000ull,
        0x1FFC0000ull
    },
    {
        "ldS_u_GX_agY_Is9_ld_zero",
        "ldLINE1b.u GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x840000ull,
        0x1FEC1FF0ull
    },
    {
        "ldS_u_GX_agY_Is9_line0_wide_imm_ld",
        "ld.u GX, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x840000ull,
        0x1FFC0000ull
    },
    {
        "ldS_u_GX_agY_Is9_zero",
        "ldSLINE1b.u GX, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x840000ull,
        0x1FEC1FF0ull
    },
    {
        "ldS_u_gX_sp_Is10",
        "ldS.u GX, [spIs10ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x440000ull,
        0x1FFFC000ull
    },
    {
        "ldS_u_gX_sp_Is10_zero",
        "ldS.u GX, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x440000ull,
        0x1FFFFFF0ull
    },
    {
        "ldX_s_gX_Iu22_impl",
        "ldDSIZEDSEX GX, IM22R14",
        58,
        opD,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "DSIZE",
            "DSIZE",
            "DSEX",
            "DSEX",
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x180000000000000ull,
        0x3C7FFF0FFC00000ull
    },
    {
        "ld_2scomp_Rx",
        "ld.2scomp RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x68ull,
        0x78ull
    },
    {
        "ld_H_Iu19_HI",
        "ld H, IM19R5",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5",
        },
        "",
        "",
        0x800000Cull,
        0x1F80000Full
    },
    {
        "ld_H_Iu19_LO",
        "ld H, IM19R4",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4",
        },
        "",
        "",
        0x800000Cull,
        0x1F80000Full
    },
    {
        "ld_H_agX_agY_minus",
        "ld H, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x190000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_H_agX_agY_plus",
        "ld H, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x180000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_H_agY_Is9",
        "ld H, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0x80000Cull,
        0x1FFC000Full
    },
    {
        "ld_H_agY_Is9_zero",
        "ld H, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0x80000Cull,
        0x1FFC1FFFull
    },
    {
        "ld_H_sp_Is10",
        "ld H, [spIs10ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
        },
        "",
        "",
        0x40000Cull,
        0x1FFFC00Full
    },
    {
        "ld_H_sp_Is10_zero",
        "ld H, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x40000Cull,
        0x1FFFFFFFull
    },
    {
        "ld_Rx_h2h",
        "ld.h2h RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x18ull,
        0x78ull
    },
    {
        "ld_Rx_h2l",
        "ld.h2l RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x30ull,
        0x78ull
    },
    {
        "ld_Rx_h2l_l2h",
        "ld.h2l_l2h RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x20ull,
        0x78ull
    },
    {
        "ld_Rx_l2h",
        "ld.l2h RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x38ull,
        0x78ull
    },
    {
        "ld_Rx_l2h_h2l",
        "ld.l2h_h2l RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x28ull,
        0x78ull
    },
    {
        "ld_Rx_l2l",
        "ld.l2l RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x10ull,
        0x78ull
    },
    {
        "ld_Rx_nop",
        "ld_Rx_nop",
        7,
        opVld,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7Full
    },
    {
        "ld_Rx_normal",
        "ld.normal RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x8ull,
        0x78ull
    },
    {
        "ld_Rx_replace_h",
        "ld.replace_h RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x40ull,
        0x78ull
    },
    {
        "ld_Rx_replace_l",
        "ld.replace_l RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x48ull,
        0x78ull
    },
    {
        "ld_agX_Is18",
        "ld [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x610000000ull,
        0xFF83C0000ull
    },
    {
        "ld_agY_spIs21",
        "ld AYG, [spIMs21R_LAB_21]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x660000000ull,
        0xFFC000000ull
    },
    {
        "ld_agY_spIs21_zero",
        "ld AYG, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x660000000ull,
        0xFFF83FFFFull
    },
    {
        "ld_br_agX_agY",
        "ldABIT_REORDER [AXG]A_subAYG",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
            "BIT_REORDER",
            "BIT_REORDER_imp_bits__3_3_",
        },
        "",
        "",
        0x28000ull,
        0x78007ull
    },
    {
        "ld_br_agX_agY_ld",
        "ldBIT_REORDER [AXG]A_subAYG",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
            "BIT_REORDER",
            "BIT_REORDER_imp_bits__3_3_",
        },
        "",
        "",
        0x28000ull,
        0x78007ull
    },
    {
        "ld_br_lc_agX_agY",
        "ldABIT_REORDER.lc [AXG]A_subAYG",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
            "BIT_REORDER",
            "BIT_REORDER_imp_bits__3_3_",
        },
        "",
        "",
        0x28004ull,
        0x78007ull
    },
    {
        "ld_el_rev",
        "ld.el_rev RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x70ull,
        0x78ull
    },
    {
        "ld_gX_sp_Is10",
        "ld GX, [spIs10ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1FFFC000ull
    },
    {
        "ld_gX_sp_Is10_zero",
        "ld GX, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x400000ull,
        0x1FFFFFF0ull
    },
    {
        "ld_gY_agXIs18",
        "ld GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x640000000ull,
        0xFF8000000ull
    },
    {
        "ld_gY_agXIs18_zero",
        "ld GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x640000000ull,
        0xFF803FFFFull
    },
    {
        "ld_gY_agX_Is18",
        "ld GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x630000000ull,
        0xFF8000000ull
    },
    {
        "ld_gY_agX_Is18_zero",
        "ld GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x630000000ull,
        0xFF803FFFFull
    },
    {
        "ld_gZ_agX_agY",
        "ld GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1800000ull,
        0x1FEC1E00ull
    },
    {
        "ld_gZ_agX_agY_minus",
        "ld GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1900000ull,
        0x1FFC1E00ull
    },
    {
        "ld_gZ_agX_agY_plus",
        "ld GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1800000ull,
        0x1FFC1E00ull
    },
    {
        "ld_h_Iu19_HI",
        "ld h, IM19R5",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5",
        },
        "",
        "",
        0x800000Cull,
        0x1F80000Full
    },
    {
        "ld_h_Iu19_LO",
        "ld h, IM19R4",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4",
        },
        "",
        "",
        0x800000Cull,
        0x1F80000Full
    },
    {
        "ld_h_agX_agY",
        "ld h, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x180000Cull,
        0x1FEC1E0Full
    },
    {
        "ld_h_agX_agY_minus",
        "ld h, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x190000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_h_agX_agY_plus",
        "ld h, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x180000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_h_agY_Is9",
        "ld h, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0x80000Cull,
        0x1FFC000Full
    },
    {
        "ld_h_agY_Is9_zero",
        "ld h, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0x80000Cull,
        0x1FFC1FFFull
    },
    {
        "ld_h_sp_Is10",
        "ld h, [spIs10ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
        },
        "",
        "",
        0x40000Cull,
        0x1FFFC00Full
    },
    {
        "ld_h_sp_Is10_zero",
        "ld h, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x40000Cull,
        0x1FFFFFFFull
    },
    {
        "ld_line_agX_is9_Line0_wide_imm",
        "ld [AXG]Is9ofst",
        19,
        opA,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "Is9ofst",
            "Is9ofst_imp_bits__8_0_",
        },
        "",
        "",
        0x10000ull,
        0x78200ull
    },
    {
        "ld_qam_Rx",
        "ld.qam RFdes",
        7,
        opVld,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RFdes",
            "RFdes_imp_bits__2_0_",
        },
        "",
        "",
        0x58ull,
        0x78ull
    },
    {
        "ld_u_H_agX_agY_minus",
        "ld.u H, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x194000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_H_agX_agY_plus",
        "ld.u H, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x184000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_H_agX_u_agY_minus",
        "ld H, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x19C000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_H_agX_u_agY_plus",
        "ld H, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x18C000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_H_agY_Is9",
        "ld.u H, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0x84000Cull,
        0x1FFC000Full
    },
    {
        "ld_u_H_agY_Is9_zero",
        "ld.u H, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0x84000Cull,
        0x1FFC1FFFull
    },
    {
        "ld_u_H_agY_u_Is9",
        "ld H, [AYG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0x8C000Cull,
        0x1FFC000Full
    },
    {
        "ld_u_H_agY_u_Is9_zero",
        "ld H, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0x8C000Cull,
        0x1FFC1FFFull
    },
    {
        "ld_u_H_sp_Is10",
        "ld.u H, [spIs10ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
        },
        "",
        "",
        0x44000Cull,
        0x1FFFC00Full
    },
    {
        "ld_u_H_sp_Is10_zero",
        "ld.u H, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x44000Cull,
        0x1FFFFFFFull
    },
    {
        "ld_u_gX_sp_Is10",
        "ld.u GX, [spIs10ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x440000ull,
        0x1FFFC000ull
    },
    {
        "ld_u_gX_sp_Is10_zero",
        "ld.u GX, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x440000ull,
        0x1FFFFFF0ull
    },
    {
        "ld_u_gY_agXIs18",
        "ld.u GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x650000000ull,
        0xFF8000000ull
    },
    {
        "ld_u_gY_agXIs18_zero",
        "ld.u GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x650000000ull,
        0xFF803FFFFull
    },
    {
        "ld_u_gY_spIs21",
        "ld.u AYG, [spIMs21R_LAB_21]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x670000000ull,
        0xFFC000000ull
    },
    {
        "ld_u_gY_spIs21_zero",
        "ld.u AYG, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x670000000ull,
        0xFFF83FFFFull
    },
    {
        "ld_u_gZ_agX_agY_u",
        "ld.u GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1840000ull,
        0x1FEC1E00ull
    },
    {
        "ld_u_gZ_agX_agY_u_minus",
        "ld.u GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1940000ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_gZ_agX_agY_u_plus",
        "ld.u GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1840000ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_gZ_agX_u_agY",
        "ld GZ, [AXG]AAsubAMAYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x18C0000ull,
        0x1FEC1E00ull
    },
    {
        "ld_u_gZ_agX_u_agY_minus",
        "ld GZ, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x19C0000ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_gZ_agX_u_agY_plus",
        "ld GZ, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x18C0000ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_h_agX_agY",
        "ld.u h, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x184000Cull,
        0x1FEC1E0Full
    },
    {
        "ld_u_h_agX_agY_minus",
        "ld.u h, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x194000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_h_agX_agY_plus",
        "ld.u h, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x184000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_h_agX_u_agY",
        "ld h, [AXG]AAsubAMAYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x18C000Cull,
        0x1FEC1E0Full
    },
    {
        "ld_u_h_agX_u_agY_minus",
        "ld h, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x19C000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_h_agX_u_agY_plus",
        "ld h, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x18C000Cull,
        0x1FFC1E0Full
    },
    {
        "ld_u_h_agY_Is9",
        "ld.u h, [AYGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0x84000Cull,
        0x1FFC000Full
    },
    {
        "ld_u_h_agY_Is9_zero",
        "ld.u h, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0x84000Cull,
        0x1FFC1FFFull
    },
    {
        "ld_u_h_agY_u_Is9",
        "ld h, [AYG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0x8C000Cull,
        0x1FFC000Full
    },
    {
        "ld_u_h_agY_u_Is9_zero",
        "ld h, [AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0x8C000Cull,
        0x1FFC1FFFull
    },
    {
        "ld_u_h_sp_Is10",
        "ld.u h, [spIs10ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
        },
        "",
        "",
        0x44000Cull,
        0x1FFFC00Full
    },
    {
        "ld_u_h_sp_Is10_zero",
        "ld.u h, [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x44000Cull,
        0x1FFFFFFFull
    },
    {
        "ld_u_x2_gZ_agX_agY_u",
        "ld.u.x2 GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1840200ull,
        0x1FEC1E00ull
    },
    {
        "ld_u_x2_gZ_agX_agY_u_minus",
        "ld.u.x2 GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1940200ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_x2_gZ_agX_agY_u_plus",
        "ld.u.x2 GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1840200ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_x2_gZ_agX_u_agY",
        "ld.x2 GZ, [AXG]AAsubAMAYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x18C0200ull,
        0x1FEC1E00ull
    },
    {
        "ld_u_x2_gZ_agX_u_agY_minus",
        "ld.x2 GZ, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x19C0200ull,
        0x1FFC1E00ull
    },
    {
        "ld_u_x2_gZ_agX_u_agY_plus",
        "ld.x2 GZ, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x18C0200ull,
        0x1FFC1E00ull
    },
    {
        "ld_x2_gZ_agX_agY",
        "ld.x2 GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1800200ull,
        0x1FEC1E00ull
    },
    {
        "ld_x2_gZ_agX_agY_minus",
        "ld.x2 GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1900200ull,
        0x1FFC1E00ull
    },
    {
        "ld_x2_gZ_agX_agY_plus",
        "ld.x2 GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1800200ull,
        0x1FFC1E00ull
    },
    {
        "ldbC_gY_agXIs18",
        "ldbC GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x648000000ull,
        0xFF8000000ull
    },
    {
        "ldbC_gY_agXIs18_zero",
        "ldbC GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x648000000ull,
        0xFF803FFFFull
    },
    {
        "ldbC_gY_agX_Is18",
        "ldbC GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x618000000ull,
        0xFF8000000ull
    },
    {
        "ldbC_gY_agX_Is18_zero",
        "ldbC GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x618000000ull,
        0xFF803FFFFull
    },
    {
        "ldbC_s_gY_agXIs18",
        "ldbC.s GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x668000000ull,
        0xFF8000000ull
    },
    {
        "ldbC_s_gY_agXIs18_zero",
        "ldbC.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x668000000ull,
        0xFF803FFFFull
    },
    {
        "ldbC_s_gY_agX_Is18",
        "ldbC.s GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x638000000ull,
        0xFF8000000ull
    },
    {
        "ldbC_s_gY_agX_Is18_zero",
        "ldbC.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x638000000ull,
        0xFF803FFFFull
    },
    {
        "ldbC_u_gY_agXIs18",
        "ldbC.u GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x658000000ull,
        0xFF8000000ull
    },
    {
        "ldbC_u_gY_agXIs18_zero",
        "ldbC.u GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x658000000ull,
        0xFF803FFFFull
    },
    {
        "ldbC_u_s_gY_agXIs18",
        "ldbC.u.s GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x678000000ull,
        0xFF8000000ull
    },
    {
        "ldbC_u_s_gY_agXIs18_zero",
        "ldbC.u.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x678000000ull,
        0xFF803FFFFull
    },
    {
        "ldb_gY_agXIs18",
        "ldb GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x648000000ull,
        0xFF8000000ull
    },
    {
        "ldb_gY_agXIs18_zero",
        "ldb GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x648000000ull,
        0xFF803FFFFull
    },
    {
        "ldb_gY_agX_Is18",
        "ldb GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x618000000ull,
        0xFF8000000ull
    },
    {
        "ldb_gY_agX_Is18_zero",
        "ldb GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x618000000ull,
        0xFF803FFFFull
    },
    {
        "ldb_s_gX_Iu22",
        "ldbDSEX GX, IM22R14",
        58,
        opD,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "DSEX",
            "DSEX",
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x180000000000000ull,
        0x3F7FFF0FFC00000ull
    },
    {
        "ldb_s_gY_agXIs18",
        "ldb.s GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x668000000ull,
        0xFF8000000ull
    },
    {
        "ldb_s_gY_agXIs18_zero",
        "ldb.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x668000000ull,
        0xFF803FFFFull
    },
    {
        "ldb_s_gY_agX_Is18",
        "ldb.s GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x638000000ull,
        0xFF8000000ull
    },
    {
        "ldb_s_gY_agX_Is18_zero",
        "ldb.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x638000000ull,
        0xFF803FFFFull
    },
    {
        "ldb_s_gY_agX_u_Is9",
        "ldbSLINE1bsex GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D8C0000ull,
        0x1FAC0000ull
    },
    {
        "ldb_s_gY_agX_u_Is9_ld",
        "ldb GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D8C0000ull,
        0x1FFC0000ull
    },
    {
        "ldb_s_gY_agX_u_Is9_ld_zero",
        "ldbLINE1bsex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D8C0000ull,
        0x1FAC1FF0ull
    },
    {
        "ldb_s_gY_agX_u_Is9_lds",
        "ldb.s GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DCC0000ull,
        0x1FFC0000ull
    },
    {
        "ldb_s_gY_agX_u_Is9_line0_wide_imm_ld",
        "ldb GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D8C0000ull,
        0x1FFC0000ull
    },
    {
        "ldb_s_gY_agX_u_Is9_line0_wide_imm_lds",
        "ldb.s GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DCC0000ull,
        0x1FFC0000ull
    },
    {
        "ldb_s_gY_agX_u_Is9_zero",
        "ldbSLINE1bsex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D8C0000ull,
        0x1FAC1FF0ull
    },
    {
        "ldb_s_gZ_agX_Is9",
        "ldbSLINE1bsex GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D800000ull,
        0x1FAC0000ull
    },
    {
        "ldb_s_gZ_agX_Is9_ld",
        "ldb GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D800000ull,
        0x1FFC0000ull
    },
    {
        "ldb_s_gZ_agX_Is9_ld_zero",
        "ldbLINE1bsex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D800000ull,
        0x1FAC1FF0ull
    },
    {
        "ldb_s_gZ_agX_Is9_lds",
        "ldb.s GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DC00000ull,
        0x1FFC0000ull
    },
    {
        "ldb_s_gZ_agX_Is9_line0_wide_imm_ld",
        "ldb GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D800000ull,
        0x1FFC0000ull
    },
    {
        "ldb_s_gZ_agX_Is9_line0_wide_imm_lds",
        "ldb.s GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DC00000ull,
        0x1FFC0000ull
    },
    {
        "ldb_s_gZ_agX_Is9_zero",
        "ldbSLINE1bsex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D800000ull,
        0x1FAC1FF0ull
    },
    {
        "ldb_s_gZ_agX_agY",
        "ldbsex GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1F800000ull,
        0x1FAC1E00ull
    },
    {
        "ldb_s_gZ_agX_agY_add",
        "ldbsex GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1F800000ull,
        0x1FBC1E00ull
    },
    {
        "ldb_s_gZ_agX_agY_subtract",
        "ldbsex GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1F900000ull,
        0x1FBC1E00ull
    },
    {
        "ldb_u_gY_agXIs18",
        "ldb.u GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x658000000ull,
        0xFF8000000ull
    },
    {
        "ldb_u_gY_agXIs18_zero",
        "ldb.u GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x658000000ull,
        0xFF803FFFFull
    },
    {
        "ldb_u_s_gY_agXIs18",
        "ldb.u.s GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x678000000ull,
        0xFF8000000ull
    },
    {
        "ldb_u_s_gY_agXIs18_zero",
        "ldb.u.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x678000000ull,
        0xFF803FFFFull
    },
    {
        "ldb_u_s_gY_agX_Is9",
        "ldbSLINE1b.usex GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D840000ull,
        0x1FAC0000ull
    },
    {
        "ldb_u_s_gY_agX_Is9_ld",
        "ldb.u GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D840000ull,
        0x1FFC0000ull
    },
    {
        "ldb_u_s_gY_agX_Is9_ld_zero",
        "ldbLINE1b.usex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D840000ull,
        0x1FAC1FF0ull
    },
    {
        "ldb_u_s_gY_agX_Is9_lds",
        "ldb.u.s GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DC40000ull,
        0x1FFC0000ull
    },
    {
        "ldb_u_s_gY_agX_Is9_line0_wide_imm_ld",
        "ldb.u GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D840000ull,
        0x1FFC0000ull
    },
    {
        "ldb_u_s_gY_agX_Is9_line0_wide_imm_lds",
        "ldb.u.s GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DC40000ull,
        0x1FFC0000ull
    },
    {
        "ldb_u_s_gY_agX_Is9_zero",
        "ldbSLINE1b.usex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1D840000ull,
        0x1FAC1FF0ull
    },
    {
        "ldb_u_s_gZ_agX_agY",
        "ldb.usex GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1F840000ull,
        0x1FAC1E00ull
    },
    {
        "ldb_u_s_gZ_agX_agY_add_signed",
        "ldb.u.s GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1FC40000ull,
        0x1FFC1E00ull
    },
    {
        "ldb_u_s_gZ_agX_agY_add_unsigned",
        "ldb.u GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1F840000ull,
        0x1FFC1E00ull
    },
    {
        "ldb_u_s_gZ_agX_agY_subtract_signed",
        "ldb.u.s GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1FD40000ull,
        0x1FFC1E00ull
    },
    {
        "ldb_u_s_gZ_agX_agY_subtract_unsigned",
        "ldb.u GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1F940000ull,
        0x1FFC1E00ull
    },
    {
        "ldb_u_s_u_gZ_agX_agY",
        "ldbsex GZ, [AXG]AAsubAMAYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1F8C0000ull,
        0x1FAC1E00ull
    },
    {
        "ldb_u_s_u_gZ_agX_agY_add",
        "ldbsex GZ, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1F8C0000ull,
        0x1FBC1E00ull
    },
    {
        "ldb_u_s_u_gZ_agX_agY_subtract",
        "ldbsex GZ, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1F9C0000ull,
        0x1FBC1E00ull
    },
    {
        "ldhC_gY_agXIs18",
        "ldhC GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6C0000000ull,
        0xFF8000000ull
    },
    {
        "ldhC_gY_agXIs18_zero",
        "ldhC GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6C0000000ull,
        0xFF803FFFFull
    },
    {
        "ldhC_gY_agX_Is18",
        "ldhC GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x690000000ull,
        0xFF8000000ull
    },
    {
        "ldhC_gY_agX_Is18_zero",
        "ldhC GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x690000000ull,
        0xFF803FFFFull
    },
    {
        "ldhC_gY_spIs21",
        "ldhC GY, [spIMs21R_LAB_21h]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6C8000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_gY_spIs21_ldh",
        "ldh GY, [spIMs21R_LAB_21h]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6C8000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_gY_spIs21_ldh_zero",
        "ldh GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6C8000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldhC_gY_spIs21_zero",
        "ldhC GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6C8000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldhC_gY_sp_Is21",
        "ldhC GY, [sp]IMs21R_LAB_21h",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x698000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_gY_sp_Is21_ldh",
        "ldh GY, [sp]IMs21R_LAB_21h",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x698000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_gY_sp_Is21_ldh_zero",
        "ldh GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x698000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldhC_gY_sp_Is21_zero",
        "ldhC GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x698000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldhC_s_gY_agXIs18",
        "ldhC.s GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6E0000000ull,
        0xFF8000000ull
    },
    {
        "ldhC_s_gY_agXIs18_zero",
        "ldhC.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6E0000000ull,
        0xFF803FFFFull
    },
    {
        "ldhC_s_gY_agX_Is18",
        "ldhC.s GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6B0000000ull,
        0xFF8000000ull
    },
    {
        "ldhC_s_gY_agX_Is18_zero",
        "ldhC.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6B0000000ull,
        0xFF803FFFFull
    },
    {
        "ldhC_s_gY_spIs21",
        "ldhC.s GY, [spIMs21R_LAB_21h]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6E8000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_s_gY_spIs21_ldh",
        "ldh.s GY, [spIMs21R_LAB_21h]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6E8000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_s_gY_spIs21_ldh_zero",
        "ldh.s GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6E8000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldhC_s_gY_spIs21_zero",
        "ldhC.s GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6E8000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldhC_s_gY_sp_Is21",
        "ldhC.s GY, [sp]IMs21R_LAB_21h",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6B8000000ull,
        0xFFC000000ull
    },
    {
        "ldhC_s_gY_sp_Is21_ldh",
        "ldh.s GY, [sp]IMs21R_LAB_21h",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6B8000000ull,
        0xFFC000000ull
    },
    {
        "ldhC_s_gY_sp_Is21_ldh_zero",
        "ldh.s GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6B8000000ull,
        0xFFDC3FFFFull
    },
    {
        "ldhC_s_gY_sp_Is21_zero",
        "ldhC.s GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6B8000000ull,
        0xFFDC3FFFFull
    },
    {
        "ldhC_u_gY_agXIs18",
        "ldhC.u GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6D0000000ull,
        0xFF8000000ull
    },
    {
        "ldhC_u_gY_agXIs18_zero",
        "ldhC.u GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6D0000000ull,
        0xFF803FFFFull
    },
    {
        "ldhC_u_gY_spIs21",
        "ldhC.u GY, [spIMs21R_LAB_21h]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6D8000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_u_gY_spIs21_ldh",
        "ldh.u GY, [spIMs21R_LAB_21h]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6D8000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_u_gY_spIs21_ldh_zero",
        "ldh.u GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6D8000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldhC_u_gY_spIs21_zero",
        "ldhC.u GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6D8000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldhC_u_s_gY_agXIs18",
        "ldhC.u.s GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6F0000000ull,
        0xFF8000000ull
    },
    {
        "ldhC_u_s_gY_agXIs18_zero",
        "ldhC.u.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6F0000000ull,
        0xFF803FFFFull
    },
    {
        "ldhC_u_s_gY_spIs21",
        "ldhC.u.s GY, [spIMs21R_LAB_21h]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6F8000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_u_s_gY_spIs21_ldh",
        "ldh.u.s GY, [spIMs21R_LAB_21h]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6F8000000ull,
        0xFFE000000ull
    },
    {
        "ldhC_u_s_gY_spIs21_ldh_zero",
        "ldh.u.s GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6F8000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldhC_u_s_gY_spIs21_zero",
        "ldhC.u.s GY, [sp]",
        36,
        opC,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6F8000000ull,
        0xFFFC3FFFFull
    },
    {
        "ldh_gY_agXIs18",
        "ldh GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6C0000000ull,
        0xFF8000000ull
    },
    {
        "ldh_gY_agXIs18_zero",
        "ldh GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6C0000000ull,
        0xFF803FFFFull
    },
    {
        "ldh_gY_agX_Is18",
        "ldh GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x690000000ull,
        0xFF8000000ull
    },
    {
        "ldh_gY_agX_Is18_zero",
        "ldh GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x690000000ull,
        0xFF803FFFFull
    },
    {
        "ldh_s_gX_Iu22",
        "ldhDSEX GX, IM22R14",
        58,
        opD,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "DSEX",
            "DSEX",
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x190000000000000ull,
        0x3F7FFF0FFC00000ull
    },
    {
        "ldh_s_gY_agXIs18",
        "ldh.s GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6E0000000ull,
        0xFF8000000ull
    },
    {
        "ldh_s_gY_agXIs18_zero",
        "ldh.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6E0000000ull,
        0xFF803FFFFull
    },
    {
        "ldh_s_gY_agX_Is18",
        "ldh.s GY, [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6B0000000ull,
        0xFF8000000ull
    },
    {
        "ldh_s_gY_agX_Is18_zero",
        "ldh.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6B0000000ull,
        0xFF803FFFFull
    },
    {
        "ldh_s_gY_agX_u_Is9",
        "ldhSLINE1bsex GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD8C0000ull,
        0x1FAC0000ull
    },
    {
        "ldh_s_gY_agX_u_Is9_ld",
        "ldh GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD8C0000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gY_agX_u_Is9_ld_zero",
        "ldhLINE1bsex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD8C0000ull,
        0x1FAC1FF0ull
    },
    {
        "ldh_s_gY_agX_u_Is9_lds",
        "ldh.s GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDCC0000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gY_agX_u_Is9_line0_wide_imm_ld",
        "ldh GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD8C0000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gY_agX_u_Is9_line0_wide_imm_lds",
        "ldh.s GZ, [AXG]Is9ofst",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDCC0000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gY_agX_u_Is9_zero",
        "ldhSLINE1bsex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD8C0000ull,
        0x1FAC1FF0ull
    },
    {
        "ldh_s_gZ_agX_Is9",
        "ldhSLINE1bsex GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD800000ull,
        0x1FAC0000ull
    },
    {
        "ldh_s_gZ_agX_Is9_ld",
        "ldh GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD800000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gZ_agX_Is9_ld_zero",
        "ldhLINE1bsex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD800000ull,
        0x1FAC1FF0ull
    },
    {
        "ldh_s_gZ_agX_Is9_lds",
        "ldh.s GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDC00000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gZ_agX_Is9_line0_wide_imm_ld",
        "ldh GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD800000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gZ_agX_Is9_line0_wide_imm_lds",
        "ldh.s GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDC00000ull,
        0x1FFC0000ull
    },
    {
        "ldh_s_gZ_agX_Is9_zero",
        "ldhSLINE1bsex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD800000ull,
        0x1FAC1FF0ull
    },
    {
        "ldh_s_gZ_agX_agY",
        "ldhsex GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF800000ull,
        0x1FAC1E00ull
    },
    {
        "ldh_s_gZ_agX_agY_minus",
        "ldhsex GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF900000ull,
        0x1FBC1E00ull
    },
    {
        "ldh_s_gZ_agX_agY_plus",
        "ldhsex GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF800000ull,
        0x1FBC1E00ull
    },
    {
        "ldh_u_gY_agXIs18",
        "ldh.u GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6D0000000ull,
        0xFF8000000ull
    },
    {
        "ldh_u_gY_agXIs18_zero",
        "ldh.u GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6D0000000ull,
        0xFF803FFFFull
    },
    {
        "ldh_u_s_gY_agXIs18",
        "ldh.u.s GY, [AXGIMs18R_LAB_18]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x6F0000000ull,
        0xFF8000000ull
    },
    {
        "ldh_u_s_gY_agXIs18_zero",
        "ldh.u.s GY, [AXG]",
        36,
        opC,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x6F0000000ull,
        0xFF803FFFFull
    },
    {
        "ldh_u_s_gY_agX_Is9",
        "ldhSLINE1b.usex GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD840000ull,
        0x1FAC0000ull
    },
    {
        "ldh_u_s_gY_agX_Is9_ld",
        "ldh.u GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD840000ull,
        0x1FFC0000ull
    },
    {
        "ldh_u_s_gY_agX_Is9_ld_zero",
        "ldhLINE1b.usex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD840000ull,
        0x1FAC1FF0ull
    },
    {
        "ldh_u_s_gY_agX_Is9_lds",
        "ldh.u.s GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDC40000ull,
        0x1FFC0000ull
    },
    {
        "ldh_u_s_gY_agX_Is9_line0_wide_imm_ld",
        "ldh.u GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD840000ull,
        0x1FFC0000ull
    },
    {
        "ldh_u_s_gY_agX_Is9_line0_wide_imm_lds",
        "ldh.u.s GZ, [AXGIs9ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDC40000ull,
        0x1FFC0000ull
    },
    {
        "ldh_u_s_gY_agX_Is9_zero",
        "ldhSLINE1b.usex GZ, [AXG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xD840000ull,
        0x1FAC1FF0ull
    },
    {
        "ldh_u_s_gZ_agX_agY",
        "ldh.usex GZ, [AXGAAsubAMAYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF840000ull,
        0x1FAC1E00ull
    },
    {
        "ldh_u_s_gZ_agX_agY_s",
        "ldh.u.s GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFC40000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_gZ_agX_agY_s_minus",
        "ldh.u.s GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFD40000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_gZ_agX_agY_unsigned",
        "ldh.u GZ, [AXG+AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF840000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_gZ_agX_agY_unsigned_minus",
        "ldh.u GZ, [AXG-AYG]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF940000ull,
        0x1FFC1E00ull
    },
    {
        "ldh_u_s_u_gZ_agX_agY",
        "ldhsex GZ, [AXG]AAsubAMAYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF8C0000ull,
        0x1FAC1E00ull
    },
    {
        "ldh_u_s_u_gZ_agX_agY_minus",
        "ldhsex GZ, [AXG]-AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF9C0000ull,
        0x1FBC1E00ull
    },
    {
        "ldh_u_s_u_gZ_agX_agY_plus",
        "ldhsex GZ, [AXG]+AYG",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "sex",
            "sex_imp_bits__22_22_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xF8C0000ull,
        0x1FBC1E00ull
    },
    {
        "ldm",
        "ldm MASK_32,  [spIs16ofst]",
        58,
        opD,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16ofst",
            "Is16ofst_imp_bits__47_32_",
            "MASK_32",
            "MASK_32_imp_bits__31_0_",
        },
        "",
        "",
        0xC0000000000000ull,
        0x3FF000000000000ull
    },
    {
        "ldm_Iu4_AYG_Iu2",
        "ldm MASK_VP,  [AYG-VP_OFFSET]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "MASK_VP",
            "MASK_VP_imp_bits__12_9_",
            "VP_OFFSET",
            "VP_OFFSET",
        },
        "",
        "",
        0x84000Dull,
        0x1FFC01CFull
    },
    {
        "ldm_Iu5_sp_Is10",
        "ldm MASK_RAG,  [spIs10ofst]",
        29,
        opS,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__14_5_",
            "MASK_RAG",
            "MASK_RAG",
        },
        "",
        "",
        0x2400000ull,
        0x1FFF8000ull
    },
    {
        "ldm_Iu5_sp_Is10_zero",
        "ldm MASK_RAG,  [sp]",
        29,
        opS,
        0x110,
        0,
        "",
        "",
        "",
        "",
        {
            "MASK_RAG",
            "MASK_RAG",
        },
        "",
        "",
        0x2400000ull,
        0x1FFFFFE0ull
    },
    {
        "ldw_gX_Iu22",
        "ldw GX, IM22R14",
        58,
        opD,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x1A0000000000000ull,
        0x3FFFFF0FFC00000ull
    },
    {
        "ldw_gX_Iu22_ld",
        "ld GX, IM22R14",
        58,
        opD,
        0x100,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x1A0000000000000ull,
        0x3FFFFF0FFC00000ull
    },
    {
        "lfsr_gX_gY",
        "lfsr GX, GY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA800ull,
        0x1FF00ull
    },
    {
        "lfsr_gX_gY_Iu32",
        "lfsr GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x9A000000000000ull,
        0x3FFFF0000000000ull
    },
    {
        "log_gZ_gX",
        "log GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7900000ull,
        0x1FFFFF00ull
    },
    {
        "loop_begin",
        "loop_begin",
        2,
        opZ,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x3ull
    },
    {
        "loop_break",
        "loop_break",
        2,
        opZ,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0x3ull
    },
    {
        "loop_break_au_Iu25",
        "loop_breakC_au LI25R8",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "C_au",
            "C_au",
            "LI25R8",
            "LI25R8",
        },
        "",
        "",
        0x260000000ull,
        0xFE0000000ull
    },
    {
        "loop_break_cc_Iu25",
        "loop_breakC_cc LI25R8",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "C_cc",
            "C_cc",
            "LI25R8",
            "LI25R8",
        },
        "",
        "",
        0x240000000ull,
        0xFE0000000ull
    },
    {
        "loop_stop",
        "loop_stop",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6000ull,
        0x1FFFFull
    },
    {
        "lsb2rf_rV_gX",
        "lsb2rf [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9000ull,
        0x1FFF0ull
    },
    {
        "lsb2rf_sr_rV_gX",
        "lsb2rf.sr [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9400ull,
        0x1FFF0ull
    },
    {
        "lut_fwr_gX_Is6",
        "lut.fwr [GX]Is6ofst",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is6ofst",
            "Is6ofst_imp_bits__9_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xD400ull,
        0x1FC00ull
    },
    {
        "lut_fwr_gX_Is6_zero",
        "lut.fwr [GX]",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xD400ull,
        0x1FFF0ull
    },
    {
        "lut_hsw",
        "lut.hsw",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xC800ull,
        0x1FFFFull
    },
    {
        "lut_hwr_gX_Is6",
        "lut.hwr [GX]Is6ofst",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is6ofst",
            "Is6ofst_imp_bits__9_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xD000ull,
        0x1FC00ull
    },
    {
        "lut_hwr_gX_Is6_zero",
        "lut.hwr [GX]",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xD000ull,
        0x1FFF0ull
    },
    {
        "lut_rd_dec",
        "lut.rd|tcmdec",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7ull,
        0x7ull
    },
    {
        "mac_cc_gZ_gX_gY",
        "macCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x16100000ull,
        0x1FF0F000ull
    },
    {
        "mads",
        "mads",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0xFull
    },
    {
        "mads_sau",
        "mads.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0xFull
    },
    {
        "maf",
        "maf",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xCull,
        0xFull
    },
    {
        "maf_uvp",
        "maf.uvp",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4Cull,
        0x7Full
    },
    {
        "maf_uvp_vpnz",
        "maf.uvp.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6Cull,
        0x7Full
    },
    {
        "maf_uvp_vpz",
        "maf.uvp.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7Cull,
        0x7Full
    },
    {
        "maf_vp",
        "mafVPC_VPA",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPC_VPA",
            "VPC_VPA",
        },
        "",
        "",
        0xCull,
        0xFull
    },
    {
        "maf_vpnz",
        "maf.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2Cull,
        0x7Full
    },
    {
        "maf_vpz",
        "maf.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3Cull,
        0x7Full
    },
    {
        "mafac",
        "mafac",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xEull,
        0xFull
    },
    {
        "mant_cc_gZ_gX",
        "mantCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6F00C00ull,
        0x1FF0FF00ull
    },
    {
        "max_gZ_gX_gY",
        "max GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7606000ull,
        0x1FFFF000ull
    },
    {
        "min_gZ_gX_gY",
        "min GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7604000ull,
        0x1FFFF000ull
    },
    {
        "mod_s_cc_GZ_GX_GY",
        "modUNSIGN_SIGNCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6400000ull,
        0x1FE0F000ull
    },
    {
        "mod_s_gZ_Is16",
        "mod.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC700000ull,
        0x1FF00000ull
    },
    {
        "mod_s_gZ_Is16_mod",
        "mod GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC700000ull,
        0x1FF00000ull
    },
    {
        "mod_z_gZ_Iu16",
        "mod.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC600000ull,
        0x1FF00000ull
    },
    {
        "mod_z_gZ_Iu16_mod",
        "mod GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC600000ull,
        0x1FF00000ull
    },
    {
        "mpyD_gX_gY_I32",
        "mpyDCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x9C000000000000ull,
        0x3FFF00000000000ull
    },
    {
        "mpyS_s_gZ_Is16",
        "mpyS.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC900000ull,
        0x1FF00000ull
    },
    {
        "mpyS_s_gZ_Is16_mpy",
        "mpy GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC900000ull,
        0x1FF00000ull
    },
    {
        "mpyS_s_gZ_Is16_mpy_s",
        "mpy.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC900000ull,
        0x1FF00000ull
    },
    {
        "mpyS_z_gZ_Iu16",
        "mpyS.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC800000ull,
        0x1FF00000ull
    },
    {
        "mpyS_z_gZ_Iu16_mpy",
        "mpy GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC800000ull,
        0x1FF00000ull
    },
    {
        "mpyS_z_gZ_Iu16_mpy_z",
        "mpy.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC800000ull,
        0x1FF00000ull
    },
    {
        "mpy_cc_s_gZ_gX_gY",
        "mpyCONDUNSIGN_SIGN GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6000000ull,
        0x1FE0F000ull
    },
    {
        "mpy_gX_gY_I32",
        "mpyCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x9C000000000000ull,
        0x3FFF00000000000ull
    },
    {
        "mvA_VRAincr_agY_rX",
        "mvA.VRAincr AYG, rX",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x68C00ull,
        0x78FE0ull
    },
    {
        "mvA_VRAincr_agY_rX_set",
        "mv.VRAincr AYG, rX",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x68C00ull,
        0x78FE0ull
    },
    {
        "mvA_VRAincr_rX_agY",
        "mvA.VRAincr rX, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x68800ull,
        0x78FE0ull
    },
    {
        "mvA_VRAincr_rX_agY_set",
        "mv.VRAincr rX, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x68800ull,
        0x78FE0ull
    },
    {
        "mvA_VRAptr_agY_rX",
        "mvA.VRAptr AYG,  rX",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x60C00ull,
        0x78FE0ull
    },
    {
        "mvA_VRAptr_agY_rX_set",
        "mv.VRAptr AYG, rX",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x60C00ull,
        0x78FE0ull
    },
    {
        "mvA_VRAptr_rX_agY",
        "mvA.VRAptr rX, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x60800ull,
        0x78FE0ull
    },
    {
        "mvA_VRAptr_rX_agY_set",
        "mv.VRAptr rX, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x60800ull,
        0x78FE0ull
    },
    {
        "mvA_VRArange1_agY_rX",
        "mvA.VRArange1 AYG,  rX",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70400ull,
        0x78FE0ull
    },
    {
        "mvA_VRArange1_agY_rX_set",
        "mv.VRArange1 AYG, rX",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70400ull,
        0x78FE0ull
    },
    {
        "mvA_VRArange1_rX_agY",
        "mvA.VRArange1 rX, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70000ull,
        0x78FE0ull
    },
    {
        "mvA_VRArange1_rX_agY_set",
        "mv.VRArange1 rX, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70000ull,
        0x78FE0ull
    },
    {
        "mvA_VRArange2_agY_rX",
        "mvA.VRArange2 AYG, rX",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70C00ull,
        0x78FE0ull
    },
    {
        "mvA_VRArange2_agY_rX_set",
        "mv.VRArange2 AYG, rX",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70C00ull,
        0x78FE0ull
    },
    {
        "mvA_VRArange2_rX_agY",
        "mvA.VRArange2 rX, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70800ull,
        0x78FE0ull
    },
    {
        "mvA_VRArange2_rX_agY_set",
        "mv.VRArange2 rX, AYG",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x70800ull,
        0x78FE0ull
    },
    {
        "mvB_VRAincr_agY_rX",
        "mvB.VRAincr AYG, rX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x12400ull,
        0x1FF00ull
    },
    {
        "mvB_VRAincr_agY_rX_set",
        "mv.VRAincr AYG, rX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x12400ull,
        0x1FF00ull
    },
    {
        "mvB_VRAincr_rX_agY",
        "mvB.VRAincr rX, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x12000ull,
        0x1FF00ull
    },
    {
        "mvB_VRAincr_rX_agY_set",
        "mv.VRAincr rX, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x12000ull,
        0x1FF00ull
    },
    {
        "mvB_VRAptr_agY_rX",
        "mvB.VRAptr AYG, rX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x13400ull,
        0x1FF00ull
    },
    {
        "mvB_VRAptr_agY_rX_set",
        "mv.VRAptr AYG, rX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x13400ull,
        0x1FF00ull
    },
    {
        "mvB_VRAptr_rX_agY",
        "mvB.VRAptr rX, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x13000ull,
        0x1FF00ull
    },
    {
        "mvB_VRAptr_rX_agY_set",
        "mv.VRAptr rX, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x13000ull,
        0x1FF00ull
    },
    {
        "mvB_VRArange1_agY_rX",
        "mvB.VRArange1 AYG, rX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x11400ull,
        0x1FF00ull
    },
    {
        "mvB_VRArange1_agY_rX_set",
        "mv.VRArange1 AYG, rX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x11400ull,
        0x1FF00ull
    },
    {
        "mvB_VRArange1_rX_agY",
        "mvB.VRArange1 rX, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x11000ull,
        0x1FF00ull
    },
    {
        "mvB_VRArange1_rX_agY_set",
        "mv.VRArange1 rX, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x11000ull,
        0x1FF00ull
    },
    {
        "mvB_VRArange2_agY_rX",
        "mvB.VRArange2 AYG, rX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x11C00ull,
        0x1FF00ull
    },
    {
        "mvB_VRArange2_agY_rX_set",
        "mv.VRArange2 AYG, rX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x11C00ull,
        0x1FF00ull
    },
    {
        "mvB_VRArange2_rX_agY",
        "mvB.VRArange2 rX, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x11800ull,
        0x1FF00ull
    },
    {
        "mvB_VRArange2_rX_agY_set",
        "mv.VRArange2 rX, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__7_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x11800ull,
        0x1FF00ull
    },
    {
        "mvB_agX_agY",
        "mvB AXG, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__9_5_",
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0xC000ull,
        0x1FC00ull
    },
    {
        "mvB_agX_sp",
        "mvB AXG, sp",
        17,
        opB,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0xBBE0ull,
        0x1FFE0ull
    },
    {
        "mvB_sp_agX",
        "mvB sp, AXG",
        17,
        opB,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__9_5_",
        },
        "",
        "",
        0xBC1Full,
        0x1FC1Full
    },
    {
        "mvD_gX_I32",
        "mvDCOND GX_SP, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GX_SP",
            "GX_SP_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x90000000000000ull,
        0x3FFF00000000000ull
    },
    {
        "mvD_gX_I32_mv_sp",
        "mvCOND sp, IM32R11",
        58,
        opD,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x90000E00000000ull,
        0x3FFF00F00000000ull
    },
    {
        "mvS_aX_sp",
        "mvS AX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__4_0_",
        },
        "",
        "",
        0xC7E000ull,
        0x1FFFFFE0ull
    },
    {
        "mvS_aX_sp_mv",
        "mv AX, sp",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__4_0_",
        },
        "",
        "",
        0xC7E000ull,
        0x1FFFFFE0ull
    },
    {
        "mvS_agX_agY",
        "mvS AXG, AYG",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0xC00000ull,
        0x1FFC1FE0ull
    },
    {
        "mvS_s_gZ_Is16",
        "mvS.s GZ, Is16u",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16u",
            "Is16u_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC100000ull,
        0x1FF00000ull
    },
    {
        "mvS_s_gZ_Is16_mv_s",
        "mv.s GZ, Is16u",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16u",
            "Is16u_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC100000ull,
        0x1FF00000ull
    },
    {
        "mvS_sp_aY",
        "mvS sp, AY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__17_13_",
        },
        "",
        "",
        0xC0003Full,
        0x1FFC1FFFull
    },
    {
        "mvS_sp_aY_mv",
        "mv sp, AY",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__17_13_",
        },
        "",
        "",
        0xC0003Full,
        0x1FFC1FFFull
    },
    {
        "mvS_z_gZ_Iu16",
        "mvS.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC000000ull,
        0x1FF00000ull
    },
    {
        "mvS_z_gZ_Iu16_mv",
        "mv GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC000000ull,
        0x1FF00000ull
    },
    {
        "mvS_z_gZ_Iu16_mv_z",
        "mv.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xC000000ull,
        0x1FF00000ull
    },
    {
        "mv_H_VPX_Iu1",
        "mv H, VPRegPair",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPRegPair",
            "VPRegPair_imp_bits__4_4_",
        },
        "",
        "",
        0x760200Cull,
        0x1FFFFFEFull
    },
    {
        "mv_Rx_Ry",
        "mv RX, RY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RY",
            "RY_imp_bits__5_3_",
            "RX",
            "RX_imp_bits__2_0_",
        },
        "",
        "",
        0x8800ull,
        0x1FFC0ull
    },
    {
        "mv_VPX_Iu1_H",
        "mv VPRegPair, H",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPRegPair",
            "VPRegPair_imp_bits__0_0_",
        },
        "",
        "",
        0x76020C0ull,
        0x1FFFFFFEull
    },
    {
        "mv_VPX_Iu1_h",
        "mv VPRegPair, h",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPRegPair",
            "VPRegPair_imp_bits__0_0_",
        },
        "",
        "",
        0x76020C0ull,
        0x1FFFFFFEull
    },
    {
        "mv_aX_I",
        "mv AX, IM22R13",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__30_26_",
            "IM22R13",
            "IM22R13",
        },
        "",
        "",
        0x480000000ull,
        0xF83C00000ull
    },
    {
        "mv_agX_agY",
        "mv AXG, AYG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__9_5_",
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0xC000ull,
        0x1FC00ull
    },
    {
        "mv_agX_sp",
        "mv AXG, sp",
        17,
        opB,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0xBBE0ull,
        0x1FFE0ull
    },
    {
        "mv_cc_Iu4",
        "mv cc, Iu4",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu4",
            "Iu4_imp_bits__7_4_",
        },
        "",
        "",
        0xC00000Dull,
        0x1FFFFF0Full
    },
    {
        "mv_cc_gZ_gX",
        "mvCOND GZ_SP_NZVC, GX_SP_NZVC",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX_SP_NZVC",
            "GX_SP_NZVC_imp_bits__7_4_",
            "GZ_SP_NZVC",
            "GZ_SP_NZVC_imp_bits__3_0_",
        },
        "",
        "",
        0x7600000ull,
        0x1FF0FF00ull
    },
    {
        "mv_cc_gZ_pc",
        "mvCOND GZ, pc",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x76001F0ull,
        0x1FF0FFF0ull
    },
    {
        "mv_cc_gZ_quot",
        "mvCOND GZ, quot",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x76002F0ull,
        0x1FF0FFF0ull
    },
    {
        "mv_cc_gZ_rem",
        "mvCOND GZ, rem",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x76003F0ull,
        0x1FF0FFF0ull
    },
    {
        "mv_cgu_gX",
        "mv Bs_cgu_reg, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_cgu_reg",
            "Bs_cgu_reg",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x1800ull,
        0x1FF00ull
    },
    {
        "mv_d_rV_gX",
        "mv.d [rV], GXY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GXY",
            "GXY_imp_bits__3_0_",
        },
        "",
        "",
        0x9C80ull,
        0x1FFF0ull
    },
    {
        "mv_gX_cgu",
        "mv GX, Bs_cgu_reg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_cgu_reg",
            "Bs_cgu_reg",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00ull,
        0x1FF00ull
    },
    {
        "mv_gX_nco_freq",
        "mv GX, nco_freq",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2200ull,
        0x1FFF0ull
    },
    {
        "mv_gX_nco_k",
        "mv GX, nco_k",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2230ull,
        0x1FFF0ull
    },
    {
        "mv_gX_nco_phase",
        "mv GX, nco_phase",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2210ull,
        0x1FFF0ull
    },
    {
        "mv_h_VPX_Iu1",
        "mv h, VPRegPair",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPRegPair",
            "VPRegPair_imp_bits__4_4_",
        },
        "",
        "",
        0x760200Cull,
        0x1FFFFFEFull
    },
    {
        "mv_h_gX_rS0",
        "mv.h GX, [rS0]",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9E00ull,
        0x1FFF0ull
    },
    {
        "mv_h_rV_Is16",
        "mv.h [rV], Is16",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__15_0_",
        },
        "",
        "",
        0x58000000000000ull,
        0x3FFFFFFFFFF0000ull
    },
    {
        "mv_h_rV_gX",
        "mv.h [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9C00ull,
        0x1FFF0ull
    },
    {
        "mv_nco_freq_gX",
        "mv nco_freq, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2000ull,
        0x1FFF0ull
    },
    {
        "mv_nco_k_Iu11",
        "mv nco_k, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x2800ull,
        0x1F800ull
    },
    {
        "mv_nco_k_gX",
        "mv nco_k, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2030ull,
        0x1FFF0ull
    },
    {
        "mv_nco_phase_gX",
        "mv nco_phase, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2010ull,
        0x1FFF0ull
    },
    {
        "mv_q_rV_gX",
        "mv.q [rV], GXYZT",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GXYZT",
            "GXYZT_imp_bits__3_0_",
        },
        "",
        "",
        0x9880ull,
        0x1FFF0ull
    },
    {
        "mv_sp_Iu20_opS_HI",
        "mv sp, IM20R15",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "IM20R15",
            "IM20R15",
        },
        "",
        "",
        0x7C00000ull,
        0x1FF00000ull
    },
    {
        "mv_sp_Iu20_opS_LO",
        "mv sp, IM20R14",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "IM20R14",
            "IM20R14",
        },
        "",
        "",
        0x7C00000ull,
        0x1FF00000ull
    },
    {
        "mv_sp_agX",
        "mv sp, AXG",
        17,
        opB,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__9_5_",
        },
        "",
        "",
        0xBC1Full,
        0x1FC1Full
    },
    {
        "mv_w_gX_rS0",
        "mv.w GX, [rS0]",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9A00ull,
        0x1FFF0ull
    },
    {
        "mv_w_rV_gX",
        "mv.w [rV], GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x9800ull,
        0x1FFF0ull
    },
    {
        "mv_w_rV_real_imag",
        "mv.w [rV], D_REALis16, D_IMAGis16",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "D_IMAGis16",
            "D_IMAGis16",
            "D_REALis16",
            "D_REALis16",
        },
        "",
        "",
        0x50000000000000ull,
        0x3FFFFFF00000000ull
    },
    {
        "mv_w_rV_real_imag_2",
        "mv [rV], D_REALis16, D_IMAGis16",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "D_IMAGis16",
            "D_IMAGis16",
            "D_REALis16",
            "D_REALis16",
        },
        "",
        "",
        0x50000000000000ull,
        0x3FFFFFF00000000ull
    },
    {
        "mvh_s_gZ_gX",
        "mvh.sCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7608000ull,
        0x1FF0FF00ull
    },
    {
        "mvh_s_s_gZ_gX",
        "mvh.s GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7608000ull,
        0x1FFFFF00ull
    },
    {
        "mvip_Iu9_Iu32",
        "mvip Iu9, IM32R11",
        58,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__47_39_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0xA0000C00000000ull,
        0x3FF007F00000000ull
    },
    {
        "mvip_Iu9_gX",
        "mvip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2C00C0ull,
        0x1FFE00F0ull
    },
    {
        "mvip_Iu9_gX_Iu32",
        "mvip Iu9, GX, IM32R11",
        58,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__47_39_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0xA0000000000000ull,
        0x3FF007000000000ull
    },
    {
        "mvip_Iu9_gX_gY",
        "mvip Iu9, GX, GY",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2C0000ull,
        0x1FFE0000ull
    },
    {
        "mvip_gX_Iu9",
        "mvip GX, Iu9",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2E00C0ull,
        0x1FFE00F0ull
    },
    {
        "mvip_gX_Iu9_Iu32",
        "mvip GX, Iu9, IM32R11",
        58,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__47_39_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0xA8000000000000ull,
        0x3FF007000000000ull
    },
    {
        "mvip_gX_Iu9_gY",
        "mvip GX, Iu9, GY",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x2E0000ull,
        0x1FFE0000ull
    },
    {
        "mvip_gX_gZ",
        "mvip GX, [GZ]",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x12E00C0ull,
        0x1FFFF0F0ull
    },
    {
        "mvip_gX_gZ_gY",
        "mvip GX,  [GZ], GY",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__11_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x12E0000ull,
        0x1FFFF000ull
    },
    {
        "mvip_gZ_gX",
        "mvip [GZ], GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x12C00C0ull,
        0x1FFFF0F0ull
    },
    {
        "mvip_gZ_gX_gY",
        "mvip [GZ], GX, GY",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "GZ",
            "GZ_imp_bits__11_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x12C0000ull,
        0x1FFFF000ull
    },
    {
        "nco_expj_vpp",
        "nco|expj|vpp",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0x7ull
    },
    {
        "nop_a",
        "nopA",
        19,
        opA,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7FFFFull
    },
    {
        "nop_a_syn",
        "nop",
        19,
        opA,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7FFFFull
    },
    {
        "nop_b",
        "nopB",
        17,
        opB,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1FFFFull
    },
    {
        "nop_b_syn",
        "nop",
        17,
        opB,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1FFFFull
    },
    {
        "nop_c",
        "nopC",
        36,
        opC,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0xFFFFFFFFFull
    },
    {
        "nop_c_syn",
        "nop",
        36,
        opC,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0xFFFFFFFFFull
    },
    {
        "nop_s",
        "nopS",
        29,
        opS,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xE00000ull,
        0x1FFFFFFFull
    },
    {
        "nop_s_syn",
        "nop",
        29,
        opS,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0xE00000ull,
        0x1FFFFFFFull
    },
    {
        "not_cc_gZ_gX",
        "notCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7700000ull,
        0x1FF0FF00ull
    },
    {
        "null",
        "null",
        29,
        opS,
        0x80,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1FE1FFFFull
    },
    {
        "opXBAVZ",
        "opXBAVZ opX_LO, opB, opA, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVau, opVsau, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opB",
            "opB_imp_bits__59_43_",
            "opA",
            "opA_imp_bits__42_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x6000000000000000ull,
        0xE000000000000000ull
    },
    {
        "opXBAVaZ",
        "opXBAVaZ opX_LO, opB, opA, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVsauDot, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opB",
            "opB_imp_bits__59_43_",
            "opA",
            "opA_imp_bits__42_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsauDot",
            "opVsauDot_imp_bits__8_6_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x600000000000003Cull,
        0xE00000000000003Cull
    },
    {
        "opXCVZ",
        "opXCVZ opX_LO, opC, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVau, opVsau, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opC",
            "opC_imp_bits__59_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x4000000000000000ull,
        0xE000000000000000ull
    },
    {
        "opXCVaZ",
        "opXCVaZ opX_LO, opC, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVsauDot, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opC",
            "opC_imp_bits__59_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsauDot",
            "opVsauDot_imp_bits__8_6_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x400000000000003Cull,
        0xE00000000000003Cull
    },
    {
        "opXDZ",
        "opXDZ opX_LO, opD, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opD",
            "opD_imp_bits__59_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x0ull,
        0xE000000000000000ull
    },
    {
        "opXSVZ",
        "opXSVZ opX_LO, opS_HI, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVsau, opVau, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opS_HI",
            "opS_HI_imp_bits__59_31_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opVau",
            "opVau_imp_bits__5_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2000000000000000ull,
        0xE00000007F000000ull
    },
    {
        "opXSVaZ",
        "opXSVaZ opX_LO, opS_HI, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVsauDot, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opS_HI",
            "opS_HI_imp_bits__59_31_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsauDot",
            "opVsauDot_imp_bits__8_6_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x200000000000003Cull,
        0xE00000007F00003Cull
    },
    {
        "opXSVpZ",
        "opXSVpZ opX_LO, opS_HI, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVp, opVsau, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opS_HI",
            "opS_HI_imp_bits__59_31_",
            "opVp",
            "opVp_imp_bits__26_24_x_5_2_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x2000000000000000ull,
        0xE000000078000000ull
    },
    {
        "opXVpAVZ",
        "opXVpAVZ opX_LO, opVp, opA, opVs0, opVs1, opVs2, opVror, opVrol, opVld, opVwr, opVsau, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opVp",
            "opVp_imp_bits__53_51_x_5_2_",
            "opA",
            "opA_imp_bits__42_24_",
            "opVs2",
            "opVs2_imp_bits__23_23_",
            "opVs1",
            "opVs1_imp_bits__22_22_",
            "opVs0",
            "opVs0_imp_bits__21_21_",
            "opVror",
            "opVror_imp_bits__20_20_",
            "opVrol",
            "opVrol_imp_bits__19_19_",
            "opVld",
            "opVld_imp_bits__18_12_",
            "opVwr",
            "opVwr_imp_bits__11_9_",
            "opVsau",
            "opVsau_imp_bits__8_6_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x66C0000000000000ull,
        0xEFC7F80000000000ull
    },
    {
        "opXXSSZ",
        "opXXSSZ opX_HI, opX_LO, opS_HI, opS_LO, opZ",
        64,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "opX_HI",
            "opX_HI_imp_bits__61_61_",
            "opX_LO",
            "opX_LO_imp_bits__60_60_",
            "opS_HI",
            "opS_HI_imp_bits__59_31_",
            "opS_LO",
            "opS_LO_imp_bits__30_2_",
            "opZ",
            "opZ_imp_bits__1_0_",
        },
        "",
        "",
        0x8000000000000000ull,
        0x8000000000000000ull
    },
    {
        "opX_nop",
        "opX_nop",
        1,
        opX,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "opZ_nop",
        "opZ_nop",
        2,
        opZ,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x3ull
    },
    {
        "orD_gX_gY_I32",
        "orDCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x94000000000000ull,
        0x3FFF00000000000ull
    },
    {
        "orD_gX_gY_I32_or_cc_gX_gY_I32",
        "orCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x94000000000000ull,
        0x3FFF00000000000ull
    },
    {
        "orS_gX_Iu16",
        "orS GX, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x4000000ull,
        0x1FF00000ull
    },
    {
        "orS_gX_Iu16_or",
        "or GX, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x4000000ull,
        0x1FF00000ull
    },
    {
        "or_H",
        "or H",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x400000Cull,
        0x1FFFFFFFull
    },
    {
        "or_VPz_VPx_VPy",
        "or VPZ, VPX, VPY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPX",
            "VPX_imp_bits__9_8_",
            "VPY",
            "VPY_imp_bits__7_6_",
            "VPZ",
            "VPZ_imp_bits__5_4_",
        },
        "",
        "",
        0x400000Dull,
        0x1FFFFC0Full
    },
    {
        "or_cc_gZ_gX_gY",
        "orCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7000000ull,
        0x1FF0F000ull
    },
    {
        "or_h",
        "or h",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x400000Cull,
        0x1FFFFFFFull
    },
    {
        "padd_exp_vacs",
        "padd|exp|vacs",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0x7ull
    },
    {
        "popm_ag_impl",
        "popm(BIT_AREGS) MASK_16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "BIT_AREGS",
            "BIT_AREGS",
            "MASK_16",
            "MASK_16_imp_bits__15_0_",
        },
        "",
        "",
        0x2000000ull,
        0x1FDF0000ull
    },
    {
        "push_I32",
        "push IM32R11",
        58,
        opD,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x80000000000000ull,
        0x3FFFFFF00000000ull
    },
    {
        "pushm_ag_impl",
        "pushm(BIT_AREGS) MASK_16",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "BIT_AREGS",
            "BIT_AREGS",
            "MASK_16",
            "MASK_16_imp_bits__15_0_",
        },
        "",
        "",
        0x2800000ull,
        0x1FDF0000ull
    },
    {
        "ravg",
        "ravg",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x7ull
    },
    {
        "rcp_log2_enc",
        "rcp|log2|tcmenc",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0x7ull
    },
    {
        "rd_S0",
        "rd S0",
        1,
        opVs0,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rd_S1",
        "rd S1",
        1,
        opVs1,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rd_S2",
        "rd S2",
        1,
        opVs2,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rd_s0_nop",
        "rd_s0_nop",
        1,
        opVs0,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rd_s1_nop",
        "rd_s1_nop",
        1,
        opVs1,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rd_s2_nop",
        "rd_s2_nop",
        1,
        opVs2,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rdiv_s_gZ_Is16",
        "rdiv.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCB00000ull,
        0x1FF00000ull
    },
    {
        "rdiv_s_gZ_Is16_rdiv",
        "rdiv GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCB00000ull,
        0x1FF00000ull
    },
    {
        "rdiv_z_gZ_Iu16",
        "rdiv.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCA00000ull,
        0x1FF00000ull
    },
    {
        "rdiv_z_gZ_Iu16_rdiv",
        "rdiv GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCA00000ull,
        0x1FF00000ull
    },
    {
        "rload",
        "rload",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0x7ull
    },
    {
        "rmac",
        "rmac",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x8ull,
        0xFull
    },
    {
        "rmac_sau",
        "rmac.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x9ull,
        0xFull
    },
    {
        "rmac_sau_uvp",
        "rmac.sau.uvp",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x49ull,
        0x7Full
    },
    {
        "rmac_sau_uvp_vpnz",
        "rmac.sau.uvp.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x69ull,
        0x7Full
    },
    {
        "rmac_sau_uvp_vpz",
        "rmac.sau.uvp.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x79ull,
        0x7Full
    },
    {
        "rmac_sau_vp",
        "rmac.sauVPC_VPA",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPC_VPA",
            "VPC_VPA",
        },
        "",
        "",
        0x9ull,
        0xFull
    },
    {
        "rmac_sau_vpnz",
        "rmac.sau.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x29ull,
        0x7Full
    },
    {
        "rmac_sau_vpz",
        "rmac.sau.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x39ull,
        0x7Full
    },
    {
        "rmac_uvp",
        "rmac.uvp",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x48ull,
        0x7Full
    },
    {
        "rmac_uvp_vpnz",
        "rmac.uvp.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x68ull,
        0x7Full
    },
    {
        "rmac_uvp_vpz",
        "rmac.uvp.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x78ull,
        0x7Full
    },
    {
        "rmac_vp",
        "rmacVPC_VPA",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPC_VPA",
            "VPC_VPA",
        },
        "",
        "",
        0x8ull,
        0xFull
    },
    {
        "rmac_vpnz",
        "rmac.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x28ull,
        0x7Full
    },
    {
        "rmac_vpz",
        "rmac.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x38ull,
        0x7Full
    },
    {
        "rmad",
        "rmad",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4ull,
        0xFull
    },
    {
        "rmad_sau",
        "rmad.sau",
        4,
        opVau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0xFull
    },
    {
        "rmad_sau_uvp",
        "rmad.sau.uvp",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x45ull,
        0x7Full
    },
    {
        "rmad_sau_uvp_vpnz",
        "rmad.sau.uvp.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x65ull,
        0x7Full
    },
    {
        "rmad_sau_uvp_vpz",
        "rmad.sau.uvp.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x75ull,
        0x7Full
    },
    {
        "rmad_sau_vp",
        "rmad.sauVPC_VPA",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPC_VPA",
            "VPC_VPA",
        },
        "",
        "",
        0x5ull,
        0xFull
    },
    {
        "rmad_sau_vpnz",
        "rmad.sau.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x25ull,
        0x7Full
    },
    {
        "rmad_sau_vpz",
        "rmad.sau.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x35ull,
        0x7Full
    },
    {
        "rmad_uvp",
        "rmad.uvp",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x44ull,
        0x7Full
    },
    {
        "rmad_uvp_vpnz",
        "rmad.uvp.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x64ull,
        0x7Full
    },
    {
        "rmad_uvp_vpz",
        "rmad.uvp.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x74ull,
        0x7Full
    },
    {
        "rmad_vp",
        "rmadVPC_VPA",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPC_VPA",
            "VPC_VPA",
        },
        "",
        "",
        0x4ull,
        0xFull
    },
    {
        "rmad_vpnz",
        "rmad.vpnz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x24ull,
        0x7Full
    },
    {
        "rmad_vpz",
        "rmad.vpz",
        7,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x34ull,
        0x7Full
    },
    {
        "rmod_s_gZ_Is16",
        "rmod.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCD00000ull,
        0x1FF00000ull
    },
    {
        "rmod_s_gZ_Is16_rmod",
        "rmod GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCD00000ull,
        0x1FF00000ull
    },
    {
        "rmod_z_gZ_Iu16",
        "rmod.z GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCC00000ull,
        0x1FF00000ull
    },
    {
        "rmod_z_gZ_Iu16_rmod",
        "rmod GZ, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCC00000ull,
        0x1FF00000ull
    },
    {
        "rol",
        "rol",
        1,
        opVrol,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "rol_nop",
        "rol_nop",
        1,
        opVrol,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "ror",
        "ror",
        1,
        opVror,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "ror_nop",
        "ror_nop",
        1,
        opVror,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x1ull
    },
    {
        "rotl_cc_gZ_gX_gY",
        "rotlCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6C08000ull,
        0x1FF0F000ull
    },
    {
        "rotl_gX_gY_Iu5",
        "rotl GX, GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x348000ull,
        0x1FFFE000ull
    },
    {
        "rotr_cc_gZ_gX_gY",
        "rotrCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6608000ull,
        0x1FF0F000ull
    },
    {
        "rotr_gX_gY_Iu5",
        "rotr GX, GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x308000ull,
        0x1FFFE000ull
    },
    {
        "rprod",
        "rprod",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x7ull
    },
    {
        "rrt_cos_acos_lutsel",
        "rrt|cos|acos|lut_sel",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x7ull
    },
    {
        "rsub_s_gZ_Is16",
        "rsub.s GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCF00000ull,
        0x1FF00000ull
    },
    {
        "rsub_s_gZ_Is16_rsub",
        "rsub GZ, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xCF00000ull,
        0x1FF00000ull
    },
    {
        "rsub_z_gZ_Iu16",
        "rsub.z GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xCE00000ull,
        0x1FF00000ull
    },
    {
        "rsub_z_gZ_Iu16_rsub",
        "rsub GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xCE00000ull,
        0x1FF00000ull
    },
    {
        "rsum",
        "rsum",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7ull
    },
    {
        "rts",
        "rts",
        2,
        opZ,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x3ull
    },
    {
        "sau_nop",
        "sau_nop",
        3,
        opVsau,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7ull
    },
    {
        "setA_VRAincr_rX_Is11",
        "setA.VRAincr rX, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x68000ull,
        0x78800ull
    },
    {
        "setA_VRAincr_rX_Is11_set",
        "set.VRAincr rX, Is11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "Is11",
            "Is11_imp_bits__10_0_",
        },
        "",
        "",
        0x68000ull,
        0x78800ull
    },
    {
        "setA_VRAptrIP_Iu5_Iu4",
        "setA.VRAptrIP Iu5, Iu4",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu4",
            "Iu4_imp_bits__8_5_",
            "Iu5",
            "Iu5_imp_bits__4_0_",
        },
        "",
        "",
        0x67000ull,
        0x7FE00ull
    },
    {
        "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4",
        "setA.VRAptr rS2rS1rS0,  RS2_3b, RS1_4b, RS0_4b",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RS2_3b",
            "RS2_3b_imp_bits__10_8_",
            "RS1_4b",
            "RS1_4b_imp_bits__7_4_",
            "RS0_4b",
            "RS0_4b_imp_bits__3_0_",
        },
        "",
        "",
        0x65000ull,
        0x7F800ull
    },
    {
        "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set",
        "set.VRAptr rS2rS1rS0,  RS2_3b, RS1_4b, RS0_4b",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RS2_3b",
            "RS2_3b_imp_bits__10_8_",
            "RS1_4b",
            "RS1_4b_imp_bits__7_4_",
            "RS0_4b",
            "RS0_4b_imp_bits__3_0_",
        },
        "",
        "",
        0x65000ull,
        0x7F800ull
    },
    {
        "setA_VRAptr_rStrV_Iu3_Iu4",
        "setA.VRAptr rStrV,  RST_3b, RV_4b",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RST_3b",
            "RST_3b_imp_bits__10_8_",
            "RV_4b",
            "RV_4b_imp_bits__7_4_",
        },
        "",
        "",
        0x66000ull,
        0x7F80Full
    },
    {
        "setA_VRAptr_rStrV_Iu3_Iu4_set",
        "set.VRAptr rStrV,  RST_3b, RV_4b",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RST_3b",
            "RST_3b_imp_bits__10_8_",
            "RV_4b",
            "RV_4b_imp_bits__7_4_",
        },
        "",
        "",
        0x66000ull,
        0x7F80Full
    },
    {
        "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3",
        "setA.VRAptr rStrVrS1,  RST_3b, RV_4b, RS1_3b",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RST_3b",
            "RST_3b_imp_bits__10_8_",
            "RV_4b",
            "RV_4b_imp_bits__7_4_",
            "RS1_3b",
            "RS1_3b_imp_bits__2_0_",
        },
        "",
        "",
        0x66008ull,
        0x7F808ull
    },
    {
        "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set",
        "set.VRAptr rStrVrS1,  RST_3b, RV_4b, RS1_3b",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RST_3b",
            "RST_3b_imp_bits__10_8_",
            "RV_4b",
            "RV_4b_imp_bits__7_4_",
            "RS1_3b",
            "RS1_3b_imp_bits__2_0_",
        },
        "",
        "",
        0x66008ull,
        0x7F808ull
    },
    {
        "setA_VRAptr_rX_Iu11",
        "setA.VRAptr rX, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x60000ull,
        0x78800ull
    },
    {
        "setA_VRAptr_rX_Iu11_set",
        "set.VRAptr rX, Iu11",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "Iu11",
            "Iu11_imp_bits__10_0_",
        },
        "",
        "",
        0x60000ull,
        0x78800ull
    },
    {
        "setA_page_rX_Iu2_Iu2",
        "setA.VRApg rX, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x58000ull,
        0x780FFull
    },
    {
        "setA_page_rX_Iu2_Iu2_set",
        "set.VRApg rX, Iu2X, Iu2Y",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "rX",
            "rX_imp_bits__14_12_",
            "Iu2X",
            "Iu2X_imp_bits__11_10_",
            "Iu2Y",
            "Iu2Y_imp_bits__9_8_",
        },
        "",
        "",
        0x58000ull,
        0x780FFull
    },
    {
        "setB_VRAincr_rX_Is11",
        "setB.VRAincr rX, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x18000ull,
        0x1C000ull
    },
    {
        "setB_VRAincr_rX_Is11_set",
        "set.VRAincr rX, Is11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is11",
            "Is11_imp_bits__13_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x18000ull,
        0x1C000ull
    },
    {
        "setB_VRAptrIP_Iu4_Iu5",
        "setB.VRAptrIP Iu5, Iu4",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu4",
            "Iu4_imp_bits__11_8_",
            "Iu5",
            "Iu5_imp_bits__7_3_",
        },
        "",
        "",
        0x1C007ull,
        0x1F007ull
    },
    {
        "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4",
        "setB.VRAptr rS2rS1rS0,  RS2_3b, RS1_4b, RS0_4b",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RS2_3b",
            "RS2_3b_imp_bits__13_11_",
            "RS1_4b",
            "RS1_4b_imp_bits__10_7_",
            "RS0_4b",
            "RS0_4b_imp_bits__6_3_",
        },
        "",
        "",
        0x1C005ull,
        0x1C007ull
    },
    {
        "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set",
        "set.VRAptr rS2rS1rS0,  RS2_3b, RS1_4b, RS0_4b",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RS2_3b",
            "RS2_3b_imp_bits__13_11_",
            "RS1_4b",
            "RS1_4b_imp_bits__10_7_",
            "RS0_4b",
            "RS0_4b_imp_bits__6_3_",
        },
        "",
        "",
        0x1C005ull,
        0x1C007ull
    },
    {
        "setB_VRAptr_rStrV_Iu3_Iu4",
        "setB.VRAptr rStrV,  RST_3b, RV_4b",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RST_3b",
            "RST_3b_imp_bits__13_11_",
            "RV_4b",
            "RV_4b_imp_bits__10_7_",
        },
        "",
        "",
        0x1C006ull,
        0x1C07Full
    },
    {
        "setB_VRAptr_rStrV_Iu3_Iu4_set",
        "set.VRAptr rStrV,  RST_3b, RV_4b",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RST_3b",
            "RST_3b_imp_bits__13_11_",
            "RV_4b",
            "RV_4b_imp_bits__10_7_",
        },
        "",
        "",
        0x1C006ull,
        0x1C07Full
    },
    {
        "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3",
        "setB.VRAptr rStrVrS1,  RST_3b, RV_4b, RS1_3b",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RST_3b",
            "RST_3b_imp_bits__13_11_",
            "RV_4b",
            "RV_4b_imp_bits__10_7_",
            "RS1_3b",
            "RS1_3b_imp_bits__5_3_",
        },
        "",
        "",
        0x1C046ull,
        0x1C047ull
    },
    {
        "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set",
        "set.VRAptr rStrVrS1,  RST_3b, RV_4b, RS1_3b",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "RST_3b",
            "RST_3b_imp_bits__13_11_",
            "RV_4b",
            "RV_4b_imp_bits__10_7_",
            "RS1_3b",
            "RS1_3b_imp_bits__5_3_",
        },
        "",
        "",
        0x1C046ull,
        0x1C047ull
    },
    {
        "setB_VRAptr_rX_Iu11",
        "setB.VRAptr rX, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x1C000ull,
        0x1C000ull
    },
    {
        "setB_VRAptr_rX_Iu11_set",
        "set.VRAptr rX, Iu11",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu11",
            "Iu11_imp_bits__13_3_",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x1C000ull,
        0x1C000ull
    },
    {
        "setB_creg_creg_Iu4",
        "setB.creg Bl_c_reg, Iu4",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bl_c_reg",
            "Bl_c_reg",
            "Iu4",
            "Iu4_imp_bits__3_0_",
        },
        "",
        "",
        0x10000ull,
        0x1F000ull
    },
    {
        "setB_creg_creg_Iu4_opB",
        "set.creg Bl_c_reg, Iu4",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bl_c_reg",
            "Bl_c_reg",
            "Iu4",
            "Iu4_imp_bits__3_0_",
        },
        "",
        "",
        0x10000ull,
        0x1F000ull
    },
    {
        "setB_loop_Iu11",
        "setB.loop (C_ITER_CNT_SHORT + 1)",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "C_ITER_CNT_SHORT",
            "C_ITER_CNT_SHORT_imp_bits__10_0_",
        },
        "",
        "",
        0x5000ull,
        0x1F800ull
    },
    {
        "setB_loop_agX_INSTR",
        "setB.loop AXG,  (B_INSTR_CNT + 1)",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "B_INSTR_CNT",
            "B_INSTR_CNT",
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0x5C00ull,
        0x1FC00ull
    },
    {
        "setB_page_rX_ipg_rpg",
        "setB.VRApg rX, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x7000ull,
        0x1FF80ull
    },
    {
        "setB_page_rX_ipg_rpg_set",
        "set.VRApg rX, Bs_ipg, Bs_rpg",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_ipg",
            "Bs_ipg",
            "Bs_rpg",
            "Bs_rpg",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x7000ull,
        0x1FF80ull
    },
    {
        "setC_loop_ITER",
        "setC.loop C_ITER_CNT",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "C_ITER_CNT",
            "C_ITER_CNT",
        },
        "",
        "",
        0xA0000000ull,
        0xFFFFF0000ull
    },
    {
        "setC_loop_agX_INSTR",
        "setC.loop AXG, (C_INSTR_CNT + 1)",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "C_INSTR_CNT",
            "C_INSTR_CNT",
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0xC0000000ull,
        0xFFC00FFE0ull
    },
    {
        "set_Smode_10_opB",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE, S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_CONJ",
            "S0_CONJ",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1CE00ull
    },
    {
        "set_Smode_11_opB",
        "set.Smode S0_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1F1F0ull
    },
    {
        "set_Smode_12_opB",
        "set.Smode S0_CONJ, S0_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_CONJ",
            "S0_CONJ",
            "S2_MODE",
            "S2_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1E1F0ull
    },
    {
        "set_Smode_13_opB",
        "set.Smode S0_SIGN, S0_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S2_MODE",
            "S2_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1D1F0ull
    },
    {
        "set_Smode_14_opB",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_CONJ",
            "S0_CONJ",
            "S2_MODE",
            "S2_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1C1F0ull
    },
    {
        "set_Smode_15_opB",
        "set.Smode S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1F00Full
    },
    {
        "set_Smode_16_opB",
        "set.Smode S0_MODE, S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1F000ull
    },
    {
        "set_Smode_17_opB",
        "set.Smode S0_CONJ, S0_MODE, S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_CONJ",
            "S0_CONJ",
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1E000ull
    },
    {
        "set_Smode_18_opB",
        "set.Smode S0_SIGN, S0_MODE, S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1D000ull
    },
    {
        "set_Smode_1_opB",
        "set.Smode S0_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1FFF0ull
    },
    {
        "set_Smode_2_opB",
        "set.Smode S0_CONJ, S0_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_CONJ",
            "S0_CONJ",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1EFF0ull
    },
    {
        "set_Smode_3_opB",
        "set.Smode S0_SIGN, S0_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1DFF0ull
    },
    {
        "set_Smode_4_opB",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_CONJ",
            "S0_CONJ",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1CFF0ull
    },
    {
        "set_Smode_5_opB",
        "set.Smode S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S1_MODE",
            "S1_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1FE0Full
    },
    {
        "set_Smode_6_opB",
        "set.Smode S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S2_MODE",
            "S2_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1F1FFull
    },
    {
        "set_Smode_7_opB",
        "set.Smode S0_MODE, S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1FE00ull
    },
    {
        "set_Smode_8_opB",
        "set.Smode S0_CONJ, S0_MODE, S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_CONJ",
            "S0_CONJ",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1EE00ull
    },
    {
        "set_Smode_9_opB",
        "set.Smode S0_SIGN, S0_MODE, S1_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1DE00ull
    },
    {
        "set_Smode_conj_sign",
        "set.Smode S0_CONJ, S0_SIGN, S0_MODE, S1_MODE, S2_MODE",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "S0_SIGN",
            "S0_SIGN",
            "S0_CONJ",
            "S0_CONJ",
            "S2_MODE",
            "S2_MODE",
            "S1_MODE",
            "S1_MODE",
            "S0_MODE",
            "S0_MODE",
        },
        "",
        "",
        0x14000ull,
        0x1C000ull
    },
    {
        "set_VRArange1_rX_BEGIN_END",
        "set.VRArange1 rX, C_BEGIN, C_END",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x100000000ull,
        0xFF001C000ull
    },
    {
        "set_VRArange2_rX_BEGIN_END",
        "set.VRArange2 rX, C_BEGIN, C_END",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "C_BEGIN",
            "C_BEGIN",
            "C_END",
            "C_END",
            "rX",
            "rX_imp_bits__2_0_",
        },
        "",
        "",
        0x180000000ull,
        0xFF001C000ull
    },
    {
        "set_br_fft_size",
        "set.br AXG, A_fft_size",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_fft_size",
            "A_fft_size",
        },
        "",
        "",
        0x50000ull,
        0x783F0ull
    },
    {
        "set_cgu",
        "set.cgu CGU_MODE_OVSF_CONJ",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CGU_MODE_OVSF_CONJ",
            "CGU_MODE_OVSF_CONJ_imp_bits__10_0_",
        },
        "",
        "",
        0x1000ull,
        0x1F800ull
    },
    {
        "set_creg_creg_Iu4",
        "setS.creg CREG_ADDR_FIELD, Iu4",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CREG_ADDR_FIELD",
            "CREG_ADDR_FIELD_imp_bits__11_4_",
            "Iu4",
            "Iu4_imp_bits__3_0_",
        },
        "",
        "",
        0x280000ull,
        0x1FFDF000ull
    },
    {
        "set_creg_creg_Iu4_opS",
        "set.creg CREG_ADDR_FIELD, Iu4",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CREG_ADDR_FIELD",
            "CREG_ADDR_FIELD_imp_bits__11_4_",
            "Iu4",
            "Iu4_imp_bits__3_0_",
        },
        "",
        "",
        0x280000ull,
        0x1FFDF000ull
    },
    {
        "set_incr_rSX_rVis_rSt",
        "set.VRAincr D_rS0is11, D_rS1is11, D_rS2is11, D_rVis11, D_rStis3",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "D_rS0is11",
            "D_rS0is11",
            "D_rS1is11",
            "D_rS1is11",
            "D_rS2is11",
            "D_rS2is11",
            "D_rVis11",
            "D_rVis11",
            "D_rStis3",
            "D_rStis3",
        },
        "",
        "",
        0x30000000000000ull,
        0x3F8008008008008ull
    },
    {
        "set_loop_ITER_INSTR",
        "set.loop (C_ITER_CNT + 1), (C_INSTR_CNT + 1)",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "C_INSTR_CNT",
            "C_INSTR_CNT",
            "C_ITER_CNT",
            "C_ITER_CNT",
        },
        "",
        "",
        0x80000000ull,
        0xFFC000000ull
    },
    {
        "set_loop_agX",
        "set.loop AXG",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__4_0_",
        },
        "",
        "",
        0x5800ull,
        0x1FFE0ull
    },
    {
        "set_lut_Iu2",
        "set.lut Iu2",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu2",
            "Iu2_imp_bits__1_0_",
        },
        "",
        "",
        0xCC00ull,
        0x1FFFCull
    },
    {
        "set_nco_Iu16_Is32_impl",
        "set.nco D_nco_mode, Iu16, Is32 (conj=nco_conj)",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "D_nco_mode",
            "D_nco_mode",
            "Iu16",
            "Iu16_imp_bits__49_34_",
            "nco_conj",
            "nco_conj_imp_bits__32_32_",
            "Is32",
            "Is32_imp_bits__31_0_",
        },
        "",
        "",
        0x40000000000000ull,
        0x3F0000200000000ull
    },
    {
        "set_prec",
        "set.prec  Bs_S0prec, Bs_S1prec, Bs_S2prec, Bs_AUprec, Bs_Vprec",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_AUprec",
            "Bs_AUprec_imp_bits__10_10_x_1_0_",
            "Bs_Vprec",
            "Bs_Vprec",
            "Bs_S2prec",
            "Bs_S2prec",
            "Bs_S1prec",
            "Bs_S1prec",
            "Bs_S0prec",
            "Bs_S0prec",
        },
        "",
        "",
        0x800ull,
        0x1F800ull
    },
    {
        "set_rSX_rViu_rSt",
        "set.VRAptr D_rS0iu11, D_rS1iu11, D_rS2iu11, D_rViu11, D_rStiu3",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "D_rS0iu11",
            "D_rS0iu11",
            "D_rS1iu11",
            "D_rS1iu11",
            "D_rS2iu11",
            "D_rS2iu11",
            "D_rViu11",
            "D_rViu11",
            "D_rStiu3",
            "D_rStiu3",
        },
        "",
        "",
        0x20000000000000ull,
        0x3F8008008008008ull
    },
    {
        "set_range_aY_agX_I",
        "set.range A_RANGE, AXG, IM22R13",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "A_RANGE",
            "A_RANGE_imp_bits__29_28_",
            "AXG",
            "AXG_imp_bits__27_23_",
            "IM22R13",
            "IM22R13",
        },
        "",
        "",
        0x400000000ull,
        0xFC0400000ull
    },
    {
        "set_range_aZ_agX_gY",
        "set.range A_RANGE, AXG, GY",
        36,
        opC,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "A_RANGE",
            "A_RANGE_imp_bits__29_28_",
            "AXG",
            "AXG_imp_bits__27_23_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x440000000ull,
        0xFC043FFFFull
    },
    {
        "set_rot_lt_mode_rt_mode",
        "set.Rot Bs_lt_mode, Bs_rt_mode",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_lt_mode",
            "Bs_lt_mode",
            "Bs_rt_mode",
            "Bs_rt_mode",
        },
        "",
        "",
        0x6800ull,
        0x1F800ull
    },
    {
        "set_rot_lt_mode_rt_mode_lt",
        "set.Rot Bs_lt_mode",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_lt_mode",
            "Bs_lt_mode",
        },
        "",
        "",
        0x6800ull,
        0x1F83Full
    },
    {
        "set_rot_lt_mode_rt_mode_rt",
        "set.Rot Bs_rt_mode",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_rt_mode",
            "Bs_rt_mode",
        },
        "",
        "",
        0x6800ull,
        0x1FFC0ull
    },
    {
        "set_rot_lt_mode_rt_mode_rt_lt",
        "set.Rot Bs_rt_mode, Bs_lt_mode",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_lt_mode",
            "Bs_lt_mode",
            "Bs_rt_mode",
            "Bs_rt_mode",
        },
        "",
        "",
        0x6800ull,
        0x1F800ull
    },
    {
        "set_xtrm",
        "set.xtrm Bs_signed, Bs_min, Bs_even, XTRM_VALUE_INDEX, (xtrm_N_fun ( B_xline ,  Iu6 ))",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Bs_signed",
            "Bs_signed",
            "Bs_min",
            "Bs_min",
            "Bs_even",
            "Bs_even",
            "B_xline",
            "B_xline",
            "XTRM_VALUE_INDEX",
            "XTRM_VALUE_INDEX_imp_bits__6_6_",
            "Iu6",
            "Iu6_imp_bits__5_0_",
        },
        "",
        "",
        0x4000ull,
        0x1F800ull
    },
    {
        "setip_Iu9_Iu32",
        "setip Iu9, IM32R11",
        58,
        opD,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__47_39_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0xA0000F00000000ull,
        0x3FF007F00000000ull
    },
    {
        "setip_Iu9_gX",
        "setip Iu9, GX",
        29,
        opS,
        0x400,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu9",
            "Iu9_imp_bits__16_8_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x13E0080ull,
        0x1FFE00F0ull
    },
    {
        "sextb_cc_gZ_gX",
        "sextbCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7000D00ull,
        0x1FF0FF00ull
    },
    {
        "sexth_cc_gZ_gX",
        "sexthCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7000C00ull,
        0x1FF0FF00ull
    },
    {
        "sign_gX_gY",
        "sign GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x301F00ull,
        0x1FFFFF00ull
    },
    {
        "sl_cc_gZ_gX_gY",
        "slCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6C00000ull,
        0x1FF0F000ull
    },
    {
        "sl_gX_gY_Iu5",
        "sl GX, GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x340000ull,
        0x1FFFE000ull
    },
    {
        "sp2int_cc_gZ_gX",
        "sp2intCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x17608000ull,
        0x1FF0FF00ull
    },
    {
        "sr_cc_gZ_gX_gY",
        "srCONDUNSIGN_SIGN GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UNSIGN_SIGN",
            "UNSIGN_SIGN_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x6600000ull,
        0x1FE0F000ull
    },
    {
        "sr_gX_gY_Iu5",
        "sr GX, GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x300000ull,
        0x1FFFE000ull
    },
    {
        "sr_s_gY_gX_Iu5",
        "sr.s GX, GY, Iu5",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu5",
            "Iu5_imp_bits__12_8_",
            "GY",
            "GY_imp_bits__7_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x1300000ull,
        0x1FFFE000ull
    },
    {
        "srt_sin_asin_mvbat",
        "srt|sin|asin|mvbat",
        3,
        opVsau,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x7ull
    },
    {
        "stA_laddr_sc_agX_Is5",
        "stAA_line.sc [AXG]Is5ofst",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is5ofst",
            "Is5ofst_imp_bits__8_4_",
        },
        "",
        "",
        0x30002ull,
        0x7800Full
    },
    {
        "stA_laddr_sc_agX_zero",
        "stAA_line.sc [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
        },
        "",
        "",
        0x30002ull,
        0x781FFull
    },
    {
        "stA_line_agX_is9",
        "stAA_line [AXG]Is9ofst",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is9ofst",
            "Is9ofst_imp_bits__8_0_",
        },
        "",
        "",
        0x18000ull,
        0x78000ull
    },
    {
        "stA_line_agX_is9_st",
        "st [AXG]Is9ofst",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "Is9ofst",
            "Is9ofst_imp_bits__8_0_",
        },
        "",
        "",
        0x18000ull,
        0x78200ull
    },
    {
        "stA_line_agX_is9_st_zero",
        "stA_line [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
        },
        "",
        "",
        0x18000ull,
        0x781FFull
    },
    {
        "stA_line_agX_is9_zero",
        "stAA_line [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
        },
        "",
        "",
        0x18000ull,
        0x781FFull
    },
    {
        "stA_w_line_agX_is9",
        "stAA_line.w [AXG]Is9ofst",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
            "Is9ofst",
            "Is9ofst_imp_bits__8_0_",
        },
        "",
        "",
        0x20000ull,
        0x78000ull
    },
    {
        "stA_w_line_agX_is9_st",
        "st.w [AXG]Is9ofst",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "Is9ofst",
            "Is9ofst_imp_bits__8_0_",
        },
        "",
        "",
        0x20000ull,
        0x78200ull
    },
    {
        "stA_w_line_agX_is9_st_zero",
        "stA_line.w [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
        },
        "",
        "",
        0x20000ull,
        0x781FFull
    },
    {
        "stA_w_line_agX_is9_zero",
        "stAA_line.w [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "A_line",
            "A_line",
        },
        "",
        "",
        0x20000ull,
        0x781FFull
    },
    {
        "stC_agX_Is18",
        "stC [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x710000000ull,
        0xFF83C0000ull
    },
    {
        "stC_agX_Is18_gY",
        "stC [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x760000000ull,
        0xFF8000000ull
    },
    {
        "stC_agX_Is18_gY_zero",
        "stC [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x760000000ull,
        0xFF803FFFFull
    },
    {
        "stC_agX_Is18_u_gY",
        "stC [AXG]IMs18R_LAB_18, GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x750000000ull,
        0xFF8000000ull
    },
    {
        "stC_agX_Is18_u_gY_st",
        "st [AXG]IMs18R_LAB_18, GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x750000000ull,
        0xFF8000000ull
    },
    {
        "stC_agX_Is18_u_gY_st_zero",
        "st [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x750000000ull,
        0xFF803FFFFull
    },
    {
        "stC_agX_Is18_u_gY_zero",
        "stC [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x750000000ull,
        0xFF803FFFFull
    },
    {
        "stC_agX_Is18_zero",
        "stC [AXG]",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
        },
        "",
        "",
        0x710000000ull,
        0xFF83FFFFFull
    },
    {
        "stC_agY_spIs21",
        "stC [spIMs21R_LAB_21], AYG",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x768000000ull,
        0xFFC000000ull
    },
    {
        "stC_agY_spIs21_zero",
        "stC [sp], AYG",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x768000000ull,
        0xFFF83FFFFull
    },
    {
        "stC_sp_Is21_u_agY",
        "stC [sp]IMs21R_LAB_21, AYG",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x758000000ull,
        0xFFC000000ull
    },
    {
        "stC_sp_Is21_u_agY_st",
        "st [sp]IMs21R_LAB_21, AYG",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x758000000ull,
        0xFFC000000ull
    },
    {
        "stC_sp_Is21_u_agY_st_zero",
        "st [sp], AYG",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x758000000ull,
        0xFFF83FFFFull
    },
    {
        "stC_sp_Is21_u_agY_zero",
        "stC [sp], AYG",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x758000000ull,
        0xFFF83FFFFull
    },
    {
        "stC_u_agY_spIs21",
        "stC.u [spIMs21R_LAB_21], AYG",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x778000000ull,
        0xFFC000000ull
    },
    {
        "stC_u_agY_spIs21_zero",
        "stC.u [sp], AYG",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x778000000ull,
        0xFFF83FFFFull
    },
    {
        "stC_u_gY_agXIs18",
        "stC.u [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x770000000ull,
        0xFF8000000ull
    },
    {
        "stC_u_gY_agXIs18_zero",
        "stC.u [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x770000000ull,
        0xFF803FFFFull
    },
    {
        "stC_w_agX_Is18",
        "stC.w [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x730000000ull,
        0xFF83C0000ull
    },
    {
        "stC_w_agX_Is18_zero",
        "stC.w [AXG]",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
        },
        "",
        "",
        0x730000000ull,
        0xFF83FFFFFull
    },
    {
        "stS_sp_Is10_gX",
        "stS [spIs10ofst], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFFC000ull
    },
    {
        "stS_sp_Is10_gX_zero",
        "stS [sp], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFFFFF0ull
    },
    {
        "stS_u_sp_Is10_gX",
        "stS [sp]Is10ofst, GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FFFC000ull
    },
    {
        "stS_u_sp_Is10_gX_zero",
        "stS [sp], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FFFFFF0ull
    },
    {
        "stX_Iu22_gX_impl",
        "stDSIZE IM22R14, GX",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "DSIZE",
            "DSIZE",
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x140000000000000ull,
        0x3CFFFF0FFC00000ull
    },
    {
        "st_Iu19_H_HI",
        "st IM19R5, H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5",
        },
        "",
        "",
        0xA00000Cull,
        0x1F80000Full
    },
    {
        "st_Iu19_H_LO",
        "st IM19R4, H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4",
        },
        "",
        "",
        0xA00000Cull,
        0x1F80000Full
    },
    {
        "st_Iu19_h_HI",
        "st IM19R5, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R5",
            "IM19R5",
        },
        "",
        "",
        0xA00000Cull,
        0x1F80000Full
    },
    {
        "st_Iu19_h_LO",
        "st IM19R4, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM19R4",
            "IM19R4",
        },
        "",
        "",
        0xA00000Cull,
        0x1F80000Full
    },
    {
        "st_agX_Is15_real_imag",
        "st [AXG]Is15ofst, D_REALis16, D_IMAGis16",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__51_47_",
            "Is15ofst",
            "Is15ofst_imp_bits__46_32_",
            "D_IMAGis16",
            "D_IMAGis16",
            "D_REALis16",
            "D_REALis16",
        },
        "",
        "",
        0x60000000000000ull,
        0x3F0000000000000ull
    },
    {
        "st_agX_Is15_real_imag_zero",
        "st [AXG], D_REALis16, D_IMAGis16",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__51_47_",
            "D_IMAGis16",
            "D_IMAGis16",
            "D_REALis16",
            "D_REALis16",
        },
        "",
        "",
        0x60000000000000ull,
        0x3F07FFF00000000ull
    },
    {
        "st_agX_Is18",
        "st [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x710000000ull,
        0xFF83C0000ull
    },
    {
        "st_agX_Is18_zero",
        "st [AXG]",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
        },
        "",
        "",
        0x710000000ull,
        0xFF83FFFFFull
    },
    {
        "st_agX_agY",
        "st [AXG]A_subAYG",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
        },
        "",
        "",
        0x30000ull,
        0x7800Full
    },
    {
        "st_agX_agY_llr_mode",
        "stLLR_MODE [AXG]A_subAYG",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
            "LLR_MODE",
            "LLR_MODE_imp_bits__1_0_",
        },
        "",
        "",
        0x30004ull,
        0x7800Cull
    },
    {
        "st_agY_Is9_H",
        "st [AYGIs9ofst], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0xA0000Cull,
        0x1FFC000Full
    },
    {
        "st_agY_Is9_H_zero",
        "st [AYG], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0xA0000Cull,
        0x1FFC1FFFull
    },
    {
        "st_agY_Is9_gX",
        "stSLINE1b [AYGIs9ofst], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA00000ull,
        0x1FEC0000ull
    },
    {
        "st_agY_Is9_gX_line0_wide_imm_st",
        "st [AYGIs9ofst], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA00000ull,
        0x1FFC0000ull
    },
    {
        "st_agY_Is9_gX_st",
        "st [AYGIs9ofst], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA00000ull,
        0x1FFC0000ull
    },
    {
        "st_agY_Is9_gX_st_zero",
        "stLINE1b [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA00000ull,
        0x1FEC1FF0ull
    },
    {
        "st_agY_Is9_gX_zero",
        "stSLINE1b [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA00000ull,
        0x1FEC1FF0ull
    },
    {
        "st_agY_Is9_h",
        "st [AYGIs9ofst], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0xA0000Cull,
        0x1FFC000Full
    },
    {
        "st_agY_Is9_h_zero",
        "st [AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0xA0000Cull,
        0x1FFC1FFFull
    },
    {
        "st_agY_Is9_u_gX",
        "stSLINE1b [AYG]Is9ofst, GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xAC0000ull,
        0x1FEC0000ull
    },
    {
        "st_agY_Is9_u_gX_line0_wide_imm_st",
        "st [AYG]Is9ofst, GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xAC0000ull,
        0x1FFC0000ull
    },
    {
        "st_agY_Is9_u_gX_st",
        "st [AYG]Is9ofst, GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xAC0000ull,
        0x1FFC0000ull
    },
    {
        "st_agY_Is9_u_gX_st_zero",
        "stLINE1b [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xAC0000ull,
        0x1FEC1FF0ull
    },
    {
        "st_agY_Is9_u_gX_zero",
        "stSLINE1b [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xAC0000ull,
        0x1FEC1FF0ull
    },
    {
        "st_agY_agZ_H_minus",
        "st [AXG-AYG], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1B0000Cull,
        0x1FFC1E0Full
    },
    {
        "st_agY_agZ_H_plus",
        "st [AXG+AYG], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A0000Cull,
        0x1FFC1E0Full
    },
    {
        "st_agY_agZ_h",
        "st [AXGAAsubAMAYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A0000Cull,
        0x1FEC1E0Full
    },
    {
        "st_agY_agZ_h_minus",
        "st [AXG-AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1B0000Cull,
        0x1FFC1E0Full
    },
    {
        "st_agY_agZ_h_plus",
        "st [AXG+AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A0000Cull,
        0x1FFC1E0Full
    },
    {
        "st_agY_agZ_u_gZ",
        "st [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00000ull,
        0x1FEC1E00ull
    },
    {
        "st_agY_agZ_u_gZ_minus",
        "st [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1B00000ull,
        0x1FFC1E00ull
    },
    {
        "st_agY_agZ_u_gZ_plus",
        "st [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00000ull,
        0x1FFC1E00ull
    },
    {
        "st_gY_aXIs18",
        "st [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x760000000ull,
        0xFF8000000ull
    },
    {
        "st_gY_aXIs18_zero",
        "st [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x760000000ull,
        0xFF803FFFFull
    },
    {
        "st_gY_spIs21",
        "st [spIMs21R_LAB_21], AYG",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x768000000ull,
        0xFFC000000ull
    },
    {
        "st_gY_spIs21_zero",
        "st [sp], AYG",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x768000000ull,
        0xFFF83FFFFull
    },
    {
        "st_high_agX_Is16_Iu8",
        "st.high [AXG]Is16ofst, Iu8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Iu8",
            "Iu8_imp_bits__23_16_",
            "Is16ofst",
            "Is16ofst_imp_bits__15_0_",
        },
        "",
        "",
        0x940000000ull,
        0xFC1000000ull
    },
    {
        "st_high_agX_Is16_Iu8_zero",
        "st.high [AXG], Iu8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Iu8",
            "Iu8_imp_bits__23_16_",
        },
        "",
        "",
        0x940000000ull,
        0xFC100FFFFull
    },
    {
        "st_high_agX_Is16_gZ",
        "st.high [AXG]Is16ofst, GZ",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "GZ",
            "GZ_imp_bits__21_18_",
            "Is16ofst",
            "Is16ofst_imp_bits__15_0_",
        },
        "",
        "",
        0x941000000ull,
        0xFC1C30000ull
    },
    {
        "st_high_agX_Is16_gZ_zero",
        "st.high [AXG], GZ",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "GZ",
            "GZ_imp_bits__21_18_",
        },
        "",
        "",
        0x941000000ull,
        0xFC1C3FFFFull
    },
    {
        "st_high_agX_agY_Iu8_minus",
        "st.high [AXG]-AYG, Iu8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Iu8",
            "Iu8_imp_bits__23_16_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x900008000ull,
        0xFC100FFE0ull
    },
    {
        "st_high_agX_agY_Iu8_plus",
        "st.high [AXG]+AYG, Iu8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Iu8",
            "Iu8_imp_bits__23_16_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x900000000ull,
        0xFC100FFE0ull
    },
    {
        "st_high_agX_agY_gZ_minus",
        "st.high [AXG]-AYG, GZ",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "GZ",
            "GZ_imp_bits__21_18_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x901008000ull,
        0xFC1C3FFE0ull
    },
    {
        "st_high_agX_agY_gZ_plus",
        "st.high [AXG]+AYG, GZ",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "GZ",
            "GZ_imp_bits__21_18_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x901000000ull,
        0xFC1C3FFE0ull
    },
    {
        "st_line_agX_is9_line0_wide_imm",
        "st [AXG]Is9ofst",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "Is9ofst",
            "Is9ofst_imp_bits__8_0_",
        },
        "",
        "",
        0x18000ull,
        0x78200ull
    },
    {
        "st_low_agX_Is16_Iu8",
        "st.low [AXG]Is16ofst, Iu8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Iu8",
            "Iu8_imp_bits__23_16_",
            "Is16ofst",
            "Is16ofst_imp_bits__15_0_",
        },
        "",
        "",
        0x8C0000000ull,
        0xFC1000000ull
    },
    {
        "st_low_agX_Is16_Iu8_zero",
        "st.low [AXG], Iu8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Iu8",
            "Iu8_imp_bits__23_16_",
        },
        "",
        "",
        0x8C0000000ull,
        0xFC100FFFFull
    },
    {
        "st_low_agX_Is16_gZ",
        "st.low [AXG]Is16ofst, GZ",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "GZ",
            "GZ_imp_bits__21_18_",
            "Is16ofst",
            "Is16ofst_imp_bits__15_0_",
        },
        "",
        "",
        0x8C1000000ull,
        0xFC1C30000ull
    },
    {
        "st_low_agX_Is16_gZ_zero",
        "st.low [AXG], GZ",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "GZ",
            "GZ_imp_bits__21_18_",
        },
        "",
        "",
        0x8C1000000ull,
        0xFC1C3FFFFull
    },
    {
        "st_low_agX_agY_Iu8_minus",
        "st.low [AXG]-AYG, Iu8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Iu8",
            "Iu8_imp_bits__23_16_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x880008000ull,
        0xFC100FFE0ull
    },
    {
        "st_low_agX_agY_Iu8_plus",
        "st.low [AXG]+AYG, Iu8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Iu8",
            "Iu8_imp_bits__23_16_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x880000000ull,
        0xFC100FFE0ull
    },
    {
        "st_low_agX_agY_gZ_minus",
        "st.low [AXG]-AYG, GZ",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "GZ",
            "GZ_imp_bits__21_18_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x881008000ull,
        0xFC1C3FFE0ull
    },
    {
        "st_low_agX_agY_gZ_plus",
        "st.low [AXG]+AYG, GZ",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "GZ",
            "GZ_imp_bits__21_18_",
            "AYG",
            "AYG_imp_bits__4_0_",
        },
        "",
        "",
        0x881000000ull,
        0xFC1C3FFE0ull
    },
    {
        "st_sc_agX_agY",
        "st.sc [AXG]A_subAYG",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
        },
        "",
        "",
        0x30003ull,
        0x7800Full
    },
    {
        "st_sp_Is10_H",
        "st [spIs10ofst], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
        },
        "",
        "",
        0x60000Cull,
        0x1FFFC00Full
    },
    {
        "st_sp_Is10_H_zero",
        "st [sp], H",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x60000Cull,
        0x1FFFFFFFull
    },
    {
        "st_sp_Is10_gX",
        "st [spIs10ofst], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFFC000ull
    },
    {
        "st_sp_Is10_gX_zero",
        "st [sp], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x600000ull,
        0x1FFFFFF0ull
    },
    {
        "st_sp_Is10_h",
        "st [spIs10ofst], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
        },
        "",
        "",
        0x60000Cull,
        0x1FFFC00Full
    },
    {
        "st_sp_Is10_h_zero",
        "st [sp], h",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x60000Cull,
        0x1FFFFFFFull
    },
    {
        "st_u_aY_Is9_gX_st",
        "st.u [AYGIs9ofst], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA40000ull,
        0x1FFC0000ull
    },
    {
        "st_u_aY_Is9_gX_st_zero",
        "stLINE1b.u [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA40000ull,
        0x1FEC1FF0ull
    },
    {
        "st_u_agY_Is9_H",
        "st.u [AYGIs9ofst], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0xA4000Cull,
        0x1FFC000Full
    },
    {
        "st_u_agY_Is9_H_zero",
        "st.u [AYG], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0xA4000Cull,
        0x1FFC1FFFull
    },
    {
        "st_u_agY_Is9_gX",
        "stSLINE1b.u [AYGIs9ofst], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA40000ull,
        0x1FEC0000ull
    },
    {
        "st_u_agY_Is9_gX_line0_wide_imm_st",
        "st.u [AYGIs9ofst], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA40000ull,
        0x1FFC0000ull
    },
    {
        "st_u_agY_Is9_gX_zero",
        "stSLINE1b.u [AYG], GX",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AYG",
            "AYG_imp_bits__17_13_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0xA40000ull,
        0x1FEC1FF0ull
    },
    {
        "st_u_agY_Is9_h",
        "st.u [AYGIs9ofst], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0xA4000Cull,
        0x1FFC000Full
    },
    {
        "st_u_agY_Is9_h_zero",
        "st.u [AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0xA4000Cull,
        0x1FFC1FFFull
    },
    {
        "st_u_agY_agZ_H_minus",
        "st.u [AXG-AYG], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1B4000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_agY_agZ_H_plus",
        "st.u [AXG+AYG], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A4000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_agY_agZ_h",
        "st.u [AXGAAsubAMAYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A4000Cull,
        0x1FEC1E0Full
    },
    {
        "st_u_agY_agZ_h_minus",
        "st.u [AXG-AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1B4000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_agY_agZ_h_plus",
        "st.u [AXG+AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1A4000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_agY_agZ_u_gZ",
        "st.u [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A40000ull,
        0x1FEC1E00ull
    },
    {
        "st_u_agY_agZ_u_gZ_minus",
        "st.u [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1B40000ull,
        0x1FFC1E00ull
    },
    {
        "st_u_agY_agZ_u_gZ_plus",
        "st.u [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A40000ull,
        0x1FFC1E00ull
    },
    {
        "st_u_agY_u_Is9_H",
        "st [AYG]Is9ofst, H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0xAC000Cull,
        0x1FFC000Full
    },
    {
        "st_u_agY_u_Is9_H_zero",
        "st [AYG], H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0xAC000Cull,
        0x1FFC1FFFull
    },
    {
        "st_u_agY_u_Is9_h",
        "st [AYG]Is9ofst, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
        },
        "",
        "",
        0xAC000Cull,
        0x1FFC000Full
    },
    {
        "st_u_agY_u_Is9_h_zero",
        "st [AYG], h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
        },
        "",
        "",
        0xAC000Cull,
        0x1FFC1FFFull
    },
    {
        "st_u_agY_u_agZ_H_minus",
        "st [AXG]-AYG, H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1BC000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_agY_u_agZ_H_plus",
        "st [AXG]+AYG, H",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1AC000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_agY_u_agZ_gZ",
        "st [AXG]AAsubAMAYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1AC0000ull,
        0x1FEC1E00ull
    },
    {
        "st_u_agY_u_agZ_gZ_minus",
        "st [AXG]-AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1BC0000ull,
        0x1FFC1E00ull
    },
    {
        "st_u_agY_u_agZ_gZ_plus",
        "st [AXG]+AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1AC0000ull,
        0x1FFC1E00ull
    },
    {
        "st_u_agY_u_agZ_h",
        "st [AXG]AAsubAMAYG, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1AC000Cull,
        0x1FEC1E0Full
    },
    {
        "st_u_agY_u_agZ_h_minus",
        "st [AXG]-AYG, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1BC000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_agY_u_agZ_h_plus",
        "st [AXG]+AYG, h",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
        },
        "",
        "",
        0x1AC000Cull,
        0x1FFC1E0Full
    },
    {
        "st_u_gY_agXIs18",
        "st.u [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x770000000ull,
        0xFF8000000ull
    },
    {
        "st_u_gY_agXIs18_zero",
        "st.u [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x770000000ull,
        0xFF803FFFFull
    },
    {
        "st_u_gY_spIs21",
        "st.u [spIMs21R_LAB_21], AYG",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21",
            "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x778000000ull,
        0xFFC000000ull
    },
    {
        "st_u_gY_spIs21_zero",
        "st.u [sp], AYG",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__22_18_",
        },
        "",
        "",
        0x778000000ull,
        0xFFF83FFFFull
    },
    {
        "st_u_sp_Is10_gX",
        "st [sp]Is10ofst, GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FFFC000ull
    },
    {
        "st_u_sp_Is10_gX_zero",
        "st [sp], GX",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x6C0000ull,
        0x1FFFFFF0ull
    },
    {
        "st_u_sp_u_Is10_H",
        "st [sp]Is10ofst, H",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
        },
        "",
        "",
        0x6C000Cull,
        0x1FFFC00Full
    },
    {
        "st_u_sp_u_Is10_H_zero",
        "st [sp], H",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6C000Cull,
        0x1FFFFFFFull
    },
    {
        "st_u_sp_u_Is10_h",
        "st [sp]Is10ofst, h",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__13_4_",
        },
        "",
        "",
        0x6C000Cull,
        0x1FFFC00Full
    },
    {
        "st_u_sp_u_Is10_h_zero",
        "st [sp], h",
        29,
        opS,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6C000Cull,
        0x1FFFFFFFull
    },
    {
        "st_u_x2_agY_agZ_u_gZ",
        "st.u.x2 [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A40200ull,
        0x1FEC1E00ull
    },
    {
        "st_u_x2_agY_agZ_u_gZ_minus",
        "st.u.x2 [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1B40200ull,
        0x1FFC1E00ull
    },
    {
        "st_u_x2_agY_agZ_u_gZ_plus",
        "st.u.x2 [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A40200ull,
        0x1FFC1E00ull
    },
    {
        "st_u_x2_agY_u_agZ_gZ",
        "st.x2 [AXG]AAsubAMAYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1AC0200ull,
        0x1FEC1E00ull
    },
    {
        "st_u_x2_agY_u_agZ_gZ_minus",
        "st.x2 [AXG]-AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1BC0200ull,
        0x1FFC1E00ull
    },
    {
        "st_u_x2_agY_u_agZ_gZ_plus",
        "st.x2 [AXG]+AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1AC0200ull,
        0x1FFC1E00ull
    },
    {
        "st_uline",
        "st.uline [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
        },
        "",
        "",
        0x30001ull,
        0x783FFull
    },
    {
        "st_uline_llr8",
        "st.uline.llr8 [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
        },
        "",
        "",
        0x30011ull,
        0x783FFull
    },
    {
        "st_uline_llr8half",
        "st.uline.llr8half [AXG]",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
        },
        "",
        "",
        0x30021ull,
        0x783FFull
    },
    {
        "st_w_agX_Is18",
        "st.w [AXG]IMs18R_LAB_18",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x730000000ull,
        0xFF83C0000ull
    },
    {
        "st_w_agX_Is18_zero",
        "st.w [AXG]",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
        },
        "",
        "",
        0x730000000ull,
        0xFF83FFFFFull
    },
    {
        "st_w_agX_agY",
        "st.w [AXG]A_subAYG",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
        },
        "",
        "",
        0x38000ull,
        0x7800Full
    },
    {
        "st_w_br_aX_aY",
        "st.w.br [AXG]A_subAYG",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_sub",
            "A_sub",
        },
        "",
        "",
        0x38008ull,
        0x7800Full
    },
    {
        "st_w_line_agX_is9_line0_wide_imm",
        "st.w [AXG]Is9ofst",
        19,
        opA,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "Is9ofst",
            "Is9ofst_imp_bits__8_0_",
        },
        "",
        "",
        0x20000ull,
        0x78200ull
    },
    {
        "st_x2_agY_agZ_u_gZ",
        "st.x2 [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00200ull,
        0x1FEC1E00ull
    },
    {
        "st_x2_agY_agZ_u_gZ_minus",
        "st.x2 [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1B00200ull,
        0x1FFC1E00ull
    },
    {
        "st_x2_agY_agZ_u_gZ_plus",
        "st.x2 [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1A00200ull,
        0x1FFC1E00ull
    },
    {
        "stbC_gY_agXIs18",
        "stbC [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7E0000000ull,
        0xFF8000000ull
    },
    {
        "stbC_gY_agXIs18_zero",
        "stbC [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7E0000000ull,
        0xFF803FFFFull
    },
    {
        "stbC_gY_agX_Is18",
        "stbC [AXG]IMs18R_LAB_18, GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7B0000000ull,
        0xFF8000000ull
    },
    {
        "stbC_gY_agX_Is18_zero",
        "stbC [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7B0000000ull,
        0xFF803FFFFull
    },
    {
        "stbC_u_gY_agXIs18",
        "stbC.u [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7F0000000ull,
        0xFF8000000ull
    },
    {
        "stbC_u_gY_agXIs18_zero",
        "stbC.u [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7F0000000ull,
        0xFF803FFFFull
    },
    {
        "stbS_aY_Is9_gZ",
        "stbSLINE1b [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA00000ull,
        0x1FEC0000ull
    },
    {
        "stbS_aY_Is9_gZ_line0_wide_imm_st",
        "stb [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA00000ull,
        0x1FFC0000ull
    },
    {
        "stbS_aY_Is9_gZ_st",
        "stb [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA00000ull,
        0x1FFC0000ull
    },
    {
        "stbS_aY_Is9_gZ_st_line",
        "stb.laddr [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DB00000ull,
        0x1FFC0000ull
    },
    {
        "stbS_aY_Is9_gZ_st_zero",
        "stbLINE1b [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA00000ull,
        0x1FEC1FF0ull
    },
    {
        "stbS_aY_Is9_gZ_zero",
        "stbSLINE1b [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA00000ull,
        0x1FEC1FF0ull
    },
    {
        "stbS_agX_u_Is9_gZ",
        "stbSLINE1b [AXG]Is9ofst, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DAC0000ull,
        0x1FEC0000ull
    },
    {
        "stbS_agX_u_Is9_gZ_line0_wide_imm_st",
        "stb [AXG]Is9ofst, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DAC0000ull,
        0x1FFC0000ull
    },
    {
        "stbS_agX_u_Is9_gZ_st",
        "stb [AXG]Is9ofst, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DAC0000ull,
        0x1FFC0000ull
    },
    {
        "stbS_agX_u_Is9_gZ_st_line",
        "stb.laddr [AXG]Is9ofst, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DBC0000ull,
        0x1FFC0000ull
    },
    {
        "stbS_agX_u_Is9_gZ_st_zero",
        "stbLINE1b [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DAC0000ull,
        0x1FEC1FF0ull
    },
    {
        "stbS_agX_u_Is9_gZ_zero",
        "stbSLINE1b [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DAC0000ull,
        0x1FEC1FF0ull
    },
    {
        "stbS_u_aY_Is9_gZ",
        "stbSLINE1b.u [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA40000ull,
        0x1FEC0000ull
    },
    {
        "stbS_u_aY_Is9_gZ_line0_wide_imm_st",
        "stb.u [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA40000ull,
        0x1FFC0000ull
    },
    {
        "stbS_u_aY_Is9_gZ_st",
        "stb.u [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA40000ull,
        0x1FFC0000ull
    },
    {
        "stbS_u_aY_Is9_gZ_st_line",
        "stb.laddr.u [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DB40000ull,
        0x1FFC0000ull
    },
    {
        "stbS_u_aY_Is9_gZ_st_zero",
        "stbLINE1b.u [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA40000ull,
        0x1FEC1FF0ull
    },
    {
        "stbS_u_aY_Is9_gZ_zero",
        "stbSLINE1b.u [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1DA40000ull,
        0x1FEC1FF0ull
    },
    {
        "stb_Iu22_I8",
        "stb IM22R9, I8",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM22R9",
            "IM22R9",
            "I8",
            "I8_imp_bits__7_0_",
        },
        "",
        "",
        0x100000000000000ull,
        0x3F000001FFFFF00ull
    },
    {
        "stb_Iu22_gX",
        "stb IM22R14, GX",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x140000000000000ull,
        0x3FFFFF0FFC00000ull
    },
    {
        "stb_agX_Is9_I8",
        "stb [AXG]Is9ofst, imme8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Is9ofst",
            "Is9ofst_imp_bits__24_16_",
            "imme8",
            "imme8_imp_bits__7_0_",
        },
        "",
        "",
        0x840000000ull,
        0xFC000FF00ull
    },
    {
        "stb_agX_Is9_I8_zero",
        "stb [AXG], imme8",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "imme8",
            "imme8_imp_bits__7_0_",
        },
        "",
        "",
        0x840000000ull,
        0xFC1FFFF00ull
    },
    {
        "stb_agX_agY_gZ",
        "stb [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1FA00000ull,
        0x1FEC1E00ull
    },
    {
        "stb_agX_agY_gZ_AAsubAM",
        "stb [AXG]AAsubAMAYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1FAC0000ull,
        0x1FEC1E00ull
    },
    {
        "stb_gY_agXIs18",
        "stb [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7E0000000ull,
        0xFF8000000ull
    },
    {
        "stb_gY_agXIs18_zero",
        "stb [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7E0000000ull,
        0xFF803FFFFull
    },
    {
        "stb_gY_agX_Is18",
        "stb [AXG]IMs18R_LAB_18, GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7B0000000ull,
        0xFF8000000ull
    },
    {
        "stb_gY_agX_Is18_zero",
        "stb [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7B0000000ull,
        0xFF803FFFFull
    },
    {
        "stb_u_agX_agY_gZ",
        "stb.u [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x1FA40000ull,
        0x1FEC1E00ull
    },
    {
        "stb_u_gY_agXIs18",
        "stb.u [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7F0000000ull,
        0xFF8000000ull
    },
    {
        "stb_u_gY_agXIs18_zero",
        "stb.u [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7F0000000ull,
        0xFF803FFFFull
    },
    {
        "sthC_gY_agXIs18",
        "sthC [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7C0000000ull,
        0xFF8000000ull
    },
    {
        "sthC_gY_agXIs18_zero",
        "sthC [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7C0000000ull,
        0xFF803FFFFull
    },
    {
        "sthC_gY_agX_Is18",
        "sthC [AXG]IMs18R_LAB_18, GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x790000000ull,
        0xFF8000000ull
    },
    {
        "sthC_gY_agX_Is18_zero",
        "sthC [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x790000000ull,
        0xFF803FFFFull
    },
    {
        "sthC_gY_spIs21",
        "sthC [spIMs21R_LAB_21h], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7C8000000ull,
        0xFFA000000ull
    },
    {
        "sthC_gY_spIs21_sth",
        "sth [spIMs21R_LAB_21h], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7C8000000ull,
        0xFFA000000ull
    },
    {
        "sthC_gY_spIs21_sth_zero",
        "sth [sp], GY",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7C8000000ull,
        0xFFBC3FFFFull
    },
    {
        "sthC_gY_spIs21_zero",
        "sthC [sp], GY",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7C8000000ull,
        0xFFBC3FFFFull
    },
    {
        "sthC_gY_sp_Is21",
        "sthC [sp]IMs21R_LAB_21h, GY",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x798000000ull,
        0xFFA000000ull
    },
    {
        "sthC_gY_sp_Is21_sth",
        "sth [sp]IMs21R_LAB_21h, GY",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x798000000ull,
        0xFFA000000ull
    },
    {
        "sthC_gY_sp_Is21_sth_zero",
        "sth [sp], GY",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x798000000ull,
        0xFFBC3FFFFull
    },
    {
        "sthC_gY_sp_Is21_zero",
        "sthC [sp], GY",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x798000000ull,
        0xFFBC3FFFFull
    },
    {
        "sthC_u_gY_agXIs18",
        "sthC.u [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7D0000000ull,
        0xFF8000000ull
    },
    {
        "sthC_u_gY_agXIs18_zero",
        "sthC.u [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7D0000000ull,
        0xFF803FFFFull
    },
    {
        "sthC_u_gY_spIs21",
        "sthC.u [spIMs21R_LAB_21h], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7D8000000ull,
        0xFFA000000ull
    },
    {
        "sthC_u_gY_spIs21_sth",
        "sth.u [spIMs21R_LAB_21h], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IMs21R_LAB_21h",
            "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7D8000000ull,
        0xFFA000000ull
    },
    {
        "sthC_u_gY_spIs21_sth_zero",
        "sth.u [sp], GY",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7D8000000ull,
        0xFFBC3FFFFull
    },
    {
        "sthC_u_gY_spIs21_zero",
        "sthC.u [sp], GY",
        36,
        opC,
        0x210,
        0,
        "",
        "",
        "",
        "",
        {
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7D8000000ull,
        0xFFBC3FFFFull
    },
    {
        "sthS_u_agX_Is9_gZ",
        "sthSLINE1b.u [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA40000ull,
        0x1FEC0000ull
    },
    {
        "sthS_u_agX_Is9_gZ_line0_st",
        "sth.u [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA40000ull,
        0x1FFC0000ull
    },
    {
        "sthS_u_agX_Is9_gZ_line0_wide_imm_st",
        "sth.u [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA40000ull,
        0x1FFC0000ull
    },
    {
        "sthS_u_agX_Is9_gZ_st_zero",
        "sthLINE1b.u [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA40000ull,
        0x1FEC1FF0ull
    },
    {
        "sthS_u_agX_Is9_gZ_zero",
        "sthSLINE1b.u [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA40000ull,
        0x1FEC1FF0ull
    },
    {
        "sth_Iu21_I16",
        "sth IM21R9, I16",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM21R9",
            "IM21R9",
            "I16",
            "I16_imp_bits__15_0_",
        },
        "",
        "",
        0x110000000000000ull,
        0x3F000007FFF0000ull
    },
    {
        "sth_Iu21_I16_withBytes",
        "sth IM21R9, I16",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM21R9",
            "IM21R9",
            "I16",
            "I16_imp_bits__15_0_",
        },
        "",
        "",
        0x110000000000000ull,
        0x3F000007FFF0000ull
    },
    {
        "sth_Iu22_gX",
        "sth IM22R14, GX",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x150000000000000ull,
        0x3FFFFF0FFC00000ull
    },
    {
        "sth_agX_Is9_I16",
        "sth [AXG]Is9ofst, imme16",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "Is9ofst",
            "Is9ofst_imp_bits__24_16_",
            "imme16",
            "imme16_imp_bits__15_0_",
        },
        "",
        "",
        0x800000000ull,
        0xFC0000000ull
    },
    {
        "sth_agX_Is9_I16_zero",
        "sth [AXG], imme16",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__29_25_",
            "imme16",
            "imme16_imp_bits__15_0_",
        },
        "",
        "",
        0x800000000ull,
        0xFC1FF0000ull
    },
    {
        "sth_agX_agY_gZ",
        "sth [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFA00000ull,
        0x1FEC1E00ull
    },
    {
        "sth_agX_agY_gZ_minus",
        "sth [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFB00000ull,
        0x1FFC1E00ull
    },
    {
        "sth_agX_agY_gZ_unsign",
        "sth [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFA00000ull,
        0x1FFC1E00ull
    },
    {
        "sth_agX_agY_pi_gZ",
        "sth [AXG]AAsubAMAYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFAC0000ull,
        0x1FEC1E00ull
    },
    {
        "sth_agX_agY_pi_gZ_minus",
        "sth [AXG]-AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFBC0000ull,
        0x1FFC1E00ull
    },
    {
        "sth_agX_agY_pi_gZ_unsign",
        "sth [AXG]+AYG, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFAC0000ull,
        0x1FFC1E00ull
    },
    {
        "sth_agY_Is9_gZ",
        "sthSLINE1b [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA00000ull,
        0x1FEC0000ull
    },
    {
        "sth_agY_Is9_gZ_line0_wide_imm_st",
        "sth [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA00000ull,
        0x1FFC0000ull
    },
    {
        "sth_agY_Is9_gZ_st",
        "sth [AXGIs9ofst], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA00000ull,
        0x1FFC0000ull
    },
    {
        "sth_agY_Is9_gZ_st_zero",
        "sthLINE1b [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA00000ull,
        0x1FEC1FF0ull
    },
    {
        "sth_agY_Is9_gZ_zero",
        "sthSLINE1b [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDA00000ull,
        0x1FEC1FF0ull
    },
    {
        "sth_agY_u_Is9_gZ",
        "sthSLINE1b [AXG]Is9ofst, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDAC0000ull,
        0x1FEC0000ull
    },
    {
        "sth_agY_u_Is9_gZ_line0_wide_imm_st",
        "sth [AXG]Is9ofst, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDAC0000ull,
        0x1FFC0000ull
    },
    {
        "sth_agY_u_Is9_gZ_st",
        "sth [AXG]Is9ofst, GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "Is9ofst",
            "Is9ofst_imp_bits__12_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDAC0000ull,
        0x1FFC0000ull
    },
    {
        "sth_agY_u_Is9_gZ_st_zero",
        "sthLINE1b [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDAC0000ull,
        0x1FEC1FF0ull
    },
    {
        "sth_agY_u_Is9_gZ_zero",
        "sthSLINE1b [AXG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "LINE1b",
            "LINE1b_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xDAC0000ull,
        0x1FEC1FF0ull
    },
    {
        "sth_gY_agXIs18",
        "sth [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7C0000000ull,
        0xFF8000000ull
    },
    {
        "sth_gY_agXIs18_zero",
        "sth [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7C0000000ull,
        0xFF803FFFFull
    },
    {
        "sth_gY_agX_Is18",
        "sth [AXG]IMs18R_LAB_18, GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x790000000ull,
        0xFF8000000ull
    },
    {
        "sth_gY_agX_Is18_zero",
        "sth [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x790000000ull,
        0xFF803FFFFull
    },
    {
        "sth_u_agX_agY_gZ",
        "sth.u [AXGAAsubAMAYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AAsubAM",
            "AAsubAM_imp_bits__20_20_",
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFA40000ull,
        0x1FEC1E00ull
    },
    {
        "sth_u_agX_agY_gZ_minus",
        "sth.u [AXG-AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFB40000ull,
        0x1FFC1E00ull
    },
    {
        "sth_u_agX_agY_gZ_unsign",
        "sth.u [AXG+AYG], GZ",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__17_13_",
            "AYG",
            "AYG_imp_bits__8_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0xFA40000ull,
        0x1FFC1E00ull
    },
    {
        "sth_u_gY_agXIs18",
        "sth.u [AXGIMs18R_LAB_18], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
            "IMs18R_LAB_18",
            "IMs18R_LAB_18",
        },
        "",
        "",
        0x7D0000000ull,
        0xFF8000000ull
    },
    {
        "sth_u_gY_agXIs18_zero",
        "sth.u [AXG], GY",
        36,
        opC,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__26_22_",
            "GY",
            "GY_imp_bits__21_18_",
        },
        "",
        "",
        0x7D0000000ull,
        0xFF803FFFFull
    },
    {
        "stld_agX_agY",
        "stld [a0]A_subStAXG,  [a1]A_subLdAYG",
        19,
        opA,
        0x300,
        0,
        "",
        "",
        "",
        "",
        {
            "AXG",
            "AXG_imp_bits__14_10_",
            "AYG",
            "AYG_imp_bits__9_5_",
            "A_subSt",
            "A_subSt_imp_bits__4_4_",
            "A_subLd",
            "A_subLd_imp_bits__3_3_",
        },
        "",
        "",
        0x28003ull,
        0x78007ull
    },
    {
        "stld_laddr_Is9_aZ",
        "stld.laddr [a0]Is9ofst,  [a1]A_subLdA_ZShort",
        19,
        opA,
        0x300,
        0,
        "",
        "",
        "",
        "",
        {
            "Is9ofst",
            "Is9ofst_imp_bits__14_6_",
            "A_subLd",
            "A_subLd_imp_bits__5_5_",
            "A_ZShort",
            "A_ZShort_imp_bits__4_2_",
        },
        "",
        "",
        0x28001ull,
        0x78003ull
    },
    {
        "stld_laddr_Is9_aZ_zero",
        "stld.laddr [a0],  [a1]A_subLdA_ZShort",
        19,
        opA,
        0x300,
        0,
        "",
        "",
        "",
        "",
        {
            "A_subLd",
            "A_subLd_imp_bits__5_5_",
            "A_ZShort",
            "A_ZShort_imp_bits__4_2_",
        },
        "",
        "",
        0x28001ull,
        0x7FFC3ull
    },
    {
        "stld_laddr_aZ_Is9",
        "stld.laddr [a0]A_subStA_ZShort,  [a1]Is9ofst",
        19,
        opA,
        0x300,
        0,
        "",
        "",
        "",
        "",
        {
            "Is9ofst",
            "Is9ofst_imp_bits__14_6_",
            "A_subSt",
            "A_subSt_imp_bits__5_5_",
            "A_ZShort",
            "A_ZShort_imp_bits__4_2_",
        },
        "",
        "",
        0x28002ull,
        0x78003ull
    },
    {
        "stld_laddr_aZ_Is9_zero",
        "stld.laddr [a0]A_subStA_ZShort,  [a1]",
        19,
        opA,
        0x300,
        0,
        "",
        "",
        "",
        "",
        {
            "A_subSt",
            "A_subSt_imp_bits__5_5_",
            "A_ZShort",
            "A_ZShort_imp_bits__4_2_",
        },
        "",
        "",
        0x28002ull,
        0x7FFC3ull
    },
    {
        "stm",
        "stm [spIs16ofst], MASK_32",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "Is16ofst",
            "Is16ofst_imp_bits__47_32_",
            "MASK_32",
            "MASK_32_imp_bits__31_0_",
        },
        "",
        "",
        0xD0000000000000ull,
        0x3FF000000000000ull
    },
    {
        "stm_Iu4_AYG_Iu2",
        "stm [AYG]+VP_OFFSET, MASK_VP",
        29,
        opS,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "AYG",
            "AYG_imp_bits__17_13_",
            "MASK_VP",
            "MASK_VP_imp_bits__12_9_",
            "VP_OFFSET",
            "VP_OFFSET",
        },
        "",
        "",
        0xA4000Dull,
        0x1FFC01CFull
    },
    {
        "stm_sp_Is10_Iu5",
        "stm [spIs10ofst], MASK_RAG",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Is10ofst",
            "Is10ofst_imp_bits__14_5_",
            "MASK_RAG",
            "MASK_RAG_imp_bits__4_0_",
        },
        "",
        "",
        0x2C00000ull,
        0x1FFF8000ull
    },
    {
        "stm_sp_Is10_Iu5_zero",
        "stm [sp], MASK_RAG",
        29,
        opS,
        0x10,
        0,
        "",
        "",
        "",
        "",
        {
            "MASK_RAG",
            "MASK_RAG_imp_bits__4_0_",
        },
        "",
        "",
        0x2C00000ull,
        0x1FFFFFE0ull
    },
    {
        "stw_Iu20_I32",
        "stw IM20R9, IM32R11",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM20R9",
            "IM20R9",
            "IM32R11",
            "IM32R11",
        },
        "",
        "",
        0x120000000000000ull,
        0x3F0000000000000ull
    },
    {
        "stw_Iu20_I32_st_withBytes",
        "st IM20R9, IM32R11",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM20R9",
            "IM20R9",
            "IM32R11",
            "IM32R11",
        },
        "",
        "",
        0x120000000000000ull,
        0x3F0000000000000ull
    },
    {
        "stw_Iu20_I32_withBytes",
        "stw IM20R9, IM32R11",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "IM20R9",
            "IM20R9",
            "IM32R11",
            "IM32R11",
        },
        "",
        "",
        0x120000000000000ull,
        0x3F0000000000000ull
    },
    {
        "stw_Iu22_gX",
        "stw IM22R14, GX",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x160000000000000ull,
        0x3FFFFF0FFC00000ull
    },
    {
        "stw_Iu22_gX_st",
        "st IM22R14, GX",
        58,
        opD,
        0x200,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__35_32_",
            "IM22R14",
            "IM22R14",
        },
        "",
        "",
        0x160000000000000ull,
        0x3FFFFF0FFC00000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32",
        "subDUCC_FIELDCOND GX_SP, GY_SP, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__47_47_",
            "COND",
            "COND_imp_bits__43_40_",
            "GY_SP",
            "GY_SP_imp_bits__39_36_",
            "GX_SP",
            "GX_SP_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x92000000000000ull,
        0x3FF700000000000ull
    },
    {
        "subD_ucc_cond_gX_gY_I32_sub",
        "subUCC_FIELDCOND GX_SP, GY_SP, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__47_47_",
            "COND",
            "COND_imp_bits__43_40_",
            "GY_SP",
            "GY_SP_imp_bits__39_36_",
            "GX_SP",
            "GX_SP_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x92000000000000ull,
        0x3FF700000000000ull
    },
    {
        "subS_ucc_cc_gZ_gX_gY",
        "subSUCC_FIELDCOND GZ_SP, GX_SP, GY_SP",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY_SP",
            "GY_SP_imp_bits__11_8_",
            "GX_SP",
            "GX_SP_imp_bits__7_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0x6A00000ull,
        0x1FE0F000ull
    },
    {
        "subS_ucc_s_gZ_Is16",
        "subSUCC_FIELD.s GZ_SP, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD500000ull,
        0x1FD00000ull
    },
    {
        "subS_ucc_s_gZ_Is16_sub",
        "subUCC_FIELD GZ_SP, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD500000ull,
        0x1FD00000ull
    },
    {
        "subS_ucc_s_gZ_Is16_sub_s",
        "subUCC_FIELD.s GZ_SP, Is16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Is16",
            "Is16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD500000ull,
        0x1FD00000ull
    },
    {
        "subS_ucc_z_gZ_Iu16",
        "subSUCC_FIELD.z GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD400000ull,
        0x1FD00000ull
    },
    {
        "subS_ucc_z_gZ_Iu16_sub",
        "subUCC_FIELD GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD400000ull,
        0x1FD00000ull
    },
    {
        "subS_ucc_z_gZ_Iu16_sub_z",
        "subUCC_FIELD.z GZ_SP, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__21_21_",
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0xD400000ull,
        0x1FD00000ull
    },
    {
        "sub_aX_aY_aZ",
        "sub AX, AY, AZ",
        19,
        opA,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AX",
            "AX_imp_bits__14_10_",
            "AY",
            "AY_imp_bits__9_5_",
            "AZ",
            "AZ_imp_bits__4_0_",
        },
        "",
        "",
        0x48000ull,
        0x78000ull
    },
    {
        "sub_cc_gZ_gX_gY",
        "subUCC_FIELDCOND GZ_SP, GX_SP, GY_SP",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "UCC_FIELD",
            "UCC_FIELD_imp_bits__20_20_",
            "COND",
            "COND_imp_bits__19_16_",
            "GY_SP",
            "GY_SP_imp_bits__11_8_",
            "GX_SP",
            "GX_SP_imp_bits__7_4_",
            "GZ_SP",
            "GZ_SP_imp_bits__3_0_",
        },
        "",
        "",
        0x6A00000ull,
        0x1FE0F000ull
    },
    {
        "sum1_gZ_gX",
        "sum1 GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7A40000ull,
        0x1FFFFF00ull
    },
    {
        "swbreak",
        "swbreak",
        1,
        opX,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "swbreak_HI",
        "swbreak_HI",
        1,
        opX,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "swbreak_LO",
        "swbreak_LO",
        1,
        opX,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x1ull
    },
    {
        "wr_even_fft3",
        "wr.even|fft3",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0x7ull
    },
    {
        "wr_fft7_fft2",
        "wr.fft7|fft2",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x7ull,
        0x7ull
    },
    {
        "wr_fftn_fft1",
        "wr.fftn|fft1",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x7ull
    },
    {
        "wr_fn1_fft6",
        "wr.fn1|fft6",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x3ull,
        0x7ull
    },
    {
        "wr_fn_fft5",
        "wr.fn|fft5",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x4ull,
        0x7ull
    },
    {
        "wr_hlinecplx",
        "wr.hlinecplx",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x7ull
    },
    {
        "wr_nop",
        "wr_nop",
        3,
        opVwr,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x0ull,
        0x7ull
    },
    {
        "wr_straight_fft4",
        "wr.straight|fft4",
        3,
        opVwr,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0x7ull
    },
    {
        "xorD_gX_gY_I32",
        "xorDCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x9B000000000000ull,
        0x3FFF00000000000ull
    },
    {
        "xorD_gX_gY_I32_xor_cc_gX_gY_I32",
        "xorCOND GX, GY, IM32R11",
        58,
        opD,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__43_40_",
            "GY",
            "GY_imp_bits__39_36_",
            "GX",
            "GX_imp_bits__35_32_",
            "IM32R11",
            "IM32R11_imp_bits__31_0_",
        },
        "",
        "",
        0x9B000000000000ull,
        0x3FFF00000000000ull
    },
    {
        "xorS_gX_Iu16",
        "xorS GX, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x5000000ull,
        0x1FF00000ull
    },
    {
        "xorS_gX_Iu16_xor",
        "xor GX, Iu16",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "Iu16",
            "Iu16_imp_bits__19_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x5000000ull,
        0x1FF00000ull
    },
    {
        "xor_VPz_VPx_VPy",
        "xor VPZ, VPX, VPY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "VPX",
            "VPX_imp_bits__9_8_",
            "VPY",
            "VPY_imp_bits__7_6_",
            "VPZ",
            "VPZ_imp_bits__5_4_",
        },
        "",
        "",
        0x500000Dull,
        0x1FFFFC0Full
    },
    {
        "xor_cc_gZ_gX_gY",
        "xorCOND GZ, GX, GY",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GY",
            "GY_imp_bits__11_8_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7200000ull,
        0x1FF0F000ull
    },
    {
        "xtrm_aY",
        "xtrm AY",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__8_4_",
        },
        "",
        "",
        0x4C00ull,
        0x1FE0Full
    },
    {
        "xtrm_aY_gX",
        "xtrm AY, GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AY",
            "AY_imp_bits__8_4_",
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x4E00ull,
        0x1FE00ull
    },
    {
        "xtrm_gX",
        "xtrm GX",
        17,
        opB,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "GX",
            "GX_imp_bits__3_0_",
        },
        "",
        "",
        0x4A00ull,
        0x1FFF0ull
    },
    {
        "zextb_cc_gZ_gX",
        "zextbCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7400D00ull,
        0x1FF0FF00ull
    },
    {
        "zexth_cc_gZ_gX",
        "zexthCOND GZ, GX",
        29,
        opS,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "COND",
            "COND_imp_bits__19_16_",
            "GX",
            "GX_imp_bits__7_4_",
            "GZ",
            "GZ_imp_bits__3_0_",
        },
        "",
        "",
        0x7400C00ull,
        0x1FF0FF00ull
    },
};


FieldEntry InstrDscDB::vcpu3_fields[] =
{
    {
        FieldEntry::TABLE,
        "AAsubAM_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__14_10_",
        "",
        0,
        5,
        { 14, 13, 12, 11, 10, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__17_13_",
        "",
        0,
        5,
        { 17, 16, 15, 14, 13, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__26_22_",
        "",
        0,
        5,
        { 26, 25, 24, 23, 22, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__27_23_",
        "",
        0,
        5,
        { 27, 26, 25, 24, 23, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__29_25_",
        "",
        0,
        5,
        { 29, 28, 27, 26, 25, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__51_47_",
        "",
        0,
        5,
        { 51, 50, 49, 48, 47, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AXG_imp_bits__9_5_",
        "",
        0,
        5,
        { 9, 8, 7, 6, 5, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AX_imp_bits__14_10_",
        "",
        0,
        5,
        { 14, 13, 12, 11, 10, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AX_imp_bits__25_21_",
        "",
        0,
        5,
        { 25, 24, 23, 22, 21, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AX_imp_bits__30_26_",
        "",
        0,
        5,
        { 30, 29, 28, 27, 26, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AX_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__17_13_",
        "",
        0,
        5,
        { 17, 16, 15, 14, 13, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__22_18_",
        "",
        0,
        5,
        { 22, 21, 20, 19, 18, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__7_3_",
        "",
        0,
        5,
        { 7, 6, 5, 4, 3, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__8_4_",
        "",
        0,
        5,
        { 8, 7, 6, 5, 4, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AYG_imp_bits__9_5_",
        "",
        0,
        5,
        { 9, 8, 7, 6, 5, },
        32,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AY_imp_bits__17_13_",
        "",
        0,
        5,
        { 17, 16, 15, 14, 13, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AY_imp_bits__30_26_",
        "",
        0,
        5,
        { 30, 29, 28, 27, 26, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AY_imp_bits__8_4_",
        "",
        0,
        5,
        { 8, 7, 6, 5, 4, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AY_imp_bits__9_5_",
        "",
        0,
        5,
        { 9, 8, 7, 6, 5, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AZ_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "a0" },
            { 13, "a1" },
            { 14, "a2" },
            { 15, "a3" },
            { 16, "a4" },
            { 17, "a5" },
            { 18, "a6" },
            { 19, "a7" },
            { 20, "a8" },
            { 21, "a9" },
            { 22, "a10" },
            { 23, "a11" },
            { 24, "a12" },
            { 25, "a13" },
            { 26, "a14" },
            { 27, "a15" },
            { 28, "a16" },
            { 29, "a17" },
            { 30, "a18" },
            { 31, "a19" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_RANGE_imp_bits__29_28_",
        "",
        0,
        2,
        { 29, 28, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_ZShort_imp_bits__4_2_",
        "",
        0,
        3,
        { 4, 3, 2, },
        8,
        {
            { 0, "a4" },
            { 1, "a5" },
            { 2, "a6" },
            { 3, "a7" },
            { 4, "a8" },
            { 5, "a9" },
            { 6, "a10" },
            { 7, "a11" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "A_fft_size",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_line",
        "",
        0,
        1,
        { 9, },
        2,
        {
            { 0, "" },
            { 1, ".laddr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_sub",
        "",
        0,
        1,
        { 4, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_subLd_imp_bits__3_3_",
        "",
        0,
        1,
        { 3, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_subLd_imp_bits__5_5_",
        "",
        0,
        1,
        { 5, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_subSt_imp_bits__4_4_",
        "",
        0,
        1,
        { 4, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "A_subSt_imp_bits__5_5_",
        "",
        0,
        1,
        { 5, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "BIT_AREGS",
        "",
        0,
        1,
        { 21, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "BIT_REORDER_imp_bits__3_3_",
        "",
        0,
        1,
        { 3, },
        2,
        {
            { 0, "" },
            { 1, ".br" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "B_INSTR_CNT",
        "",
        0,
        5,
        { 9, 8, 7, 6, 5, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "B_line",
        "",
        0,
        1,
        { 10, },
        2,
        {
            { 0, "" },
            { 1, ".laddr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "B_sub",
        "",
        0,
        1,
        { 10, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "B_xline",
        "",
        0,
        1,
        { 7, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Bl_c_reg",
        "",
        0,
        8,
        { 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_AUprec_imp_bits__10_10_x_1_0_",
        "",
        0,
        3,
        { 10, 1, 0, },
        8,
        {
            { 0, "padd" },
            { 1, "f24" },
            { 2, "single" },
            { 3, "double" },
            { 4, "reserved" },
            { 5, "paddF24" },
            { 6, "paddSingle" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_S0prec",
        "",
        0,
        2,
        { 3, 2, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_S1prec",
        "",
        0,
        2,
        { 5, 4, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_S2prec",
        "",
        0,
        2,
        { 7, 6, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_Vprec",
        "",
        0,
        2,
        { 9, 8, },
        4,
        {
            { 0, "half_fixed" },
            { 1, "half" },
            { 2, "single" },
            { 3, "double" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_cgu_reg",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "dl_sc_x" },
            { 1, "dl_sc_y" },
            { 2, "ul_sc_x" },
            { 3, "ul_sc_y" },
            { 4, "ul_sc_short" },
            { 5, "ovsf_num" },
            { 6, "gold_x1" },
            { 7, "gold_x2" },
            { 8, "ovsf_dl_sc_y" },
            { 9, "ovsf_dl_sc_y_bak" },
            { 10, "dl_sc_x_bak" },
            { 11, "vd_ts_d" },
            { 12, "vd_qs_d" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_even",
        "",
        0,
        1,
        { 8, },
        2,
        {
            { 0, "all" },
            { 1, "even" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Bs_ipg",
        "",
        0,
        2,
        { 6, 5, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_lt_mode",
        "",
        0,
        5,
        { 10, 9, 8, 7, 6, },
        40,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "R4l1" },
            { 5, "R4l2" },
            { 6, "R4l4" },
            { 7, "R4l8" },
            { 8, "R5l1" },
            { 9, "R5l2" },
            { 10, "R5l4" },
            { 11, "R5l8" },
            { 12, "R4R5l1" },
            { 12, "R4R5R6l1" },
            { 13, "R4R5l2" },
            { 13, "R4R5R6l2" },
            { 14, "R4R5l4" },
            { 14, "R4R5R6l4" },
            { 15, "R4R5l8" },
            { 15, "R4R5R6l8" },
            { 16, "reserved" },
            { 17, "reserved" },
            { 18, "reserved" },
            { 19, "reserved" },
            { 20, "R6l1" },
            { 21, "R6l2" },
            { 22, "R6l4" },
            { 23, "R6l8" },
            { 24, "R7l1" },
            { 25, "R7l2" },
            { 26, "R7l4" },
            { 27, "R7l8" },
            { 28, "R6R7l1" },
            { 28, "R4R5R7l1" },
            { 29, "R6R7l2" },
            { 29, "R4R5R7l2" },
            { 30, "R6R7l4" },
            { 30, "R4R5R7l4" },
            { 31, "R6R7l8" },
            { 31, "R4R5R7l8" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_min",
        "",
        0,
        1,
        { 9, },
        2,
        {
            { 0, "max" },
            { 1, "min" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Bs_rpg",
        "",
        0,
        2,
        { 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_rt_mode",
        "",
        0,
        6,
        { 5, 4, 3, 2, 1, 0, },
        72,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "R0r1" },
            { 9, "R0r2" },
            { 10, "R0r4" },
            { 11, "R0r8" },
            { 12, "reserved" },
            { 13, "R0rND1" },
            { 14, "R0rND4" },
            { 15, "R0rND2" },
            { 16, "R1r1" },
            { 17, "R1r2" },
            { 18, "R1r4" },
            { 19, "R1r8" },
            { 20, "reserved" },
            { 21, "R1rND1" },
            { 22, "R1rND4" },
            { 23, "R1rND2" },
            { 24, "R0R1r1" },
            { 24, "R0R1R2r1" },
            { 25, "R0R1r2" },
            { 25, "R0R1R2r2" },
            { 26, "R0R1r4" },
            { 26, "R0R1R2r4" },
            { 27, "R0R1r8" },
            { 27, "R0R1R2r8" },
            { 28, "reserved" },
            { 29, "R0R1rND1" },
            { 30, "R0R1rND4" },
            { 31, "R0R1rND2" },
            { 32, "reserved" },
            { 33, "reserved" },
            { 34, "reserved" },
            { 35, "reserved" },
            { 36, "reserved" },
            { 37, "reserved" },
            { 38, "reserved" },
            { 39, "reserved" },
            { 40, "R2r1" },
            { 41, "R2r2" },
            { 42, "R2r4" },
            { 43, "R2r8" },
            { 44, "reserved" },
            { 45, "R2rND1" },
            { 46, "R2rND4" },
            { 47, "R2rND2" },
            { 48, "R3r1" },
            { 49, "R3r2" },
            { 50, "R3r4" },
            { 51, "R3r8" },
            { 52, "reserved" },
            { 53, "R3rND1" },
            { 54, "R3rND4" },
            { 55, "R3rND2" },
            { 56, "R2R3r1" },
            { 56, "R0R1R3r1" },
            { 57, "R2R3r2" },
            { 57, "R0R1R3r2" },
            { 58, "R2R3r4" },
            { 58, "R0R1R3r4" },
            { 59, "R2R3r8" },
            { 59, "R0R1R3r8" },
            { 60, "reserved" },
            { 61, "R2R3rND1" },
            { 62, "R2R3rND4" },
            { 63, "R2R3rND2" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Bs_signed",
        "",
        0,
        1,
        { 10, },
        2,
        {
            { 0, "unsigned" },
            { 1, "signed" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "CGU_MODE_OVSF_CONJ_imp_bits__10_0_",
        "",
        0,
        11,
        { 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "COND_imp_bits__19_16_",
        "",
        0,
        4,
        { 19, 18, 17, 16, },
        22,
        {
            { 0, "" },
            { 0, ".al" },
            { 1, ".cs" },
            { 1, ".lo" },
            { 2, ".vs" },
            { 3, ".hi" },
            { 4, ".eq" },
            { 4, ".clr" },
            { 5, ".ge" },
            { 6, ".gt" },
            { 7, ".pl" },
            { 8, ".mi" },
            { 9, ".le" },
            { 10, ".lt" },
            { 11, ".ne" },
            { 11, ".set" },
            { 12, ".ls" },
            { 13, ".vc" },
            { 14, ".cc" },
            { 14, ".hs" },
            { 15, ".nv" },
            { 15, ".xc" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "COND_imp_bits__43_40_",
        "",
        0,
        4,
        { 43, 42, 41, 40, },
        22,
        {
            { 0, "" },
            { 0, ".al" },
            { 1, ".cs" },
            { 1, ".lo" },
            { 2, ".vs" },
            { 3, ".hi" },
            { 4, ".eq" },
            { 4, ".clr" },
            { 5, ".ge" },
            { 6, ".gt" },
            { 7, ".pl" },
            { 8, ".mi" },
            { 9, ".le" },
            { 10, ".lt" },
            { 11, ".ne" },
            { 11, ".set" },
            { 12, ".ls" },
            { 13, ".vc" },
            { 14, ".cc" },
            { 14, ".hs" },
            { 15, ".nv" },
            { 15, ".xc" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "CREG_ADDR_FIELD_imp_bits__11_4_",
        "",
        0,
        8,
        { 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_BEGIN",
        "",
        0,
        11,
        { 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_END",
        "",
        0,
        11,
        { 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_INSTR_CNT",
        "",
        0,
        10,
        { 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_ITER_CNT",
        "",
        0,
        16,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "C_ITER_CNT_SHORT_imp_bits__10_0_",
        "",
        0,
        11,
        { 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "C_au",
        "",
        0,
        4,
        { 28, 27, 26, 25, },
        12,
        {
            { 0, "reserved" },
            { 1, ".au_az" },
            { 2, "reserved" },
            { 3, ".au_naz" },
            { 4, "reserved" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, ".au_ap" },
            { 9, ".au_an" },
            { 10, ".au_nap" },
            { 11, ".au_nan" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "C_cc",
        "",
        0,
        4,
        { 28, 27, 26, 25, },
        21,
        {
            { 0, "" },
            { 0, ".al" },
            { 1, ".cs" },
            { 1, ".lo" },
            { 2, ".vs" },
            { 3, ".hi" },
            { 4, ".eq" },
            { 4, ".clr" },
            { 5, ".ge" },
            { 6, ".gt" },
            { 7, ".pl" },
            { 8, ".mi" },
            { 9, ".le" },
            { 10, ".lt" },
            { 11, ".ne" },
            { 11, ".set" },
            { 12, ".ls" },
            { 13, ".vc" },
            { 14, ".cc" },
            { 14, ".hs" },
            { 15, ".nv" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DSEX",
        "",
        0,
        1,
        { 51, },
        2,
        {
            { 0, "" },
            { 1, ".s" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DSIZE",
        "",
        0,
        2,
        { 53, 52, },
        3,
        {
            { 0, "b" },
            { 1, "h" },
            { 2, "w" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_IMAGis16",
        "",
        0,
        16,
        { 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_REALis16",
        "",
        0,
        16,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::TABLE,
        "D_nco_mode",
        "",
        0,
        2,
        { 51, 50, },
        3,
        {
            { 0, "normal" },
            { 1, "singles" },
            { 2, "radix2" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rS0is11",
        "",
        0,
        11,
        { 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rS0iu11",
        "",
        0,
        11,
        { 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rS1is11",
        "",
        0,
        11,
        { 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rS1iu11",
        "",
        0,
        11,
        { 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rS2is11",
        "",
        0,
        11,
        { 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rS2iu11",
        "",
        0,
        11,
        { 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rStis3",
        "",
        0,
        3,
        { 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rStiu3",
        "",
        0,
        3,
        { 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "D_rVis11",
        "",
        0,
        11,
        { 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "D_rViu11",
        "",
        0,
        11,
        { 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GXYZT_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0:g1:g2:g3" },
            { 1, "g1:g2:g3:g4" },
            { 2, "g2:g3:g4:g5" },
            { 3, "g3:g4:g5:g6" },
            { 4, "g4:g5:g6:g7" },
            { 5, "g5:g6:g7:g8" },
            { 6, "g6:g7:g8:g9" },
            { 7, "g7:g8:g9:g10" },
            { 8, "g8:g9:g10:g11" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GXY_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0:g1" },
            { 1, "g1:g2" },
            { 2, "g2:g3" },
            { 3, "g3:g4" },
            { 4, "g4:g5" },
            { 5, "g5:g6" },
            { 6, "g6:g7" },
            { 7, "g7:g8" },
            { 8, "g8:g9" },
            { 9, "g9:g10" },
            { 10, "g10:g11" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_SP_H_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "H" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_SP_NZVC_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "cc" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_SP_imp_bits__35_32_",
        "",
        0,
        4,
        { 35, 34, 33, 32, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_SP_imp_bits__39_36_",
        "",
        0,
        4,
        { 39, 38, 37, 36, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_SP_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_SP_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_imp_bits__21_18_",
        "",
        0,
        4,
        { 21, 20, 19, 18, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_imp_bits__35_32_",
        "",
        0,
        4,
        { 35, 34, 33, 32, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_imp_bits__39_36_",
        "",
        0,
        4,
        { 39, 38, 37, 36, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GX_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_SP_H_imp_bits__11_8_",
        "",
        0,
        4,
        { 11, 10, 9, 8, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "H" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_SP_imp_bits__11_8_",
        "",
        0,
        4,
        { 11, 10, 9, 8, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_SP_imp_bits__39_36_",
        "",
        0,
        4,
        { 39, 38, 37, 36, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_imp_bits__11_8_",
        "",
        0,
        4,
        { 11, 10, 9, 8, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_imp_bits__21_18_",
        "",
        0,
        4,
        { 21, 20, 19, 18, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_imp_bits__39_36_",
        "",
        0,
        4,
        { 39, 38, 37, 36, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GY_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GZ_SP_NZVC_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "cc" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GZ_SP_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "sp" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GZ_imp_bits__11_8_",
        "",
        0,
        4,
        { 11, 10, 9, 8, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GZ_imp_bits__21_18_",
        "",
        0,
        4,
        { 21, 20, 19, 18, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "GZ_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "g0" },
            { 1, "g1" },
            { 2, "g2" },
            { 3, "g3" },
            { 4, "g4" },
            { 5, "g5" },
            { 6, "g6" },
            { 7, "g7" },
            { 8, "g8" },
            { 9, "g9" },
            { 10, "g10" },
            { 11, "g11" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "I16_imp_bits__15_0_",
        "",
        0,
        16,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "I8_imp_bits__7_0_",
        "",
        0,
        8,
        { 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM19R4",
        "",
        0,
        19,
        { 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_VSPA_HW_LO_19", 4, 19,
        false
    },
    {
        FieldEntry::IMM,
        "IM19R5",
        "",
        0,
        19,
        { 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_VSPA_HW_HI_19", 5, 19,
        false
    },
    {
        FieldEntry::IMM,
        "IM19sR13_imp_bits__18_0_",
        "",
        0,
        19,
        { 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_LAB_S_19", 25, 19,
        true
    },
    {
        FieldEntry::IMM,
        "IM20R14",
        "",
        2,
        20,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_SP_LO_20", 14, 20,
        false
    },
    {
        FieldEntry::IMM,
        "IM20R15",
        "",
        2,
        20,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_SP_HI_20", 15, 20,
        false
    },
    {
        FieldEntry::IMM,
        "IM20R9",
        "",
        2,
        20,
        { 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, },
        0,
        {
        },
        "R_VSPA_DMEM_20", 26, 20,
        false
    },
    {
        FieldEntry::IMM,
        "IM21R9",
        "",
        1,
        21,
        { 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, },
        0,
        {
        },
        "R_VSPA_DMEM_21", 27, 21,
        false
    },
    {
        FieldEntry::IMM,
        "IM22R13",
        "",
        0,
        22,
        { 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_LAB_22", 13, 22,
        false
    },
    {
        FieldEntry::IMM,
        "IM22R14",
        "",
        0,
        22,
        { 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_B_VSPA_DMEM_22", 28, 22,
        false
    },
    {
        FieldEntry::IMM,
        "IM22R9",
        "",
        0,
        22,
        { 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, },
        0,
        {
        },
        "R_VSPA_DMEM_22", 29, 22,
        false
    },
    {
        FieldEntry::IMM,
        "IM32R11",
        "",
        0,
        32,
        { 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_LAB_32", 11, 32,
        true
    },
    {
        FieldEntry::IMM,
        "IM32R11_imp_bits__31_0_",
        "",
        0,
        32,
        { 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_LAB_32", 11, 32,
        true
    },
    {
        FieldEntry::IMM,
        "IMs18R_LAB_18",
        "",
        0,
        18,
        { 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_LAB_18", 30, 18,
        true
    },
    {
        FieldEntry::IMM,
        "IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0_",
        "",
        0,
        21,
        { 17, 25, 24, 23, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_LAB_21", 31, 21,
        true
    },
    {
        FieldEntry::IMM,
        "IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0_",
        "",
        0,
        21,
        { 17, 24, 23, 22, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_LAB_21_H", 32, 21,
        true
    },
    {
        FieldEntry::IMM,
        "Is10ofst_imp_bits__13_4_",
        "",
        0,
        10,
        { 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is10ofst_imp_bits__14_5_",
        "",
        0,
        10,
        { 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is11_imp_bits__10_0_",
        "",
        0,
        11,
        { 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is11_imp_bits__13_3_",
        "",
        0,
        11,
        { 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is15ofst_imp_bits__46_32_",
        "",
        0,
        15,
        { 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16_imp_bits__15_0_",
        "",
        0,
        16,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16ofst_imp_bits__15_0_",
        "",
        0,
        16,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16ofst_imp_bits__47_32_",
        "",
        0,
        16,
        { 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is16u_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is32_imp_bits__31_0_",
        "",
        0,
        32,
        { 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is5ofst_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is5ofst_imp_bits__8_4_",
        "",
        0,
        5,
        { 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is6ofst_imp_bits__8_3_",
        "",
        0,
        6,
        { 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is6ofst_imp_bits__9_4_",
        "",
        0,
        6,
        { 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is9_imp_bits__8_0_",
        "",
        0,
        9,
        { 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is9ofst_imp_bits__12_4_",
        "",
        0,
        9,
        { 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is9ofst_imp_bits__14_6_",
        "",
        0,
        9,
        { 14, 13, 12, 11, 10, 9, 8, 7, 6, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is9ofst_imp_bits__24_16_",
        "",
        0,
        9,
        { 24, 23, 22, 21, 20, 19, 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Is9ofst_imp_bits__8_0_",
        "",
        0,
        9,
        { 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "Iu11_imp_bits__10_0_",
        "",
        0,
        11,
        { 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu11_imp_bits__13_3_",
        "",
        0,
        11,
        { 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu12_imp_bits__11_0_",
        "",
        0,
        12,
        { 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu16_imp_bits__19_4_",
        "",
        0,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu16_imp_bits__49_34_",
        "",
        0,
        16,
        { 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu2X_imp_bits__11_10_",
        "",
        0,
        2,
        { 11, 10, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu2Y_imp_bits__9_8_",
        "",
        0,
        2,
        { 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu2_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu4_imp_bits__11_8_",
        "",
        0,
        4,
        { 11, 10, 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu4_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu4_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu4_imp_bits__8_5_",
        "",
        0,
        4,
        { 8, 7, 6, 5, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu5_imp_bits__12_8_",
        "",
        0,
        5,
        { 12, 11, 10, 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu5_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu5_imp_bits__7_3_",
        "",
        0,
        5,
        { 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu6_imp_bits__5_0_",
        "",
        0,
        6,
        { 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu8_imp_bits__23_16_",
        "",
        0,
        8,
        { 23, 22, 21, 20, 19, 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu9_imp_bits__16_8_",
        "",
        0,
        9,
        { 16, 15, 14, 13, 12, 11, 10, 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "Iu9_imp_bits__47_39_",
        "",
        0,
        9,
        { 47, 46, 45, 44, 43, 42, 41, 40, 39, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LI25R8",
        "",
        2,
        25,
        { 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_PMEM_25", 8, 25,
        false
    },
    {
        FieldEntry::IMM,
        "LI25R8ofst",
        "",
        2,
        25,
        { 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "R_VSPA_PMEM_25_OFST", 7, 25,
        true
    },
    {
        FieldEntry::TABLE,
        "LINE1b_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "" },
            { 1, ".laddr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LLR_MODE_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        4,
        {
            { 0, ".llr4" },
            { 1, ".llr4half" },
            { 2, ".llr8" },
            { 3, ".llr8half" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "MASK_16_imp_bits__15_0_",
        "",
        0,
        16,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "MASK_32_imp_bits__31_0_",
        "",
        0,
        32,
        { 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "MASK_RAG",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "reserved" },
            { 1, "rSt" },
            { 2, "rV" },
            { 3, "rV,rSt" },
            { 4, "rS2" },
            { 5, "rS2,rSt" },
            { 6, "rS2,rV" },
            { 7, "rS2,rV,rSt" },
            { 8, "rS1" },
            { 9, "rS1,rSt" },
            { 10, "rS1,rV" },
            { 11, "rS1,rV,rSt" },
            { 12, "rS1,rS2" },
            { 13, "rS1,rS2,rSt" },
            { 14, "rS1,rS2,rV" },
            { 15, "rS1,rS2,rV,rSt" },
            { 16, "rS0" },
            { 17, "rS0,rSt" },
            { 18, "rS0,rV" },
            { 19, "rS0,rV,rSt" },
            { 20, "rS0,rS2" },
            { 21, "rS0,rS2,rSt" },
            { 22, "rS0,rS2,rV" },
            { 23, "rS0,rS2,rV,rSt" },
            { 24, "rS0,rS1" },
            { 25, "rS0,rS1,rSt" },
            { 26, "rS0,rS1,rV" },
            { 27, "rS0,rS1,rV,rSt" },
            { 28, "rS0,rS1,rS2" },
            { 29, "rS0,rS1,rS2,rSt" },
            { 30, "rS0,rS1,rS2,rV" },
            { 31, "rS0,rS1,rS2,rV,rSt" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "MASK_RAG_imp_bits__4_0_",
        "",
        0,
        5,
        { 4, 3, 2, 1, 0, },
        32,
        {
            { 0, "reserved" },
            { 1, "rSt" },
            { 2, "rV" },
            { 3, "rV,rSt" },
            { 4, "rS2" },
            { 5, "rS2,rSt" },
            { 6, "rS2,rV" },
            { 7, "rS2,rV,rSt" },
            { 8, "rS1" },
            { 9, "rS1,rSt" },
            { 10, "rS1,rV" },
            { 11, "rS1,rV,rSt" },
            { 12, "rS1,rS2" },
            { 13, "rS1,rS2,rSt" },
            { 14, "rS1,rS2,rV" },
            { 15, "rS1,rS2,rV,rSt" },
            { 16, "rS0" },
            { 17, "rS0,rSt" },
            { 18, "rS0,rV" },
            { 19, "rS0,rV,rSt" },
            { 20, "rS0,rS2" },
            { 21, "rS0,rS2,rSt" },
            { 22, "rS0,rS2,rV" },
            { 23, "rS0,rS2,rV,rSt" },
            { 24, "rS0,rS1" },
            { 25, "rS0,rS1,rSt" },
            { 26, "rS0,rS1,rV" },
            { 27, "rS0,rS1,rV,rSt" },
            { 28, "rS0,rS1,rS2" },
            { 29, "rS0,rS1,rS2,rSt" },
            { 30, "rS0,rS1,rS2,rV" },
            { 31, "rS0,rS1,rS2,rV,rSt" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "MASK_VP_ALL_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        16,
        {
            { 0, "reserved" },
            { 1, "VP0" },
            { 2, "VP1" },
            { 3, "VP0,VP1" },
            { 4, "VP2" },
            { 5, "VP0,VP2" },
            { 6, "VP1,VP2" },
            { 7, "VP0,VP1,VP2" },
            { 8, "VP3" },
            { 9, "VP0,VP3" },
            { 10, "VP1,VP3" },
            { 11, "VP0,VP1,VP3" },
            { 12, "VP2,VP3" },
            { 13, "VP0,VP2,VP3" },
            { 14, "VP1,VP2,VP3" },
            { 15, "VP0,VP1,VP2,VP3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "MASK_VP_imp_bits__12_9_",
        "",
        0,
        4,
        { 12, 11, 10, 9, },
        16,
        {
            { 0, "reserved" },
            { 1, "VP0" },
            { 2, "VP1" },
            { 3, "VP0,VP1" },
            { 4, "VP2" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "VP3" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "VP2,VP3" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "VP0,VP1,VP2,VP3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "RFdes_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        8,
        {
            { 0, "R0" },
            { 1, "R1" },
            { 2, "R2" },
            { 3, "R3" },
            { 4, "R4" },
            { 5, "R5" },
            { 6, "R6" },
            { 7, "R7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RS0_4b_imp_bits__3_0_",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RS0_4b_imp_bits__6_3_",
        "",
        0,
        4,
        { 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RS1_3b_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RS1_3b_imp_bits__5_3_",
        "",
        0,
        3,
        { 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RS1_4b_imp_bits__10_7_",
        "",
        0,
        4,
        { 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RS1_4b_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RS2_3b_imp_bits__10_8_",
        "",
        0,
        3,
        { 10, 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RS2_3b_imp_bits__13_11_",
        "",
        0,
        3,
        { 13, 12, 11, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RST_3b_imp_bits__10_8_",
        "",
        0,
        3,
        { 10, 9, 8, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RST_3b_imp_bits__13_11_",
        "",
        0,
        3,
        { 13, 12, 11, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RV_4b_imp_bits__10_7_",
        "",
        0,
        4,
        { 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RV_4b_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "RX_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        8,
        {
            { 0, "R0" },
            { 1, "R1" },
            { 2, "R2" },
            { 3, "R3" },
            { 4, "R4" },
            { 5, "R5" },
            { 6, "R6" },
            { 7, "R7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "RY_imp_bits__5_3_",
        "",
        0,
        3,
        { 5, 4, 3, },
        8,
        {
            { 0, "R0" },
            { 1, "R1" },
            { 2, "R2" },
            { 3, "R3" },
            { 4, "R4" },
            { 5, "R5" },
            { 6, "R6" },
            { 7, "R7" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_CONJ",
        "",
        0,
        1,
        { 12, },
        2,
        {
            { 0, "" },
            { 1, "S0conj" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_MODE",
        "",
        0,
        4,
        { 3, 2, 1, 0, },
        21,
        {
            { 0, "S0nop" },
            { 1, "S0hlinecplx" },
            { 2, "S0hword" },
            { 3, "S0i1r1i1r1" },
            { 4, "S0i1i1r1r1" },
            { 5, "S0straight" },
            { 6, "S0real1" },
            { 6, "S0fft4" },
            { 7, "S0zeros" },
            { 7, "S0fft5" },
            { 8, "S0group2nr" },
            { 8, "S0fftn" },
            { 9, "S0group2nc" },
            { 9, "S0fft3" },
            { 10, "S0word" },
            { 10, "S0fft2" },
            { 11, "S0fft1" },
            { 12, "S0abs" },
            { 13, "reserved" },
            { 14, "S0cplx1" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S0_SIGN",
        "",
        0,
        1,
        { 13, },
        2,
        {
            { 0, "" },
            { 1, "S0chs" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S1_MODE",
        "",
        0,
        5,
        { 8, 7, 6, 5, 4, },
        32,
        {
            { 0, "S1nop" },
            { 1, "S1hlinecplx" },
            { 2, "S1i2i1r2r1" },
            { 3, "S1qline" },
            { 4, "S1straight" },
            { 5, "reserved" },
            { 6, "S1cplx1" },
            { 7, "S1real1" },
            { 8, "S1r2c" },
            { 9, "S1r2c_conj" },
            { 10, "S1real_conj" },
            { 11, "S1nco" },
            { 12, "S1r2c_im0" },
            { 13, "S1cplx_conj" },
            { 14, "S1r2c_re0" },
            { 15, "reserved" },
            { 16, "S1cgu_hlinecplx" },
            { 17, "reserved" },
            { 18, "S1cgu_i2i1r2r1" },
            { 19, "reserved" },
            { 20, "S1cgu_straight" },
            { 21, "reserved" },
            { 22, "reserved" },
            { 23, "S1zeros" },
            { 24, "S1interp2nr" },
            { 25, "S1interp2nc" },
            { 26, "reserved" },
            { 27, "reserved" },
            { 28, "S1cgu_r2c_im0" },
            { 29, "reserved" },
            { 30, "S1cgu_r2c_re0" },
            { 31, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "S2_MODE",
        "",
        0,
        3,
        { 11, 10, 9, },
        14,
        {
            { 0, "S2nop" },
            { 1, "S2hlinecplx" },
            { 2, "S2real1" },
            { 2, "S2fft4" },
            { 3, "S2zeros" },
            { 3, "S2fft5" },
            { 4, "S2i1r1i1r1" },
            { 4, "S2fftn" },
            { 5, "S2i1i2r1r2" },
            { 5, "S2fft3" },
            { 6, "S2cplx1" },
            { 6, "S2fft2" },
            { 7, "S2straight" },
            { 7, "S2fft1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UCC_FIELD_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "" },
            { 1, ".ucc" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UCC_FIELD_imp_bits__21_21_",
        "",
        0,
        1,
        { 21, },
        2,
        {
            { 0, "" },
            { 1, ".ucc" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UCC_FIELD_imp_bits__47_47_",
        "",
        0,
        1,
        { 47, },
        2,
        {
            { 0, "" },
            { 1, ".ucc" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "UNSIGN_SIGN_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "" },
            { 1, ".s" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "VPC_VPA",
        "",
        0,
        3,
        { 6, 5, 4, },
        8,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, ".vpnz" },
            { 3, ".vpz" },
            { 4, ".uvp" },
            { 5, "reserved" },
            { 6, ".uvp.vpnz" },
            { 7, ".uvp.vpz" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "VPC_VPA_imp_bits__10_8_",
        "",
        0,
        3,
        { 10, 9, 8, },
        8,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, ".vpnz" },
            { 3, ".vpz" },
            { 4, ".uvp" },
            { 5, "reserved" },
            { 6, ".uvp.vpnz" },
            { 7, ".uvp.vpz" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "VPRegPair_imp_bits__0_0_",
        "",
        0,
        1,
        { 0, },
        2,
        {
            { 0, "VP[1:0]" },
            { 1, "VP[3:2]" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "VPRegPair_imp_bits__4_4_",
        "",
        0,
        1,
        { 4, },
        2,
        {
            { 0, "VP[1:0]" },
            { 1, "VP[3:2]" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "VPX_imp_bits__9_8_",
        "",
        0,
        2,
        { 9, 8, },
        4,
        {
            { 0, "VP0" },
            { 1, "VP1" },
            { 2, "VP2" },
            { 3, "VP3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "VPY_imp_bits__7_6_",
        "",
        0,
        2,
        { 7, 6, },
        4,
        {
            { 0, "VP0" },
            { 1, "VP1" },
            { 2, "VP2" },
            { 3, "VP3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "VPZ_imp_bits__5_4_",
        "",
        0,
        2,
        { 5, 4, },
        4,
        {
            { 0, "VP0" },
            { 1, "VP1" },
            { 2, "VP2" },
            { 3, "VP3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "VP_OFFSET",
        "",
        0,
        2,
        { 5, 4, },
        4,
        {
            { 0, "0" },
            { 1, "1" },
            { 2, "2" },
            { 3, "4" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "XTRM_VALUE_INDEX_imp_bits__6_6_",
        "",
        0,
        1,
        { 6, },
        2,
        {
            { 0, "index" },
            { 1, "value" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "Z_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "" },
            { 1, ".z" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "imme16_imp_bits__15_0_",
        "",
        0,
        16,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "imme8_imp_bits__7_0_",
        "",
        0,
        8,
        { 7, 6, 5, 4, 3, 2, 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "nco_conj_imp_bits__32_32_",
        "",
        0,
        1,
        { 32, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opA_imp_bits__42_24_",
        "",
        0,
        19,
        { 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opB_imp_bits__59_43_",
        "",
        0,
        17,
        { 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opC_imp_bits__59_24_",
        "",
        0,
        36,
        { 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, },
        0,
        {
        },
        "R_VSPA_LAB_18", 30, 18,
        false
    },
    {
        FieldEntry::IMM,
        "opD_imp_bits__59_2_",
        "",
        0,
        58,
        { 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "R_B_VSPA_DMEM_22", 28, 22,
        false
    },
    {
        FieldEntry::IMM,
        "opS_HI_imp_bits__59_31_",
        "",
        0,
        29,
        { 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, },
        0,
        {
        },
        "R_VSPA_HW_HI_19", 5, 19,
        false
    },
    {
        FieldEntry::IMM,
        "opS_LO_imp_bits__30_2_",
        "",
        0,
        29,
        { 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, },
        0,
        {
        },
        "R_VSPA_HW_LO_19", 4, 19,
        false
    },
    {
        FieldEntry::IMM,
        "opVau_imp_bits__5_2_",
        "",
        0,
        4,
        { 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVld_imp_bits__18_12_",
        "",
        0,
        7,
        { 18, 17, 16, 15, 14, 13, 12, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVp_imp_bits__26_24_x_5_2_",
        "",
        0,
        7,
        { 26, 25, 24, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVp_imp_bits__53_51_x_5_2_",
        "",
        0,
        7,
        { 53, 52, 51, 5, 4, 3, 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVrol_imp_bits__19_19_",
        "",
        0,
        1,
        { 19, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVror_imp_bits__20_20_",
        "",
        0,
        1,
        { 20, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVs0_imp_bits__21_21_",
        "",
        0,
        1,
        { 21, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVs1_imp_bits__22_22_",
        "",
        0,
        1,
        { 22, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVs2_imp_bits__23_23_",
        "",
        0,
        1,
        { 23, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVsauDot_imp_bits__8_6_",
        "",
        0,
        3,
        { 8, 7, 6, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVsau_imp_bits__8_6_",
        "",
        0,
        3,
        { 8, 7, 6, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opVwr_imp_bits__11_9_",
        "",
        0,
        3,
        { 11, 10, 9, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opX_HI_imp_bits__61_61_",
        "",
        0,
        1,
        { 61, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opX_LO_imp_bits__60_60_",
        "",
        0,
        1,
        { 60, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "opZ_imp_bits__1_0_",
        "",
        0,
        2,
        { 1, 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "rX_imp_bits__14_12_",
        "",
        0,
        3,
        { 14, 13, 12, },
        8,
        {
            { 0, "rSt" },
            { 1, "rV" },
            { 2, "rS2" },
            { 3, "rS1" },
            { 4, "rS0" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "rX_imp_bits__2_0_",
        "",
        0,
        3,
        { 2, 1, 0, },
        8,
        {
            { 0, "rSt" },
            { 1, "rV" },
            { 2, "rS2" },
            { 3, "rS1" },
            { 4, "rS0" },
            { 5, "reserved" },
            { 6, "reserved" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "sex_imp_bits__22_22_",
        "",
        0,
        1,
        { 22, },
        2,
        {
            { 0, "" },
            { 1, ".s" },
        },
        "", 0, 0,
        false
    },
};


size_t InstrDscDB::vcpu3_numof_instructions = sizeof( vcpu3_instructions ) / sizeof( vcpu3_instructions[0] );
size_t InstrDscDB::vcpu3_numof_fields       = sizeof( vcpu3_fields       ) / sizeof( vcpu3_fields[0] );
DAsmInstruction InstrDscDB::ippu3_instructions[] =
{
    {
        "add_aX_Is8",
        "add AA, IM8s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xE0080078ull,
        0xE00FFFF8ull
    },
    {
        "add_aX_mY",
        "add AA, MM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "MM",
            "MM",
            "AA",
            "AA",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x70080078ull,
        0xFF8FFFF8ull
    },
    {
        "add_cb_aX_Is8",
        "add.cb AA, IM8s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s",
            "IM8s_imp_bits__28_21_",
            "AA",
            "AA",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xE0000078ull,
        0xE00FFFF8ull
    },
    {
        "add_cb_aX_mY",
        "add.cb AA, MM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "MM",
            "MM",
            "AA",
            "AA",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x70000078ull,
        0xFF8FFFF8ull
    },
    {
        "clr_Rx",
        "clr CLR_DST",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "CLR_DST",
            "CLR_DST_imp_bits__6_3_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x4F000000ull,
        0xFF000000ull
    },
    {
        "clr_all",
        "clr all",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x4F000078ull,
        0xFF000078ull
    },
    {
        "clr_mask_all",
        "clr.mask.all",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x44000000ull,
        0xFF000000ull
    },
    {
        "clr_mask_bit",
        "clr.mask IM12",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12",
            "IM12_imp_bits__15_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x41000000ull,
        0xFF000000ull
    },
    {
        "cmp_bit",
        "cmp.bit IM12s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12s",
            "IM12s_imp_bits__15_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x40000000ull,
        0xFF000000ull
    },
    {
        "done",
        "done",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x8000000ull,
        0xF8000000ull
    },
    {
        "jmp",
        "jmpCC IM16R16",
        32,
        UNKNOWN,
        0x4,
        0,
        "",
        "",
        "",
        "",
        {
            "CC",
            "CC",
            "IM16R16",
            "IM16R16",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10000000ull,
        0xF8C00000ull
    },
    {
        "jsr",
        "jsrCC IM16R16",
        32,
        UNKNOWN,
        0x14,
        0,
        "",
        "",
        "",
        "",
        {
            "CC",
            "CC",
            "IM16R16",
            "IM16R16",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10400000ull,
        0xF8C00000ull
    },
    {
        "ld_aX_Is5",
        "ldIPPU_VCPU [AA]IM5s_ofst, ELEM_OFFSET, LD_MODE, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LD_MODE",
            "LD_MODE_imp_bits__28_26_",
            "IM5s_ofst",
            "IM5s_ofst_imp_bits__25_21_",
            "AA",
            "AA",
            "IPPU_VCPU",
            "IPPU_VCPU",
            "ELEM_OFFSET",
            "ELEM_OFFSET",
            "WR_OFFSET",
            "WR_OFFSET",
            "LATCH_MODE",
            "LATCH_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xC0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_Is8",
        "ldIPPU_VCPU [AA]IM8s_ofst, ELEM_OFFSET, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s_ofst",
            "IM8s_ofst_imp_bits__28_21_",
            "AA",
            "AA",
            "IPPU_VCPU",
            "IPPU_VCPU",
            "ELEM_OFFSET",
            "ELEM_OFFSET",
            "WR_OFFSET",
            "WR_OFFSET",
            "LATCH_MODE",
            "LATCH_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xE0000000ull,
        0xE0000000ull
    },
    {
        "ld_aX_iY_Is4",
        "ldIPPU_VCPU [AA+IY]IM4s_ofst, ELEM_OFFSET, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IY",
            "IY_imp_bits__25_25_",
            "IM4s_ofst",
            "IM4s_ofst_imp_bits__24_21_",
            "AA",
            "AA",
            "IPPU_VCPU",
            "IPPU_VCPU",
            "ELEM_OFFSET",
            "ELEM_OFFSET",
            "WR_OFFSET",
            "WR_OFFSET",
            "LATCH_MODE",
            "LATCH_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xD8000000ull,
        0xFC000000ull
    },
    {
        "ld_aX_mX",
        "ldIPPU_VCPU [AA]PLUS_MINUSMM, ELEM_OFFSET, LD_MODE, WR_OFFSET, LATCH_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LD_MODE",
            "LD_MODE_imp_bits__26_24_",
            "PLUS_MINUS",
            "PLUS_MINUS",
            "MM",
            "MM",
            "AA",
            "AA",
            "IPPU_VCPU",
            "IPPU_VCPU",
            "ELEM_OFFSET",
            "ELEM_OFFSET",
            "WR_OFFSET",
            "WR_OFFSET",
            "LATCH_MODE",
            "LATCH_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x70000000ull,
        0xF8200000ull
    },
    {
        "ld_arg_asX_Iu6",
        "ldARG_IPPU_VCPU AS, IM6",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__25_24_",
            "ARG_IPPU_VCPU",
            "ARG_IPPU_VCPU",
            "IM6",
            "IM6_imp_bits__9_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x50000000ull,
        0xFCF7FC08ull
    },
    {
        "ld_index_aX_Is9",
        "ldIDX_IPPU_VCPU [AM]IM9s_ofst",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AM",
            "AM",
            "IDX_IPPU_VCPU",
            "IDX_IPPU_VCPU",
            "IM9s_ofst",
            "IM9s_ofst_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7C000000ull,
        0xFFC70000ull
    },
    {
        "ld_index_aX_mX",
        "ldIDX_IPPU_VCPU [AM]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS",
            "MM",
            "MM",
            "AM",
            "AM",
            "IDX_IPPU_VCPU",
            "IDX_IPPU_VCPU",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7E000000ull,
        0xFF07FFF8ull
    },
    {
        "ld_mask_aX_Is9",
        "ldMASK_IPPU_VCPU [AM]IM9s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AM",
            "AM",
            "MASK_IPPU_VCPU",
            "MASK_IPPU_VCPU",
            "IM9s",
            "IM9s_imp_bits__15_7_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x78000000ull,
        0xFFC70000ull
    },
    {
        "ld_mask_aX_mX",
        "ldMASK_IPPU_VCPU [AM]PLUS_MINUSMM",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS",
            "MM",
            "MM",
            "AM",
            "AM",
            "MASK_IPPU_VCPU",
            "MASK_IPPU_VCPU",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7A000000ull,
        0xFF07FFF8ull
    },
    {
        "ld_vinx_aX_Is9",
        "ldVINX_IPPU_VCPU [AM]IM9s_ofst,  IV_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AM",
            "AM",
            "VINX_IPPU_VCPU",
            "VINX_IPPU_VCPU",
            "IM9s_ofst",
            "IM9s_ofst_imp_bits__15_7_",
            "IV_MODE",
            "IV_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7D000000ull,
        0xFFC70060ull
    },
    {
        "ld_vinx_aX_mX",
        "ldVINX_IPPU_VCPU [AM]PLUS_MINUSMM, IV_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "PLUS_MINUS",
            "PLUS_MINUS",
            "MM",
            "MM",
            "AM",
            "AM",
            "VINX_IPPU_VCPU",
            "VINX_IPPU_VCPU",
            "IV_MODE",
            "IV_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x7F000000ull,
        0xFF07FFE0ull
    },
    {
        "loop_begin_0",
        "loop_begin 0",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x2ull,
        0x7ull
    },
    {
        "loop_begin_1",
        "loop_begin 1",
        8,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x6ull,
        0x7ull
    },
    {
        "loop_end_0",
        "loop_end 0",
        3,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x1ull,
        0x7ull
    },
    {
        "loop_end_1",
        "loop_end 1",
        8,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
        },
        "",
        "",
        0x5ull,
        0x7ull
    },
    {
        "mv_ippu_reg",
        "mv DST_REG, SRC_REG",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DST_REG",
            "DST_REG_imp_bits__25_22_",
            "SRC_REG",
            "SRC_REG_imp_bits__21_18_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x54000000ull,
        0xFC000000ull
    },
    {
        "mv_ippu_reg_Is19_mX",
        "mv DST_REG_MX, IM19sR17",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DST_REG_MX",
            "DST_REG_MX_imp_bits__22_22_",
            "IM19sR17",
            "IM19sR17_imp_bits__3_3_x_21_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x60800000ull,
        0xFF800000ull
    },
    {
        "mv_ippu_reg_Is19_non_mX",
        "mv DST_REG_NON_MX, IM19sR17",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DST_REG_NON_MX",
            "DST_REG_NON_MX_imp_bits__25_22_",
            "IM19sR17",
            "IM19sR17_imp_bits__3_3_x_21_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x60000000ull,
        0xFC000000ull
    },
    {
        "nop",
        "nop",
        32,
        UNKNOWN,
        0x40,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x0ull,
        0xF8000000ull
    },
    {
        "rts",
        "rtsCC",
        32,
        UNKNOWN,
        0x24,
        0,
        "",
        "",
        "",
        "",
        {
            "CC",
            "CC",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x10C00000ull,
        0xF8CFFFF8ull
    },
    {
        "set_br_aX_mode",
        "set.br AA, BR_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AA",
            "AA",
            "BR_MODE",
            "BR_MODE_imp_bits__7_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x5C000000ull,
        0xFE000000ull
    },
    {
        "set_dr_config",
        "set.dr.config DIGIT_INDEX, IM3, IM11",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DIGIT_INDEX",
            "DIGIT_INDEX_imp_bits__23_20_",
            "IM3",
            "IM3_imp_bits__18_16_",
            "IM11",
            "IM11_imp_bits__14_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x58000000ull,
        0xFE000000ull
    },
    {
        "set_dr_radix",
        "set.dr.radix DIGIT_INDEX, RADIX, IM11",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "DIGIT_INDEX",
            "DIGIT_INDEX_imp_bits__23_20_",
            "RADIX",
            "RADIX_imp_bits__18_16_",
            "IM11",
            "IM11_imp_bits__14_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x5A000000ull,
        0xFE000000ull
    },
    {
        "set_er",
        "set.er ER_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ER_MODE",
            "ER_MODE_imp_bits__7_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x5E000000ull,
        0xFE000000ull
    },
    {
        "set_loop",
        "set.loop LOOP_AS_IMM, AS, SET_LOOP_INDEX, (IM8 + 1)",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_AS_IMM",
            "LOOP_AS_IMM_imp_bits__26_26_",
            "SET_LOOP_INDEX",
            "SET_LOOP_INDEX_imp_bits__23_23_",
            "IM8",
            "IM8_imp_bits__11_4_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
            "AS",
            "AS_imp_bits__25_24_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
        },
        "",
        "",
        0x18000000ull,
        0xF8000000ull
    },
    {
        "set_loop_Iu1_asX",
        "set.loop SET_LOOP_INDEX, AS",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__25_24_",
            "SET_LOOP_INDEX",
            "SET_LOOP_INDEX_imp_bits__23_23_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
        },
        "",
        "",
        0x1C000000ull,
        0xFC000FF0ull
    },
    {
        "set_mask_all",
        "set.mask.all",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x45000000ull,
        0xFF000000ull
    },
    {
        "set_mask_bit",
        "set.mask IM12",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM12",
            "IM12_imp_bits__15_4_",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x42000000ull,
        0xFF000000ull
    },
    {
        "set_range_aY_asA_Is19",
        "set.range AA, AS, IM19s",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS",
            "AS_imp_bits__25_24_",
            "IM19s",
            "IM19s_imp_bits__22_21_x_19_3_",
            "AA",
            "AA",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x68000000ull,
        0xFC000000ull
    },
    {
        "set_range_aY_asA_asB",
        "set.range AA, AS, AS2",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "AS2",
            "AS2_imp_bits__23_22_",
            "AA",
            "AA",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
            "AS",
            "AS_imp_bits__25_24_",
        },
        "",
        "",
        0x6C000000ull,
        0xFC000000ull
    },
    {
        "st_aX_Is5",
        "stIPPU_VCPU [AA]IM5s_ofst, ELEM_OFFSET, ST_MODE, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ST_MODE",
            "ST_MODE_imp_bits__28_26_",
            "IM5s_ofst",
            "IM5s_ofst_imp_bits__25_21_",
            "AA",
            "AA",
            "IPPU_VCPU",
            "IPPU_VCPU",
            "ELEM_OFFSET",
            "ELEM_OFFSET",
            "RD_OFFSET",
            "RD_OFFSET",
            "WRITE_MODE",
            "WRITE_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000040ull,
        0xE0000040ull
    },
    {
        "st_aX_Is8",
        "stIPPU_VCPU [AA]IM8s_ofst, ELEM_OFFSET, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IM8s_ofst",
            "IM8s_ofst_imp_bits__28_21_",
            "AA",
            "AA",
            "IPPU_VCPU",
            "IPPU_VCPU",
            "ELEM_OFFSET",
            "ELEM_OFFSET",
            "RD_OFFSET",
            "RD_OFFSET",
            "WRITE_MODE",
            "WRITE_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xA0000000ull,
        0xE0000040ull
    },
    {
        "st_aX_iY_Is4",
        "stIPPU_VCPU [AA+IY]IM4s_ofst, ELEM_OFFSET, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "IY",
            "IY_imp_bits__25_25_",
            "IM4s_ofst",
            "IM4s_ofst_imp_bits__24_21_",
            "AA",
            "AA",
            "IPPU_VCPU",
            "IPPU_VCPU",
            "ELEM_OFFSET",
            "ELEM_OFFSET",
            "RD_OFFSET",
            "RD_OFFSET",
            "WRITE_MODE",
            "WRITE_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0xB8000040ull,
        0xFC000040ull
    },
    {
        "st_aX_mX",
        "stIPPU_VCPU [AA]PLUS_MINUSMM, ELEM_OFFSET, ST_MODE, RD_OFFSET, WRITE_MODE",
        32,
        UNKNOWN,
        0x0,
        0,
        "",
        "",
        "",
        "",
        {
            "ST_MODE",
            "ST_MODE_imp_bits__28_26_",
            "PLUS_MINUS",
            "PLUS_MINUS",
            "MM",
            "MM",
            "AA",
            "AA",
            "IPPU_VCPU",
            "IPPU_VCPU",
            "ELEM_OFFSET",
            "ELEM_OFFSET",
            "RD_OFFSET",
            "RD_OFFSET",
            "WRITE_MODE",
            "WRITE_MODE",
            "LOOP_INDEX",
            "LOOP_INDEX_imp_bits__2_2_",
            "LOOP_START",
            "LOOP_START_imp_bits__1_1_",
            "LOOP_END",
            "LOOP_END_imp_bits__0_0_",
        },
        "",
        "",
        0x80000040ull,
        0xE0000040ull
    },
};


FieldEntry InstrDscDB::ippu3_fields[] =
{
    {
        FieldEntry::TABLE,
        "AA",
        "",
        0,
        1,
        { 20, },
        2,
        {
            { 0, "a0" },
            { 1, "a1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AM",
        "",
        0,
        2,
        { 21, 20, },
        4,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "a2" },
            { 3, "a3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "ARG_IPPU_VCPU",
        "",
        0,
        1,
        { 19, },
        4,
        {
            { 0, ".arg.ippu" },
            { 0, ".ippu" },
            { 1, ".arg.vcpu" },
            { 1, ".vcpu" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS2_imp_bits__23_22_",
        "",
        0,
        2,
        { 23, 22, },
        4,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "AS_imp_bits__25_24_",
        "",
        0,
        2,
        { 25, 24, },
        4,
        {
            { 0, "as0" },
            { 1, "as1" },
            { 2, "as2" },
            { 3, "as3" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "BR_MODE_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        26,
        {
            { 0, "mode0" },
            { 0, "fft32" },
            { 1, "mode1" },
            { 1, "fft64" },
            { 2, "mode2" },
            { 2, "fft128" },
            { 3, "mode3" },
            { 3, "fft256" },
            { 4, "mode4" },
            { 4, "fft512" },
            { 5, "mode5" },
            { 5, "fft1024" },
            { 6, "mode6" },
            { 6, "fft2048" },
            { 7, "mode7" },
            { 7, "fft4096" },
            { 8, "mode8" },
            { 8, "fft8192" },
            { 9, "mode9" },
            { 9, "fft16384" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "CC",
        "",
        0,
        2,
        { 21, 20, },
        4,
        {
            { 0, "reserved" },
            { 1, ".z" },
            { 2, ".nz" },
            { 3, "" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "CLR_DST_imp_bits__6_3_",
        "",
        0,
        4,
        { 6, 5, 4, 3, },
        65,
        {
            { 0, "reserved" },
            { 1, "r0" },
            { 2, "r1" },
            { 3, "r0,r1" },
            { 3, "r1,r0" },
            { 4, "r2" },
            { 5, "r0,r2" },
            { 5, "r2,r0" },
            { 6, "r1,r2" },
            { 6, "r2,r1" },
            { 7, "r0,r1,r2" },
            { 7, "r0,r2,r1" },
            { 7, "r1,r0,r2" },
            { 7, "r1,r2,r0" },
            { 7, "r2,r0,r1" },
            { 7, "r2,r1,r0" },
            { 8, "r3" },
            { 9, "r0,r3" },
            { 9, "r3,r0" },
            { 10, "r1,r3" },
            { 10, "r3,r1" },
            { 11, "r0,r1,r3" },
            { 11, "r0,r3,r1" },
            { 11, "r1,r0,r3" },
            { 11, "r1,r3,r0" },
            { 11, "r3,r0,r1" },
            { 11, "r3,r1,r0" },
            { 12, "r2,r3" },
            { 12, "r3,r2" },
            { 13, "r0,r2,r3" },
            { 13, "r0,r3,r2" },
            { 13, "r2,r0,r3" },
            { 13, "r2,r3,r0" },
            { 13, "r3,r0,r2" },
            { 13, "r3,r2,r0" },
            { 14, "r1,r2,r3" },
            { 14, "r1,r3,r2" },
            { 14, "r2,r1,r3" },
            { 14, "r2,r3,r1" },
            { 14, "r3,r1,r2" },
            { 14, "r3,r2,r1" },
            { 15, "r0,r1,r2,r3" },
            { 15, "r0,r1,r3,r2" },
            { 15, "r0,r2,r1,r3" },
            { 15, "r0,r2,r3,r1" },
            { 15, "r0,r3,r1,r2" },
            { 15, "r0,r3,r2,r1" },
            { 15, "r1,r0,r2,r3" },
            { 15, "r1,r0,r3,r2" },
            { 15, "r1,r2,r0,r3" },
            { 15, "r1,r2,r3,r0" },
            { 15, "r1,r3,r0,r2" },
            { 15, "r1,r3,r2,r0" },
            { 15, "r2,r0,r1,r3" },
            { 15, "r2,r0,r3,r1" },
            { 15, "r2,r1,r0,r3" },
            { 15, "r2,r1,r3,r0" },
            { 15, "r2,r3,r0,r1" },
            { 15, "r2,r3,r1,r0" },
            { 15, "r3,r0,r1,r2" },
            { 15, "r3,r0,r2,r1" },
            { 15, "r3,r1,r0,r2" },
            { 15, "r3,r1,r2,r0" },
            { 15, "r3,r2,r0,r1" },
            { 15, "r3,r2,r1,r0" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DIGIT_INDEX_imp_bits__23_20_",
        "",
        0,
        4,
        { 23, 22, 21, 20, },
        16,
        {
            { 0, "reserved" },
            { 1, "1" },
            { 2, "2" },
            { 3, "3" },
            { 4, "4" },
            { 5, "5" },
            { 6, "6" },
            { 7, "7" },
            { 8, "8" },
            { 9, "9" },
            { 10, "10" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DST_REG_MX_imp_bits__22_22_",
        "",
        0,
        1,
        { 22, },
        2,
        {
            { 0, "m0" },
            { 1, "m1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DST_REG_NON_MX_imp_bits__25_22_",
        "",
        0,
        4,
        { 25, 24, 23, 22, },
        16,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "reserved" },
            { 3, "reserved" },
            { 4, "as0" },
            { 5, "as1" },
            { 6, "as2" },
            { 7, "as3" },
            { 8, "vindx_ptr" },
            { 9, "a2" },
            { 10, "a3" },
            { 11, "r_rd_ptr" },
            { 12, "r_wr_ptr" },
            { 13, "elem_mask_ptr" },
            { 14, "mem_elem_rd_ptr" },
            { 15, "mem_elem_wr_ptr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "DST_REG_imp_bits__25_22_",
        "",
        0,
        4,
        { 25, 24, 23, 22, },
        16,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "m0" },
            { 3, "m1" },
            { 4, "as0" },
            { 5, "as1" },
            { 6, "as2" },
            { 7, "as3" },
            { 8, "vindx_ptr" },
            { 9, "a2" },
            { 10, "a3" },
            { 11, "r_rd_ptr" },
            { 12, "r_wr_ptr" },
            { 13, "elem_mask_ptr" },
            { 14, "mem_elem_rd_ptr" },
            { 15, "mem_elem_wr_ptr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "ELEM_OFFSET",
        "",
        0,
        3,
        { 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::TABLE,
        "ER_MODE_imp_bits__7_4_",
        "",
        0,
        4,
        { 7, 6, 5, 4, },
        16,
        {
            { 0, "reserved" },
            { 1, "reserved" },
            { 2, "reserved" },
            { 3, "er64" },
            { 4, "er32" },
            { 5, "er16" },
            { 6, "reserved" },
            { 7, "reserved" },
            { 8, "reserved" },
            { 9, "reserved" },
            { 10, "reserved" },
            { 11, "reserved" },
            { 12, "reserved" },
            { 13, "reserved" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "IDX_IPPU_VCPU",
        "",
        0,
        1,
        { 19, },
        2,
        {
            { 0, ".index.ippu" },
            { 1, ".index.vcpu" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM11_imp_bits__14_4_",
        "",
        0,
        11,
        { 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM12_imp_bits__15_4_",
        "",
        0,
        12,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM12s_imp_bits__15_4_",
        "",
        0,
        12,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM16R16",
        "",
        2,
        16,
        { 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_IPPU_PRAM_16", 16, 16,
        false
    },
    {
        FieldEntry::IMM,
        "IM19sR17_imp_bits__3_3_x_21_4_",
        "",
        0,
        19,
        { 3, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "R_IPPU_DMEM_19", 17, 19,
        true
    },
    {
        FieldEntry::IMM,
        "IM19s_imp_bits__22_21_x_19_3_",
        "",
        0,
        19,
        { 22, 21, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM3_imp_bits__18_16_",
        "",
        0,
        3,
        { 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM4s_ofst_imp_bits__24_21_",
        "",
        0,
        4,
        { 24, 23, 22, 21, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM5s_ofst_imp_bits__25_21_",
        "",
        0,
        5,
        { 25, 24, 23, 22, 21, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM6_imp_bits__9_4_",
        "",
        0,
        6,
        { 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM8_imp_bits__11_4_",
        "",
        0,
        8,
        { 11, 10, 9, 8, 7, 6, 5, 4, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "IM8s_imp_bits__28_21_",
        "",
        0,
        8,
        { 28, 27, 26, 25, 24, 23, 22, 21, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM8s_ofst_imp_bits__28_21_",
        "",
        0,
        8,
        { 28, 27, 26, 25, 24, 23, 22, 21, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM9s_imp_bits__15_7_",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "IM9s_ofst_imp_bits__15_7_",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::TABLE,
        "IPPU_VCPU",
        "",
        0,
        1,
        { 19, },
        2,
        {
            { 0, ".ippu" },
            { 1, ".vcpu" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "IV_MODE",
        "",
        0,
        2,
        { 4, 3, },
        4,
        {
            { 0, "reserved" },
            { 1, "e32" },
            { 2, "e64" },
            { 3, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "IY_imp_bits__25_25_",
        "",
        0,
        1,
        { 25, },
        2,
        {
            { 0, "i0" },
            { 1, "i1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LATCH_MODE",
        "",
        0,
        4,
        { 6, 5, 4, 3, },
        20,
        {
            { 0, "normal" },
            { 1, "e256" },
            { 2, "e128" },
            { 3, "e64" },
            { 4, "e32" },
            { 5, "e16" },
            { 6, "e8" },
            { 7, "e4" },
            { 8, "L2H" },
            { 8, "l2h" },
            { 9, "H2L" },
            { 9, "h2l" },
            { 10, "L2L" },
            { 10, "l2l" },
            { 11, "H2H" },
            { 11, "h2h" },
            { 12, "brmr" },
            { 13, "er" },
            { 14, "reserved" },
            { 15, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LD_MODE_imp_bits__26_24_",
        "",
        0,
        3,
        { 26, 25, 24, },
        8,
        {
            { 0, "normal" },
            { 1, "br" },
            { 2, "dr" },
            { 3, "br_dr" },
            { 4, "vindirect" },
            { 5, "ind" },
            { 6, "ri" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LD_MODE_imp_bits__28_26_",
        "",
        0,
        3,
        { 28, 27, 26, },
        8,
        {
            { 0, "normal" },
            { 1, "br" },
            { 2, "dr" },
            { 3, "br_dr" },
            { 4, "vindirect" },
            { 5, "ind" },
            { 6, "ri" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "LOOP_AS_IMM_imp_bits__26_26_",
        "",
        0,
        1,
        { 26, },
        2,
        {
            { 0, "imm" },
            { 1, "as" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_END_imp_bits__0_0_",
        "",
        0,
        1,
        { 0, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_INDEX_imp_bits__2_2_",
        "",
        0,
        1,
        { 2, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "LOOP_START_imp_bits__1_1_",
        "",
        0,
        1,
        { 1, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "MASK_IPPU_VCPU",
        "",
        0,
        1,
        { 19, },
        2,
        {
            { 0, ".mask.ippu" },
            { 1, ".mask.vcpu" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "MM",
        "",
        0,
        1,
        { 22, },
        2,
        {
            { 0, "m0" },
            { 1, "m1" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "PLUS_MINUS",
        "",
        0,
        1,
        { 23, },
        2,
        {
            { 0, "+" },
            { 1, "-" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RADIX_imp_bits__18_16_",
        "",
        0,
        3,
        { 18, 17, 16, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "RD_OFFSET",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
    {
        FieldEntry::IMM,
        "SET_LOOP_INDEX_imp_bits__23_23_",
        "",
        0,
        1,
        { 23, },
        0,
        {
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "SRC_REG_imp_bits__21_18_",
        "",
        0,
        4,
        { 21, 20, 19, 18, },
        16,
        {
            { 0, "a0" },
            { 1, "a1" },
            { 2, "m0" },
            { 3, "m1" },
            { 4, "as0" },
            { 5, "as1" },
            { 6, "as2" },
            { 7, "as3" },
            { 8, "vindx_ptr" },
            { 9, "a2" },
            { 10, "a3" },
            { 11, "r_rd_ptr" },
            { 12, "r_wr_ptr" },
            { 13, "elem_mask_ptr" },
            { 14, "mem_elem_rd_ptr" },
            { 15, "mem_elem_wr_ptr" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "ST_MODE_imp_bits__28_26_",
        "",
        0,
        3,
        { 28, 27, 26, },
        8,
        {
            { 0, "normal" },
            { 1, "br" },
            { 2, "dr" },
            { 3, "br_dr" },
            { 4, "reserved" },
            { 5, "indirect" },
            { 6, "ri" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "VINX_IPPU_VCPU",
        "",
        0,
        1,
        { 19, },
        2,
        {
            { 0, ".vinx.ippu" },
            { 1, ".vinx.vcpu" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::TABLE,
        "WRITE_MODE",
        "",
        0,
        3,
        { 5, 4, 3, },
        8,
        {
            { 0, "normal" },
            { 1, "e32" },
            { 2, "e16" },
            { 3, "reserved" },
            { 4, "reserved" },
            { 5, "r2" },
            { 6, "r3" },
            { 7, "reserved" },
        },
        "", 0, 0,
        false
    },
    {
        FieldEntry::IMM,
        "WR_OFFSET",
        "",
        0,
        9,
        { 15, 14, 13, 12, 11, 10, 9, 8, 7, },
        0,
        {
        },
        "", 0, 0,
        true
    },
};


size_t InstrDscDB::ippu3_numof_instructions = sizeof( ippu3_instructions ) / sizeof( ippu3_instructions[0] );
size_t InstrDscDB::ippu3_numof_fields       = sizeof( ippu3_fields       ) / sizeof( ippu3_fields[0] );
#endif // _VSPA3_

}
