const l=JSON.parse('{"key":"v-dcbbbc4c","path":"/tools/auto-scripts/iflow.html","title":"iFlow","lang":"zh-CN","frontmatter":{"title":"iFlow","order":1},"headers":[{"level":2,"title":"1.1 芯片设计流程（从功能定义到回片）","slug":"_1-1-芯片设计流程-从功能定义到回片","link":"#_1-1-芯片设计流程-从功能定义到回片","children":[]},{"level":2,"title":"1.2 逻辑综合（Synthesis）","slug":"_1-2-逻辑综合-synthesis","link":"#_1-2-逻辑综合-synthesis","children":[{"level":3,"title":"1.2.1 逻辑基础","slug":"_1-2-1-逻辑基础","link":"#_1-2-1-逻辑基础","children":[]},{"level":3,"title":"1.2.2 输入文件","slug":"_1-2-2-输入文件","link":"#_1-2-2-输入文件","children":[]}]},{"level":2,"title":"1.3 形式化验证（Formal Verification）","slug":"_1-3-形式化验证-formal-verification","link":"#_1-3-形式化验证-formal-verification","children":[{"level":3,"title":"1.3.1 形式化验证","slug":"_1-3-1-形式化验证","link":"#_1-3-1-形式化验证","children":[]},{"level":3,"title":"1.3.2 比较原理","slug":"_1-3-2-比较原理","link":"#_1-3-2-比较原理","children":[]},{"level":3,"title":"1.3.3 导致unmatch的原因","slug":"_1-3-3-导致unmatch的原因","link":"#_1-3-3-导致unmatch的原因","children":[]}]},{"level":2,"title":"1.4 布局布线","slug":"_1-4-布局布线","link":"#_1-4-布局布线","children":[{"level":3,"title":"1.4.1 布局布线","slug":"_1-4-1-布局布线","link":"#_1-4-1-布局布线","children":[]},{"level":3,"title":"1.4.2 Init","slug":"_1-4-2-init","link":"#_1-4-2-init","children":[]},{"level":3,"title":"1.4.3 Floorplan","slug":"_1-4-3-floorplan","link":"#_1-4-3-floorplan","children":[]},{"level":3,"title":"1.4.4 CTS时钟树综合（Clock Tree Synthesis）","slug":"_1-4-4-cts时钟树综合-clock-tree-synthesis","link":"#_1-4-4-cts时钟树综合-clock-tree-synthesis","children":[]},{"level":3,"title":"1.4.5 Route","slug":"_1-4-5-route","link":"#_1-4-5-route","children":[]}]},{"level":2,"title":"1.4.6 Insert fillers","slug":"_1-4-6-insert-fillers","link":"#_1-4-6-insert-fillers","children":[]},{"level":2,"title":"1.4.7 导出文件","slug":"_1-4-7-导出文件","link":"#_1-4-7-导出文件","children":[]},{"level":2,"title":"1.5 静态时序分析（Static Prime Analysis, STA）","slug":"_1-5-静态时序分析-static-prime-analysis-sta","link":"#_1-5-静态时序分析-static-prime-analysis-sta","children":[{"level":3,"title":"1.5.1 建立时间与保持时间","slug":"_1-5-1-建立时间与保持时间","link":"#_1-5-1-建立时间与保持时间","children":[]},{"level":3,"title":"1.5.2 输入文件","slug":"_1-5-2-输入文件","link":"#_1-5-2-输入文件","children":[]}]},{"level":2,"title":"2.1 Build iFlow","slug":"_2-1-build-iflow","link":"#_2-1-build-iflow","children":[]}],"git":{"createdTime":1696672932000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2},{"name":"myyerrol","email":"myyerrol@126.com","commits":2},{"name":"Xingquan-Li","email":"fzugmail.com","commits":1}]},"readingTime":{"minutes":12.78,"words":3833},"filePathRelative":"tools/auto-scripts/iflow.md","localizedDate":"2023年10月7日","excerpt":"<h1> 1. 后端设计流程介绍</h1>\\n<h2> 1.1 芯片设计流程（从功能定义到回片）</h2>\\n<blockquote>\\n<p>芯片设计基本流程入下图所示：</p>\\n</blockquote>\\n\\n\\n<p>数字IC后端设计流程：（从综合后的网表到GDS）</p>\\n\\n\\n<h2> 1.2 逻辑综合（Synthesis）</h2>\\n<h3> 1.2.1 逻辑基础</h3>\\n<p>将前端的RTL代码映射到特定的工艺库上，添加约束信息，对RTL代码进行逻辑优化生成门级网表。</p>\\n<ul>\\n<li>\\n<p>综合工具：yosys</p>\\n</li>\\n<li>\\n<p>综合过程：Translation + Optimization + Mapping</p>\\n<ul>\\n<li>Translation：yosys利用其内部的IP库对RTL代码进行结构级和逻辑级的优化，生成GTECH格式的网表。（与工艺库无关）</li>\\n<li>Optimization：根据约束信息（时序、面积、功耗约束）对单元进行结构优化。</li>\\n<li>Mapping：将单元映射成工艺库中对应的门级电路。</li>\\n</ul>\\n</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{l as data};
