$date
	Wed Feb 26 08:12:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! outp $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$var reg 1 $ reset $end
$scope module A $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ reset $end
$var reg 1 ! data_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
x#
0"
0!
$end
#5
0#
1"
0$
#10
1#
0"
#15
1!
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
