21:54:13 INFO  : Registering command handlers for SDK TCF services
21:54:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\final\final.sdk\temp_xsdb_launch_script.tcl
21:54:25 INFO  : XSCT server has started successfully.
21:54:25 INFO  : Successfully done setting XSCT server connection channel  
21:54:40 INFO  : Successfully done setting SDK workspace  
21:54:40 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper.hdf.
22:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:37:40 INFO  : 'jtag frequency' command is executed.
22:37:40 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:37:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit"
22:37:43 INFO  : Context for 'APU' is selected.
22:37:43 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf'.
22:37:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:43 INFO  : Context for 'APU' is selected.
22:37:43 INFO  : 'stop' command is executed.
22:37:43 INFO  : 'ps7_init' command is executed.
22:37:43 INFO  : 'ps7_post_config' command is executed.
22:37:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:44 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:44 INFO  : 'con' command is executed.
22:37:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:37:44 INFO  : Disconnected from the channel tcfchan#1.
23:46:36 INFO  : Registering command handlers for SDK TCF services
23:46:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\final\final.sdk\temp_xsdb_launch_script.tcl
23:46:43 INFO  : XSCT server has started successfully.
23:46:48 INFO  : Successfully done setting XSCT server connection channel  
23:46:48 INFO  : Successfully done setting SDK workspace  
23:46:48 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper.hdf.
23:46:48 INFO  : Checking for hwspec changes in the project FFT_system_wrapper_hw_platform_0.
23:46:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547307797371,  Project:1547300966893
23:46:58 INFO  : The hardware specification for project 'FFT_system_wrapper_hw_platform_0' is different from C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper.hdf.
23:46:58 INFO  : Copied contents of C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper.hdf into \FFT_system_wrapper_hw_platform_0\system.hdf.
23:47:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:47:17 INFO  : 
23:47:22 INFO  : 
23:47:23 INFO  : Updating hardware inferred compiler options for FFT_v2.
23:47:40 INFO  : Clearing existing target manager status.
23:49:32 INFO  : Registering command handlers for SDK TCF services
23:49:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\final\final.sdk\temp_xsdb_launch_script.tcl
23:49:37 INFO  : XSCT server has started successfully.
23:49:37 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper.hdf.
23:49:37 INFO  : Successfully done setting XSCT server connection channel  
23:49:37 INFO  : Checking for hwspec changes in the project FFT_system_wrapper_hw_platform_0.
23:49:37 INFO  : Successfully done setting SDK workspace  
23:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:57:50 INFO  : 'jtag frequency' command is executed.
23:57:50 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:57:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit"
23:57:53 INFO  : Context for 'APU' is selected.
23:57:53 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf'.
23:57:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:53 INFO  : Context for 'APU' is selected.
23:57:53 INFO  : 'stop' command is executed.
23:57:53 INFO  : 'ps7_init' command is executed.
23:57:53 INFO  : 'ps7_post_config' command is executed.
23:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:54 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:54 INFO  : 'con' command is executed.
23:57:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:57:54 INFO  : Disconnected from the channel tcfchan#1.
00:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:00:12 INFO  : 'jtag frequency' command is executed.
00:00:12 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:00:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit"
00:00:14 INFO  : Context for 'APU' is selected.
00:00:17 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf'.
00:00:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:17 INFO  : Context for 'APU' is selected.
00:00:17 INFO  : 'stop' command is executed.
00:00:18 INFO  : 'ps7_init' command is executed.
00:00:18 INFO  : 'ps7_post_config' command is executed.
00:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:19 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:19 INFO  : 'con' command is executed.
00:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:00:19 INFO  : Disconnected from the channel tcfchan#2.
00:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:03:18 INFO  : 'jtag frequency' command is executed.
00:03:18 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:03:20 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit"
00:03:20 INFO  : Context for 'APU' is selected.
00:03:23 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf'.
00:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:24 INFO  : Context for 'APU' is selected.
00:03:24 INFO  : 'stop' command is executed.
00:03:24 INFO  : 'ps7_init' command is executed.
00:03:24 INFO  : 'ps7_post_config' command is executed.
00:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:25 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:25 INFO  : 'con' command is executed.
00:03:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:03:25 INFO  : Disconnected from the channel tcfchan#3.
00:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:24:06 INFO  : 'jtag frequency' command is executed.
00:24:06 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit"
00:24:09 INFO  : Context for 'APU' is selected.
00:24:12 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf'.
00:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:12 INFO  : Context for 'APU' is selected.
00:24:12 INFO  : 'stop' command is executed.
00:24:13 INFO  : 'ps7_init' command is executed.
00:24:13 INFO  : 'ps7_post_config' command is executed.
00:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:13 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:14 INFO  : 'con' command is executed.
00:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:24:14 INFO  : Disconnected from the channel tcfchan#4.
00:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:11 INFO  : 'jtag frequency' command is executed.
00:32:11 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit"
00:32:14 INFO  : Context for 'APU' is selected.
00:32:17 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf'.
00:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:17 INFO  : Context for 'APU' is selected.
00:32:17 INFO  : 'stop' command is executed.
00:32:18 INFO  : 'ps7_init' command is executed.
00:32:18 INFO  : 'ps7_post_config' command is executed.
00:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:19 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:19 INFO  : 'con' command is executed.
00:32:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:32:19 INFO  : Disconnected from the channel tcfchan#5.
00:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:59 INFO  : 'jtag frequency' command is executed.
00:33:59 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:34:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit"
00:34:02 INFO  : Context for 'APU' is selected.
00:34:05 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf'.
00:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:05 INFO  : Context for 'APU' is selected.
00:34:05 INFO  : 'stop' command is executed.
00:34:06 INFO  : 'ps7_init' command is executed.
00:34:06 INFO  : 'ps7_post_config' command is executed.
00:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:06 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:06 INFO  : 'con' command is executed.
00:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:34:06 INFO  : Disconnected from the channel tcfchan#6.
00:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:38:26 INFO  : 'jtag frequency' command is executed.
00:38:26 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:38:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit"
00:38:28 INFO  : Context for 'APU' is selected.
00:38:31 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf'.
00:38:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:31 INFO  : Context for 'APU' is selected.
00:38:31 INFO  : 'stop' command is executed.
00:38:32 INFO  : 'ps7_init' command is executed.
00:38:32 INFO  : 'ps7_post_config' command is executed.
00:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:33 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:33 INFO  : 'con' command is executed.
00:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:38:33 INFO  : Disconnected from the channel tcfchan#7.
15:00:50 INFO  : Registering command handlers for SDK TCF services
15:00:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\final\final.sdk\temp_xsdb_launch_script.tcl
15:01:01 INFO  : XSCT server has started successfully.
15:01:08 INFO  : Successfully done setting XSCT server connection channel  
15:01:08 INFO  : Successfully done setting SDK workspace  
15:01:08 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper.hdf.
15:01:08 INFO  : Checking for hwspec changes in the project FFT_system_wrapper_hw_platform_0.
15:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:16 INFO  : 'jtag frequency' command is executed.
15:11:16 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit"
15:11:19 INFO  : Context for 'APU' is selected.
15:11:19 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf'.
15:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:19 INFO  : Context for 'APU' is selected.
15:11:19 INFO  : 'stop' command is executed.
15:11:20 INFO  : 'ps7_init' command is executed.
15:11:20 INFO  : 'ps7_post_config' command is executed.
15:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:21 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/FFT_system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/final/final.sdk/FFT_v2/Debug/FFT_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:21 INFO  : 'con' command is executed.
15:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:11:21 INFO  : Disconnected from the channel tcfchan#1.
