$date
	Wed Sep 11 18:13:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xorGates_tb $end
$var wire 1 ! c_st $end
$var wire 1 " c_df $end
$var wire 1 # c_bh $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module out1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 " c $end
$upscope $end
$scope module out2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 # c $end
$upscope $end
$scope module out3 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & notB $end
$var wire 1 ' notA $end
$var wire 1 ! c $end
$var wire 1 ( and_out2 $end
$var wire 1 ) and_out1 $end
$scope module andX $end
$var wire 1 % b $end
$var wire 1 ) c $end
$var wire 1 ' a $end
$upscope $end
$scope module andY $end
$var wire 1 $ a $end
$var wire 1 ( c $end
$var wire 1 & b $end
$upscope $end
$scope module notX $end
$var wire 1 $ a $end
$var wire 1 ' b $end
$upscope $end
$scope module notY $end
$var wire 1 % a $end
$var wire 1 & b $end
$upscope $end
$scope module orX $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
1'
1&
0%
0$
0#
0"
0!
$end
#10
1!
1"
1#
1)
0&
1%
#20
1(
0)
1&
0%
0'
1$
#30
0!
0"
0#
0(
0&
1%
#40
