
lab3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002e  00800100  00000ae0  00000b74  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ae0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000228  0080012e  0080012e  00000ba2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000ba2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000bd4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000108  00000000  00000000  00000c14  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f81  00000000  00000000  00000d1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ad1  00000000  00000000  00001c9d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000989  00000000  00000000  0000276e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000038c  00000000  00000000  000030f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000609  00000000  00000000  00003484  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000070b  00000000  00000000  00003a8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d8  00000000  00000000  00004198  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 96 04 	jmp	0x92c	; 0x92c <__vector_7>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	e0 ee       	ldi	r30, 0xE0	; 224
  70:	fa e0       	ldi	r31, 0x0A	; 10
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	ae 32       	cpi	r26, 0x2E	; 46
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	ae e2       	ldi	r26, 0x2E	; 46
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	a6 35       	cpi	r26, 0x56	; 86
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 aa 02 	call	0x554	; 0x554 <main>
  92:	0c 94 6e 05 	jmp	0xadc	; 0xadc <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <init_lcd>:

void swap_segment(void){
	
	LCDDR13 = LCDDR13^1;
	LCDDR18 = LCDDR18^1;
}
  9a:	cf 93       	push	r28
  9c:	df 93       	push	r29
  9e:	cd b7       	in	r28, 0x3d	; 61
  a0:	de b7       	in	r29, 0x3e	; 62
  a2:	84 ee       	ldi	r24, 0xE4	; 228
  a4:	90 e0       	ldi	r25, 0x00	; 0
  a6:	24 ee       	ldi	r18, 0xE4	; 228
  a8:	30 e0       	ldi	r19, 0x00	; 0
  aa:	f9 01       	movw	r30, r18
  ac:	20 81       	ld	r18, Z
  ae:	20 68       	ori	r18, 0x80	; 128
  b0:	fc 01       	movw	r30, r24
  b2:	20 83       	st	Z, r18
  b4:	84 ee       	ldi	r24, 0xE4	; 228
  b6:	90 e0       	ldi	r25, 0x00	; 0
  b8:	24 ee       	ldi	r18, 0xE4	; 228
  ba:	30 e0       	ldi	r19, 0x00	; 0
  bc:	f9 01       	movw	r30, r18
  be:	20 81       	ld	r18, Z
  c0:	20 64       	ori	r18, 0x40	; 64
  c2:	fc 01       	movw	r30, r24
  c4:	20 83       	st	Z, r18
  c6:	84 ee       	ldi	r24, 0xE4	; 228
  c8:	90 e0       	ldi	r25, 0x00	; 0
  ca:	24 ee       	ldi	r18, 0xE4	; 228
  cc:	30 e0       	ldi	r19, 0x00	; 0
  ce:	f9 01       	movw	r30, r18
  d0:	20 81       	ld	r18, Z
  d2:	2f 7e       	andi	r18, 0xEF	; 239
  d4:	fc 01       	movw	r30, r24
  d6:	20 83       	st	Z, r18
  d8:	84 ee       	ldi	r24, 0xE4	; 228
  da:	90 e0       	ldi	r25, 0x00	; 0
  dc:	24 ee       	ldi	r18, 0xE4	; 228
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	f9 01       	movw	r30, r18
  e2:	20 81       	ld	r18, Z
  e4:	2e 7f       	andi	r18, 0xFE	; 254
  e6:	fc 01       	movw	r30, r24
  e8:	20 83       	st	Z, r18
  ea:	85 ee       	ldi	r24, 0xE5	; 229
  ec:	90 e0       	ldi	r25, 0x00	; 0
  ee:	25 ee       	ldi	r18, 0xE5	; 229
  f0:	30 e0       	ldi	r19, 0x00	; 0
  f2:	f9 01       	movw	r30, r18
  f4:	20 81       	ld	r18, Z
  f6:	20 68       	ori	r18, 0x80	; 128
  f8:	fc 01       	movw	r30, r24
  fa:	20 83       	st	Z, r18
  fc:	85 ee       	ldi	r24, 0xE5	; 229
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	25 ee       	ldi	r18, 0xE5	; 229
 102:	30 e0       	ldi	r19, 0x00	; 0
 104:	f9 01       	movw	r30, r18
 106:	20 81       	ld	r18, Z
 108:	2f 7b       	andi	r18, 0xBF	; 191
 10a:	fc 01       	movw	r30, r24
 10c:	20 83       	st	Z, r18
 10e:	85 ee       	ldi	r24, 0xE5	; 229
 110:	90 e0       	ldi	r25, 0x00	; 0
 112:	25 ee       	ldi	r18, 0xE5	; 229
 114:	30 e0       	ldi	r19, 0x00	; 0
 116:	f9 01       	movw	r30, r18
 118:	20 81       	ld	r18, Z
 11a:	20 63       	ori	r18, 0x30	; 48
 11c:	fc 01       	movw	r30, r24
 11e:	20 83       	st	Z, r18
 120:	85 ee       	ldi	r24, 0xE5	; 229
 122:	90 e0       	ldi	r25, 0x00	; 0
 124:	25 ee       	ldi	r18, 0xE5	; 229
 126:	30 e0       	ldi	r19, 0x00	; 0
 128:	f9 01       	movw	r30, r18
 12a:	20 81       	ld	r18, Z
 12c:	27 60       	ori	r18, 0x07	; 7
 12e:	fc 01       	movw	r30, r24
 130:	20 83       	st	Z, r18
 132:	86 ee       	ldi	r24, 0xE6	; 230
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	26 ee       	ldi	r18, 0xE6	; 230
 138:	30 e0       	ldi	r19, 0x00	; 0
 13a:	f9 01       	movw	r30, r18
 13c:	20 81       	ld	r18, Z
 13e:	2f 78       	andi	r18, 0x8F	; 143
 140:	fc 01       	movw	r30, r24
 142:	20 83       	st	Z, r18
 144:	86 ee       	ldi	r24, 0xE6	; 230
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	26 ee       	ldi	r18, 0xE6	; 230
 14a:	30 e0       	ldi	r19, 0x00	; 0
 14c:	f9 01       	movw	r30, r18
 14e:	20 81       	ld	r18, Z
 150:	27 60       	ori	r18, 0x07	; 7
 152:	fc 01       	movw	r30, r24
 154:	20 83       	st	Z, r18
 156:	87 ee       	ldi	r24, 0xE7	; 231
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	27 ee       	ldi	r18, 0xE7	; 231
 15c:	30 e0       	ldi	r19, 0x00	; 0
 15e:	f9 01       	movw	r30, r18
 160:	20 81       	ld	r18, Z
 162:	2f 71       	andi	r18, 0x1F	; 31
 164:	fc 01       	movw	r30, r24
 166:	20 83       	st	Z, r18
 168:	87 ee       	ldi	r24, 0xE7	; 231
 16a:	90 e0       	ldi	r25, 0x00	; 0
 16c:	27 ee       	ldi	r18, 0xE7	; 231
 16e:	30 e0       	ldi	r19, 0x00	; 0
 170:	f9 01       	movw	r30, r18
 172:	20 81       	ld	r18, Z
 174:	2f 60       	ori	r18, 0x0F	; 15
 176:	fc 01       	movw	r30, r24
 178:	20 83       	st	Z, r18
 17a:	00 00       	nop
 17c:	df 91       	pop	r29
 17e:	cf 91       	pop	r28
 180:	08 95       	ret

00000182 <write_char>:
 182:	cf 93       	push	r28
 184:	df 93       	push	r29
 186:	cd b7       	in	r28, 0x3d	; 61
 188:	de b7       	in	r29, 0x3e	; 62
 18a:	2a 97       	sbiw	r28, 0x0a	; 10
 18c:	0f b6       	in	r0, 0x3f	; 63
 18e:	f8 94       	cli
 190:	de bf       	out	0x3e, r29	; 62
 192:	0f be       	out	0x3f, r0	; 63
 194:	cd bf       	out	0x3d, r28	; 61
 196:	88 87       	std	Y+8, r24	; 0x08
 198:	7a 87       	std	Y+10, r23	; 0x0a
 19a:	69 87       	std	Y+9, r22	; 0x09
 19c:	89 85       	ldd	r24, Y+9	; 0x09
 19e:	9a 85       	ldd	r25, Y+10	; 0x0a
 1a0:	99 23       	and	r25, r25
 1a2:	0c f4       	brge	.+2      	; 0x1a6 <write_char+0x24>
 1a4:	80 c0       	rjmp	.+256    	; 0x2a6 <__EEPROM_REGION_LENGTH__+0xa6>
 1a6:	89 85       	ldd	r24, Y+9	; 0x09
 1a8:	9a 85       	ldd	r25, Y+10	; 0x0a
 1aa:	06 97       	sbiw	r24, 0x06	; 6
 1ac:	0c f0       	brlt	.+2      	; 0x1b0 <write_char+0x2e>
 1ae:	7b c0       	rjmp	.+246    	; 0x2a6 <__EEPROM_REGION_LENGTH__+0xa6>
 1b0:	1a 82       	std	Y+2, r1	; 0x02
 1b2:	19 82       	std	Y+1, r1	; 0x01
 1b4:	89 85       	ldd	r24, Y+9	; 0x09
 1b6:	9a 85       	ldd	r25, Y+10	; 0x0a
 1b8:	95 95       	asr	r25
 1ba:	87 95       	ror	r24
 1bc:	84 51       	subi	r24, 0x14	; 20
 1be:	9f 4f       	sbci	r25, 0xFF	; 255
 1c0:	9c 83       	std	Y+4, r25	; 0x04
 1c2:	8b 83       	std	Y+3, r24	; 0x03
 1c4:	88 85       	ldd	r24, Y+8	; 0x08
 1c6:	80 33       	cpi	r24, 0x30	; 48
 1c8:	a0 f0       	brcs	.+40     	; 0x1f2 <write_char+0x70>
 1ca:	88 85       	ldd	r24, Y+8	; 0x08
 1cc:	8a 33       	cpi	r24, 0x3A	; 58
 1ce:	88 f4       	brcc	.+34     	; 0x1f2 <write_char+0x70>
 1d0:	88 85       	ldd	r24, Y+8	; 0x08
 1d2:	88 2f       	mov	r24, r24
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	c0 97       	sbiw	r24, 0x30	; 48
 1d8:	88 0f       	add	r24, r24
 1da:	99 1f       	adc	r25, r25
 1dc:	88 0f       	add	r24, r24
 1de:	99 1f       	adc	r25, r25
 1e0:	80 50       	subi	r24, 0x00	; 0
 1e2:	9f 4f       	sbci	r25, 0xFF	; 255
 1e4:	fc 01       	movw	r30, r24
 1e6:	80 81       	ld	r24, Z
 1e8:	91 81       	ldd	r25, Z+1	; 0x01
 1ea:	a2 81       	ldd	r26, Z+2	; 0x02
 1ec:	b3 81       	ldd	r27, Z+3	; 0x03
 1ee:	9a 83       	std	Y+2, r25	; 0x02
 1f0:	89 83       	std	Y+1, r24	; 0x01
 1f2:	1e 82       	std	Y+6, r1	; 0x06
 1f4:	1d 82       	std	Y+5, r1	; 0x05
 1f6:	51 c0       	rjmp	.+162    	; 0x29a <__EEPROM_REGION_LENGTH__+0x9a>
 1f8:	89 81       	ldd	r24, Y+1	; 0x01
 1fa:	8f 70       	andi	r24, 0x0F	; 15
 1fc:	8f 83       	std	Y+7, r24	; 0x07
 1fe:	89 81       	ldd	r24, Y+1	; 0x01
 200:	9a 81       	ldd	r25, Y+2	; 0x02
 202:	92 95       	swap	r25
 204:	82 95       	swap	r24
 206:	8f 70       	andi	r24, 0x0F	; 15
 208:	89 27       	eor	r24, r25
 20a:	9f 70       	andi	r25, 0x0F	; 15
 20c:	89 27       	eor	r24, r25
 20e:	9a 83       	std	Y+2, r25	; 0x02
 210:	89 83       	std	Y+1, r24	; 0x01
 212:	89 85       	ldd	r24, Y+9	; 0x09
 214:	9a 85       	ldd	r25, Y+10	; 0x0a
 216:	81 70       	andi	r24, 0x01	; 1
 218:	99 27       	eor	r25, r25
 21a:	89 2b       	or	r24, r25
 21c:	b1 f4       	brne	.+44     	; 0x24a <__EEPROM_REGION_LENGTH__+0x4a>
 21e:	8b 81       	ldd	r24, Y+3	; 0x03
 220:	9c 81       	ldd	r25, Y+4	; 0x04
 222:	fc 01       	movw	r30, r24
 224:	80 81       	ld	r24, Z
 226:	28 2f       	mov	r18, r24
 228:	20 7f       	andi	r18, 0xF0	; 240
 22a:	8b 81       	ldd	r24, Y+3	; 0x03
 22c:	9c 81       	ldd	r25, Y+4	; 0x04
 22e:	fc 01       	movw	r30, r24
 230:	20 83       	st	Z, r18
 232:	8b 81       	ldd	r24, Y+3	; 0x03
 234:	9c 81       	ldd	r25, Y+4	; 0x04
 236:	fc 01       	movw	r30, r24
 238:	90 81       	ld	r25, Z
 23a:	8f 81       	ldd	r24, Y+7	; 0x07
 23c:	29 2f       	mov	r18, r25
 23e:	28 2b       	or	r18, r24
 240:	8b 81       	ldd	r24, Y+3	; 0x03
 242:	9c 81       	ldd	r25, Y+4	; 0x04
 244:	fc 01       	movw	r30, r24
 246:	20 83       	st	Z, r18
 248:	1e c0       	rjmp	.+60     	; 0x286 <__EEPROM_REGION_LENGTH__+0x86>
 24a:	8b 81       	ldd	r24, Y+3	; 0x03
 24c:	9c 81       	ldd	r25, Y+4	; 0x04
 24e:	fc 01       	movw	r30, r24
 250:	80 81       	ld	r24, Z
 252:	28 2f       	mov	r18, r24
 254:	2f 70       	andi	r18, 0x0F	; 15
 256:	8b 81       	ldd	r24, Y+3	; 0x03
 258:	9c 81       	ldd	r25, Y+4	; 0x04
 25a:	fc 01       	movw	r30, r24
 25c:	20 83       	st	Z, r18
 25e:	8b 81       	ldd	r24, Y+3	; 0x03
 260:	9c 81       	ldd	r25, Y+4	; 0x04
 262:	fc 01       	movw	r30, r24
 264:	80 81       	ld	r24, Z
 266:	28 2f       	mov	r18, r24
 268:	8f 81       	ldd	r24, Y+7	; 0x07
 26a:	88 2f       	mov	r24, r24
 26c:	90 e0       	ldi	r25, 0x00	; 0
 26e:	82 95       	swap	r24
 270:	92 95       	swap	r25
 272:	90 7f       	andi	r25, 0xF0	; 240
 274:	98 27       	eor	r25, r24
 276:	80 7f       	andi	r24, 0xF0	; 240
 278:	98 27       	eor	r25, r24
 27a:	82 2b       	or	r24, r18
 27c:	28 2f       	mov	r18, r24
 27e:	8b 81       	ldd	r24, Y+3	; 0x03
 280:	9c 81       	ldd	r25, Y+4	; 0x04
 282:	fc 01       	movw	r30, r24
 284:	20 83       	st	Z, r18
 286:	8b 81       	ldd	r24, Y+3	; 0x03
 288:	9c 81       	ldd	r25, Y+4	; 0x04
 28a:	05 96       	adiw	r24, 0x05	; 5
 28c:	9c 83       	std	Y+4, r25	; 0x04
 28e:	8b 83       	std	Y+3, r24	; 0x03
 290:	8d 81       	ldd	r24, Y+5	; 0x05
 292:	9e 81       	ldd	r25, Y+6	; 0x06
 294:	01 96       	adiw	r24, 0x01	; 1
 296:	9e 83       	std	Y+6, r25	; 0x06
 298:	8d 83       	std	Y+5, r24	; 0x05
 29a:	8d 81       	ldd	r24, Y+5	; 0x05
 29c:	9e 81       	ldd	r25, Y+6	; 0x06
 29e:	04 97       	sbiw	r24, 0x04	; 4
 2a0:	0c f4       	brge	.+2      	; 0x2a4 <__EEPROM_REGION_LENGTH__+0xa4>
 2a2:	aa cf       	rjmp	.-172    	; 0x1f8 <write_char+0x76>
 2a4:	01 c0       	rjmp	.+2      	; 0x2a8 <__EEPROM_REGION_LENGTH__+0xa8>
 2a6:	00 00       	nop
 2a8:	2a 96       	adiw	r28, 0x0a	; 10
 2aa:	0f b6       	in	r0, 0x3f	; 63
 2ac:	f8 94       	cli
 2ae:	de bf       	out	0x3e, r29	; 62
 2b0:	0f be       	out	0x3f, r0	; 63
 2b2:	cd bf       	out	0x3d, r28	; 61
 2b4:	df 91       	pop	r29
 2b6:	cf 91       	pop	r28
 2b8:	08 95       	ret

000002ba <is_prime>:

int is_prime(long num){
 2ba:	cf 93       	push	r28
 2bc:	df 93       	push	r29
 2be:	cd b7       	in	r28, 0x3d	; 61
 2c0:	de b7       	in	r29, 0x3e	; 62
 2c2:	28 97       	sbiw	r28, 0x08	; 8
 2c4:	0f b6       	in	r0, 0x3f	; 63
 2c6:	f8 94       	cli
 2c8:	de bf       	out	0x3e, r29	; 62
 2ca:	0f be       	out	0x3f, r0	; 63
 2cc:	cd bf       	out	0x3d, r28	; 61
 2ce:	6d 83       	std	Y+5, r22	; 0x05
 2d0:	7e 83       	std	Y+6, r23	; 0x06
 2d2:	8f 83       	std	Y+7, r24	; 0x07
 2d4:	98 87       	std	Y+8, r25	; 0x08
	
	if (num <= 3)
 2d6:	8d 81       	ldd	r24, Y+5	; 0x05
 2d8:	9e 81       	ldd	r25, Y+6	; 0x06
 2da:	af 81       	ldd	r26, Y+7	; 0x07
 2dc:	b8 85       	ldd	r27, Y+8	; 0x08
 2de:	04 97       	sbiw	r24, 0x04	; 4
 2e0:	a1 05       	cpc	r26, r1
 2e2:	b1 05       	cpc	r27, r1
 2e4:	1c f4       	brge	.+6      	; 0x2ec <is_prime+0x32>
	return 1;
 2e6:	81 e0       	ldi	r24, 0x01	; 1
 2e8:	90 e0       	ldi	r25, 0x00	; 0
 2ea:	47 c0       	rjmp	.+142    	; 0x37a <is_prime+0xc0>
	
	if(num%2 == 0)
 2ec:	8d 81       	ldd	r24, Y+5	; 0x05
 2ee:	9e 81       	ldd	r25, Y+6	; 0x06
 2f0:	af 81       	ldd	r26, Y+7	; 0x07
 2f2:	b8 85       	ldd	r27, Y+8	; 0x08
 2f4:	81 70       	andi	r24, 0x01	; 1
 2f6:	99 27       	eor	r25, r25
 2f8:	aa 27       	eor	r26, r26
 2fa:	bb 27       	eor	r27, r27
 2fc:	89 2b       	or	r24, r25
 2fe:	8a 2b       	or	r24, r26
 300:	8b 2b       	or	r24, r27
 302:	19 f4       	brne	.+6      	; 0x30a <is_prime+0x50>
	return 0;
 304:	80 e0       	ldi	r24, 0x00	; 0
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	38 c0       	rjmp	.+112    	; 0x37a <is_prime+0xc0>
	
	long counter = 3;
 30a:	83 e0       	ldi	r24, 0x03	; 3
 30c:	90 e0       	ldi	r25, 0x00	; 0
 30e:	a0 e0       	ldi	r26, 0x00	; 0
 310:	b0 e0       	ldi	r27, 0x00	; 0
 312:	89 83       	std	Y+1, r24	; 0x01
 314:	9a 83       	std	Y+2, r25	; 0x02
 316:	ab 83       	std	Y+3, r26	; 0x03
 318:	bc 83       	std	Y+4, r27	; 0x04
	
	while(counter <num){
 31a:	20 c0       	rjmp	.+64     	; 0x35c <is_prime+0xa2>
		if(num%counter == 0)
 31c:	8d 81       	ldd	r24, Y+5	; 0x05
 31e:	9e 81       	ldd	r25, Y+6	; 0x06
 320:	af 81       	ldd	r26, Y+7	; 0x07
 322:	b8 85       	ldd	r27, Y+8	; 0x08
 324:	29 81       	ldd	r18, Y+1	; 0x01
 326:	3a 81       	ldd	r19, Y+2	; 0x02
 328:	4b 81       	ldd	r20, Y+3	; 0x03
 32a:	5c 81       	ldd	r21, Y+4	; 0x04
 32c:	bc 01       	movw	r22, r24
 32e:	cd 01       	movw	r24, r26
 330:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__divmodsi4>
 334:	dc 01       	movw	r26, r24
 336:	cb 01       	movw	r24, r22
 338:	89 2b       	or	r24, r25
 33a:	8a 2b       	or	r24, r26
 33c:	8b 2b       	or	r24, r27
 33e:	19 f4       	brne	.+6      	; 0x346 <is_prime+0x8c>
		return 0;
 340:	80 e0       	ldi	r24, 0x00	; 0
 342:	90 e0       	ldi	r25, 0x00	; 0
 344:	1a c0       	rjmp	.+52     	; 0x37a <is_prime+0xc0>
		counter++;
 346:	89 81       	ldd	r24, Y+1	; 0x01
 348:	9a 81       	ldd	r25, Y+2	; 0x02
 34a:	ab 81       	ldd	r26, Y+3	; 0x03
 34c:	bc 81       	ldd	r27, Y+4	; 0x04
 34e:	01 96       	adiw	r24, 0x01	; 1
 350:	a1 1d       	adc	r26, r1
 352:	b1 1d       	adc	r27, r1
 354:	89 83       	std	Y+1, r24	; 0x01
 356:	9a 83       	std	Y+2, r25	; 0x02
 358:	ab 83       	std	Y+3, r26	; 0x03
 35a:	bc 83       	std	Y+4, r27	; 0x04
	if(num%2 == 0)
	return 0;
	
	long counter = 3;
	
	while(counter <num){
 35c:	29 81       	ldd	r18, Y+1	; 0x01
 35e:	3a 81       	ldd	r19, Y+2	; 0x02
 360:	4b 81       	ldd	r20, Y+3	; 0x03
 362:	5c 81       	ldd	r21, Y+4	; 0x04
 364:	8d 81       	ldd	r24, Y+5	; 0x05
 366:	9e 81       	ldd	r25, Y+6	; 0x06
 368:	af 81       	ldd	r26, Y+7	; 0x07
 36a:	b8 85       	ldd	r27, Y+8	; 0x08
 36c:	28 17       	cp	r18, r24
 36e:	39 07       	cpc	r19, r25
 370:	4a 07       	cpc	r20, r26
 372:	5b 07       	cpc	r21, r27
 374:	9c f2       	brlt	.-90     	; 0x31c <is_prime+0x62>
		if(num%counter == 0)
		return 0;
		counter++;
	}
	return 1;
 376:	81 e0       	ldi	r24, 0x01	; 1
 378:	90 e0       	ldi	r25, 0x00	; 0
}
 37a:	28 96       	adiw	r28, 0x08	; 8
 37c:	0f b6       	in	r0, 0x3f	; 63
 37e:	f8 94       	cli
 380:	de bf       	out	0x3e, r29	; 62
 382:	0f be       	out	0x3f, r0	; 63
 384:	cd bf       	out	0x3d, r28	; 61
 386:	df 91       	pop	r29
 388:	cf 91       	pop	r28
 38a:	08 95       	ret

0000038c <toggle_led>:

// Toggles a led on or off
void toggle_led(void){
 38c:	cf 93       	push	r28
 38e:	df 93       	push	r29
 390:	cd b7       	in	r28, 0x3d	; 61
 392:	de b7       	in	r29, 0x3e	; 62
	LCDDR8= LCDDR8^1;
 394:	84 ef       	ldi	r24, 0xF4	; 244
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	24 ef       	ldi	r18, 0xF4	; 244
 39a:	30 e0       	ldi	r19, 0x00	; 0
 39c:	f9 01       	movw	r30, r18
 39e:	30 81       	ld	r19, Z
 3a0:	21 e0       	ldi	r18, 0x01	; 1
 3a2:	23 27       	eor	r18, r19
 3a4:	fc 01       	movw	r30, r24
 3a6:	20 83       	st	Z, r18
}
 3a8:	00 00       	nop
 3aa:	df 91       	pop	r29
 3ac:	cf 91       	pop	r28
 3ae:	08 95       	ret

000003b0 <printAt>:
		*num+=1;
		if(is_prime(*num)==1){
			return;
		}
	}
}
 3b0:	0f 93       	push	r16
 3b2:	1f 93       	push	r17
 3b4:	cf 93       	push	r28
 3b6:	df 93       	push	r29
 3b8:	00 d0       	rcall	.+0      	; 0x3ba <printAt+0xa>
 3ba:	00 d0       	rcall	.+0      	; 0x3bc <printAt+0xc>
 3bc:	00 d0       	rcall	.+0      	; 0x3be <printAt+0xe>
 3be:	cd b7       	in	r28, 0x3d	; 61
 3c0:	de b7       	in	r29, 0x3e	; 62
 3c2:	69 83       	std	Y+1, r22	; 0x01
 3c4:	7a 83       	std	Y+2, r23	; 0x02
 3c6:	8b 83       	std	Y+3, r24	; 0x03
 3c8:	9c 83       	std	Y+4, r25	; 0x04
 3ca:	5e 83       	std	Y+6, r21	; 0x06
 3cc:	4d 83       	std	Y+5, r20	; 0x05
 3ce:	89 81       	ldd	r24, Y+1	; 0x01
 3d0:	9a 81       	ldd	r25, Y+2	; 0x02
 3d2:	ab 81       	ldd	r26, Y+3	; 0x03
 3d4:	bc 81       	ldd	r27, Y+4	; 0x04
 3d6:	24 e6       	ldi	r18, 0x64	; 100
 3d8:	30 e0       	ldi	r19, 0x00	; 0
 3da:	40 e0       	ldi	r20, 0x00	; 0
 3dc:	50 e0       	ldi	r21, 0x00	; 0
 3de:	bc 01       	movw	r22, r24
 3e0:	cd 01       	movw	r24, r26
 3e2:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__divmodsi4>
 3e6:	dc 01       	movw	r26, r24
 3e8:	cb 01       	movw	r24, r22
 3ea:	2a e0       	ldi	r18, 0x0A	; 10
 3ec:	30 e0       	ldi	r19, 0x00	; 0
 3ee:	40 e0       	ldi	r20, 0x00	; 0
 3f0:	50 e0       	ldi	r21, 0x00	; 0
 3f2:	bc 01       	movw	r22, r24
 3f4:	cd 01       	movw	r24, r26
 3f6:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__divmodsi4>
 3fa:	da 01       	movw	r26, r20
 3fc:	c9 01       	movw	r24, r18
 3fe:	20 e3       	ldi	r18, 0x30	; 48
 400:	28 0f       	add	r18, r24
 402:	8d 81       	ldd	r24, Y+5	; 0x05
 404:	9e 81       	ldd	r25, Y+6	; 0x06
 406:	bc 01       	movw	r22, r24
 408:	82 2f       	mov	r24, r18
 40a:	0e 94 c1 00 	call	0x182	; 0x182 <write_char>
 40e:	8d 81       	ldd	r24, Y+5	; 0x05
 410:	9e 81       	ldd	r25, Y+6	; 0x06
 412:	8c 01       	movw	r16, r24
 414:	0f 5f       	subi	r16, 0xFF	; 255
 416:	1f 4f       	sbci	r17, 0xFF	; 255
 418:	89 81       	ldd	r24, Y+1	; 0x01
 41a:	9a 81       	ldd	r25, Y+2	; 0x02
 41c:	ab 81       	ldd	r26, Y+3	; 0x03
 41e:	bc 81       	ldd	r27, Y+4	; 0x04
 420:	2a e0       	ldi	r18, 0x0A	; 10
 422:	30 e0       	ldi	r19, 0x00	; 0
 424:	40 e0       	ldi	r20, 0x00	; 0
 426:	50 e0       	ldi	r21, 0x00	; 0
 428:	bc 01       	movw	r22, r24
 42a:	cd 01       	movw	r24, r26
 42c:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__divmodsi4>
 430:	dc 01       	movw	r26, r24
 432:	cb 01       	movw	r24, r22
 434:	80 5d       	subi	r24, 0xD0	; 208
 436:	b8 01       	movw	r22, r16
 438:	0e 94 c1 00 	call	0x182	; 0x182 <write_char>
 43c:	00 00       	nop
 43e:	26 96       	adiw	r28, 0x06	; 6
 440:	0f b6       	in	r0, 0x3f	; 63
 442:	f8 94       	cli
 444:	de bf       	out	0x3e, r29	; 62
 446:	0f be       	out	0x3f, r0	; 63
 448:	cd bf       	out	0x3d, r28	; 61
 44a:	df 91       	pop	r29
 44c:	cf 91       	pop	r28
 44e:	1f 91       	pop	r17
 450:	0f 91       	pop	r16
 452:	08 95       	ret

00000454 <computePrimes>:
 454:	cf 93       	push	r28
 456:	df 93       	push	r29
 458:	00 d0       	rcall	.+0      	; 0x45a <computePrimes+0x6>
 45a:	00 d0       	rcall	.+0      	; 0x45c <computePrimes+0x8>
 45c:	00 d0       	rcall	.+0      	; 0x45e <computePrimes+0xa>
 45e:	cd b7       	in	r28, 0x3d	; 61
 460:	de b7       	in	r29, 0x3e	; 62
 462:	9e 83       	std	Y+6, r25	; 0x06
 464:	8d 83       	std	Y+5, r24	; 0x05
 466:	81 e0       	ldi	r24, 0x01	; 1
 468:	90 e0       	ldi	r25, 0x00	; 0
 46a:	a0 e0       	ldi	r26, 0x00	; 0
 46c:	b0 e0       	ldi	r27, 0x00	; 0
 46e:	89 83       	std	Y+1, r24	; 0x01
 470:	9a 83       	std	Y+2, r25	; 0x02
 472:	ab 83       	std	Y+3, r26	; 0x03
 474:	bc 83       	std	Y+4, r27	; 0x04
 476:	89 81       	ldd	r24, Y+1	; 0x01
 478:	9a 81       	ldd	r25, Y+2	; 0x02
 47a:	ab 81       	ldd	r26, Y+3	; 0x03
 47c:	bc 81       	ldd	r27, Y+4	; 0x04
 47e:	bc 01       	movw	r22, r24
 480:	cd 01       	movw	r24, r26
 482:	0e 94 5d 01 	call	0x2ba	; 0x2ba <is_prime>
 486:	89 2b       	or	r24, r25
 488:	59 f0       	breq	.+22     	; 0x4a0 <computePrimes+0x4c>
 48a:	2d 81       	ldd	r18, Y+5	; 0x05
 48c:	3e 81       	ldd	r19, Y+6	; 0x06
 48e:	89 81       	ldd	r24, Y+1	; 0x01
 490:	9a 81       	ldd	r25, Y+2	; 0x02
 492:	ab 81       	ldd	r26, Y+3	; 0x03
 494:	bc 81       	ldd	r27, Y+4	; 0x04
 496:	a9 01       	movw	r20, r18
 498:	bc 01       	movw	r22, r24
 49a:	cd 01       	movw	r24, r26
 49c:	0e 94 d8 01 	call	0x3b0	; 0x3b0 <printAt>
 4a0:	89 81       	ldd	r24, Y+1	; 0x01
 4a2:	9a 81       	ldd	r25, Y+2	; 0x02
 4a4:	ab 81       	ldd	r26, Y+3	; 0x03
 4a6:	bc 81       	ldd	r27, Y+4	; 0x04
 4a8:	01 96       	adiw	r24, 0x01	; 1
 4aa:	a1 1d       	adc	r26, r1
 4ac:	b1 1d       	adc	r27, r1
 4ae:	89 83       	std	Y+1, r24	; 0x01
 4b0:	9a 83       	std	Y+2, r25	; 0x02
 4b2:	ab 83       	std	Y+3, r26	; 0x03
 4b4:	bc 83       	std	Y+4, r27	; 0x04
 4b6:	df cf       	rjmp	.-66     	; 0x476 <computePrimes+0x22>

000004b8 <increment_button_thingy>:

uint8_t button_thingy = 0;
// Access function as a last resort
void increment_button_thingy(){
 4b8:	cf 93       	push	r28
 4ba:	df 93       	push	r29
 4bc:	cd b7       	in	r28, 0x3d	; 61
 4be:	de b7       	in	r29, 0x3e	; 62
	button_thingy++;
 4c0:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <__data_end>
 4c4:	8f 5f       	subi	r24, 0xFF	; 255
 4c6:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <__data_end>
}
 4ca:	00 00       	nop
 4cc:	df 91       	pop	r29
 4ce:	cf 91       	pop	r28
 4d0:	08 95       	ret

000004d2 <get_button_thingy>:
// Access function as a last resort
uint8_t get_button_thingy(){
 4d2:	cf 93       	push	r28
 4d4:	df 93       	push	r29
 4d6:	cd b7       	in	r28, 0x3d	; 61
 4d8:	de b7       	in	r29, 0x3e	; 62
	return button_thingy;
 4da:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <__data_end>
}
 4de:	df 91       	pop	r29
 4e0:	cf 91       	pop	r28
 4e2:	08 95       	ret

000004e4 <button>:
void button(int arg){
 4e4:	cf 93       	push	r28
 4e6:	df 93       	push	r29
 4e8:	00 d0       	rcall	.+0      	; 0x4ea <button+0x6>
 4ea:	cd b7       	in	r28, 0x3d	; 61
 4ec:	de b7       	in	r29, 0x3e	; 62
 4ee:	9a 83       	std	Y+2, r25	; 0x02
 4f0:	89 83       	std	Y+1, r24	; 0x01
			
		}*/
		// This one does not work. I don't know why
		//uint8_t *ptr = &button_thingy;
		while(1){
			while(0 == (PINB&(1<<7))>>7);
 4f2:	00 00       	nop
 4f4:	83 e2       	ldi	r24, 0x23	; 35
 4f6:	90 e0       	ldi	r25, 0x00	; 0
 4f8:	fc 01       	movw	r30, r24
 4fa:	80 81       	ld	r24, Z
 4fc:	88 23       	and	r24, r24
 4fe:	d4 f7       	brge	.-12     	; 0x4f4 <button+0x10>
			increment_button_thingy();
 500:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <increment_button_thingy>
			//*ptr = *ptr + 1;
			printAt(get_button_thingy(),4);
 504:	0e 94 69 02 	call	0x4d2	; 0x4d2 <get_button_thingy>
 508:	88 2f       	mov	r24, r24
 50a:	90 e0       	ldi	r25, 0x00	; 0
 50c:	a0 e0       	ldi	r26, 0x00	; 0
 50e:	b0 e0       	ldi	r27, 0x00	; 0
 510:	44 e0       	ldi	r20, 0x04	; 4
 512:	50 e0       	ldi	r21, 0x00	; 0
 514:	bc 01       	movw	r22, r24
 516:	cd 01       	movw	r24, r26
 518:	0e 94 d8 01 	call	0x3b0	; 0x3b0 <printAt>
			while(1 == (PINB&(1<<7))>>7);
 51c:	00 00       	nop
 51e:	83 e2       	ldi	r24, 0x23	; 35
 520:	90 e0       	ldi	r25, 0x00	; 0
 522:	fc 01       	movw	r30, r24
 524:	80 81       	ld	r24, Z
 526:	88 1f       	adc	r24, r24
 528:	88 27       	eor	r24, r24
 52a:	88 1f       	adc	r24, r24
 52c:	81 30       	cpi	r24, 0x01	; 1
 52e:	b9 f3       	breq	.-18     	; 0x51e <__stack+0x1f>
		}
 530:	e0 cf       	rjmp	.-64     	; 0x4f2 <button+0xe>

00000532 <blink>:
		
}
void blink(int arg){
 532:	cf 93       	push	r28
 534:	df 93       	push	r29
 536:	00 d0       	rcall	.+0      	; 0x538 <blink+0x6>
 538:	cd b7       	in	r28, 0x3d	; 61
 53a:	de b7       	in	r29, 0x3e	; 62
 53c:	9a 83       	std	Y+2, r25	; 0x02
 53e:	89 83       	std	Y+1, r24	; 0x01
	while(1){
		while(get_timer_int_counter() < 10);
 540:	00 00       	nop
 542:	0e 94 d5 04 	call	0x9aa	; 0x9aa <get_timer_int_counter>
 546:	0a 97       	sbiw	r24, 0x0a	; 10
 548:	e0 f3       	brcs	.-8      	; 0x542 <blink+0x10>
		reset_timer_int_counter();
 54a:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <reset_timer_int_counter>
		toggle_led();
 54e:	0e 94 c6 01 	call	0x38c	; 0x38c <toggle_led>
	}
 552:	f6 cf       	rjmp	.-20     	; 0x540 <blink+0xe>

00000554 <main>:
}
int main() {
 554:	cf 93       	push	r28
 556:	df 93       	push	r29
 558:	cd b7       	in	r28, 0x3d	; 61
 55a:	de b7       	in	r29, 0x3e	; 62
	LCDDR13 = LCDDR13|1;
 55c:	89 ef       	ldi	r24, 0xF9	; 249
 55e:	90 e0       	ldi	r25, 0x00	; 0
 560:	29 ef       	ldi	r18, 0xF9	; 249
 562:	30 e0       	ldi	r19, 0x00	; 0
 564:	f9 01       	movw	r30, r18
 566:	20 81       	ld	r18, Z
 568:	21 60       	ori	r18, 0x01	; 1
 56a:	fc 01       	movw	r30, r24
 56c:	20 83       	st	Z, r18
	init_lcd();
 56e:	0e 94 4d 00 	call	0x9a	; 0x9a <init_lcd>
	
	spawn(button,0);
 572:	60 e0       	ldi	r22, 0x00	; 0
 574:	70 e0       	ldi	r23, 0x00	; 0
 576:	82 e7       	ldi	r24, 0x72	; 114
 578:	92 e0       	ldi	r25, 0x02	; 2
 57a:	0e 94 ff 03 	call	0x7fe	; 0x7fe <spawn>
    spawn(blink,0);	
 57e:	60 e0       	ldi	r22, 0x00	; 0
 580:	70 e0       	ldi	r23, 0x00	; 0
 582:	89 e9       	ldi	r24, 0x99	; 153
 584:	92 e0       	ldi	r25, 0x02	; 2
 586:	0e 94 ff 03 	call	0x7fe	; 0x7fe <spawn>
	computePrimes(0);
 58a:	80 e0       	ldi	r24, 0x00	; 0
 58c:	90 e0       	ldi	r25, 0x00	; 0
 58e:	0e 94 2a 02 	call	0x454	; 0x454 <computePrimes>
	while(1);
 592:	ff cf       	rjmp	.-2      	; 0x592 <main+0x3e>

00000594 <initialize>:
thread readyQ  = NULL;
thread current = &initp;

int initialized = 0;
// All of the modifications are commented and should not affect the results
static void initialize(void) {
 594:	cf 93       	push	r28
 596:	df 93       	push	r29
 598:	00 d0       	rcall	.+0      	; 0x59a <initialize+0x6>
 59a:	00 d0       	rcall	.+0      	; 0x59c <initialize+0x8>
 59c:	00 d0       	rcall	.+0      	; 0x59e <initialize+0xa>
 59e:	cd b7       	in	r28, 0x3d	; 61
 5a0:	de b7       	in	r29, 0x3e	; 62
	// Setting a pointer to timer 1 reg
	volatile uint16_t * timer = (uint16_t *)0x84;
 5a2:	84 e8       	ldi	r24, 0x84	; 132
 5a4:	90 e0       	ldi	r25, 0x00	; 0
 5a6:	9c 83       	std	Y+4, r25	; 0x04
 5a8:	8b 83       	std	Y+3, r24	; 0x03
	
	// Setting power options
	CLKPR = 0x80;
 5aa:	81 e6       	ldi	r24, 0x61	; 97
 5ac:	90 e0       	ldi	r25, 0x00	; 0
 5ae:	20 e8       	ldi	r18, 0x80	; 128
 5b0:	fc 01       	movw	r30, r24
 5b2:	20 83       	st	Z, r18
	CLKPR = 0X00;
 5b4:	81 e6       	ldi	r24, 0x61	; 97
 5b6:	90 e0       	ldi	r25, 0x00	; 0
 5b8:	fc 01       	movw	r30, r24
 5ba:	10 82       	st	Z, r1
	
	// Setting the pre-scaling factor to 256
	TCCR1B = TCCR1B | TIMER_SCALING_1024;
 5bc:	81 e8       	ldi	r24, 0x81	; 129
 5be:	90 e0       	ldi	r25, 0x00	; 0
 5c0:	21 e8       	ldi	r18, 0x81	; 129
 5c2:	30 e0       	ldi	r19, 0x00	; 0
 5c4:	f9 01       	movw	r30, r18
 5c6:	20 81       	ld	r18, Z
 5c8:	25 60       	ori	r18, 0x05	; 5
 5ca:	fc 01       	movw	r30, r24
 5cc:	20 83       	st	Z, r18
	
	// Setting the pull up
	PORTB = PORTB   | (1<<7);
 5ce:	85 e2       	ldi	r24, 0x25	; 37
 5d0:	90 e0       	ldi	r25, 0x00	; 0
 5d2:	25 e2       	ldi	r18, 0x25	; 37
 5d4:	30 e0       	ldi	r19, 0x00	; 0
 5d6:	f9 01       	movw	r30, r18
 5d8:	20 81       	ld	r18, Z
 5da:	20 68       	ori	r18, 0x80	; 128
 5dc:	fc 01       	movw	r30, r24
 5de:	20 83       	st	Z, r18
	
	// Enabling interrupts
	MCUSR = MCUSR   | 1<<7;
 5e0:	84 e5       	ldi	r24, 0x54	; 84
 5e2:	90 e0       	ldi	r25, 0x00	; 0
 5e4:	24 e5       	ldi	r18, 0x54	; 84
 5e6:	30 e0       	ldi	r19, 0x00	; 0
 5e8:	f9 01       	movw	r30, r18
 5ea:	20 81       	ld	r18, Z
 5ec:	20 68       	ori	r18, 0x80	; 128
 5ee:	fc 01       	movw	r30, r24
 5f0:	20 83       	st	Z, r18
	EICRA = EICRA   | 3;
 5f2:	89 e6       	ldi	r24, 0x69	; 105
 5f4:	90 e0       	ldi	r25, 0x00	; 0
 5f6:	29 e6       	ldi	r18, 0x69	; 105
 5f8:	30 e0       	ldi	r19, 0x00	; 0
 5fa:	f9 01       	movw	r30, r18
 5fc:	20 81       	ld	r18, Z
 5fe:	23 60       	ori	r18, 0x03	; 3
 600:	fc 01       	movw	r30, r24
 602:	20 83       	st	Z, r18
	
	EIMSK = EIMSK   | 1<<7 | 1;
 604:	8d e3       	ldi	r24, 0x3D	; 61
 606:	90 e0       	ldi	r25, 0x00	; 0
 608:	2d e3       	ldi	r18, 0x3D	; 61
 60a:	30 e0       	ldi	r19, 0x00	; 0
 60c:	f9 01       	movw	r30, r18
 60e:	20 81       	ld	r18, Z
 610:	21 68       	ori	r18, 0x81	; 129
 612:	fc 01       	movw	r30, r24
 614:	20 83       	st	Z, r18
	PCMSK1 = PCMSK1 | 1<<7;
 616:	8c e6       	ldi	r24, 0x6C	; 108
 618:	90 e0       	ldi	r25, 0x00	; 0
 61a:	2c e6       	ldi	r18, 0x6C	; 108
 61c:	30 e0       	ldi	r19, 0x00	; 0
 61e:	f9 01       	movw	r30, r18
 620:	20 81       	ld	r18, Z
 622:	20 68       	ori	r18, 0x80	; 128
 624:	fc 01       	movw	r30, r24
 626:	20 83       	st	Z, r18
	
	// Setting timer int enabled
	TIMSK1 = TIMSK1|2;
 628:	8f e6       	ldi	r24, 0x6F	; 111
 62a:	90 e0       	ldi	r25, 0x00	; 0
 62c:	2f e6       	ldi	r18, 0x6F	; 111
 62e:	30 e0       	ldi	r19, 0x00	; 0
 630:	f9 01       	movw	r30, r18
 632:	20 81       	ld	r18, Z
 634:	22 60       	ori	r18, 0x02	; 2
 636:	fc 01       	movw	r30, r24
 638:	20 83       	st	Z, r18
	
	
	// Specifying the target interrupt period
	uint16_t * target_time = (uint16_t *)0x88;
 63a:	88 e8       	ldi	r24, 0x88	; 136
 63c:	90 e0       	ldi	r25, 0x00	; 0
 63e:	9e 83       	std	Y+6, r25	; 0x06
 640:	8d 83       	std	Y+5, r24	; 0x05
	*target_time = 391;												// Approximate form of 50ms in clock cycles * 1024
 642:	8d 81       	ldd	r24, Y+5	; 0x05
 644:	9e 81       	ldd	r25, Y+6	; 0x06
 646:	27 e8       	ldi	r18, 0x87	; 135
 648:	31 e0       	ldi	r19, 0x01	; 1
 64a:	fc 01       	movw	r30, r24
 64c:	31 83       	std	Z+1, r19	; 0x01
 64e:	20 83       	st	Z, r18
	
	
    int i;
    for (i=0; i<NTHREADS-1; i++)
 650:	1a 82       	std	Y+2, r1	; 0x02
 652:	19 82       	std	Y+1, r1	; 0x01
 654:	20 c0       	rjmp	.+64     	; 0x696 <initialize+0x102>
        threads[i].next = &threads[i+1];
 656:	89 81       	ldd	r24, Y+1	; 0x01
 658:	9a 81       	ldd	r25, Y+2	; 0x02
 65a:	9c 01       	movw	r18, r24
 65c:	2f 5f       	subi	r18, 0xFF	; 255
 65e:	3f 4f       	sbci	r19, 0xFF	; 255
 660:	4d e6       	ldi	r20, 0x6D	; 109
 662:	42 9f       	mul	r20, r18
 664:	c0 01       	movw	r24, r0
 666:	43 9f       	mul	r20, r19
 668:	90 0d       	add	r25, r0
 66a:	11 24       	eor	r1, r1
 66c:	9c 01       	movw	r18, r24
 66e:	2e 55       	subi	r18, 0x5E	; 94
 670:	3e 4f       	sbci	r19, 0xFE	; 254
 672:	49 81       	ldd	r20, Y+1	; 0x01
 674:	5a 81       	ldd	r21, Y+2	; 0x02
 676:	6d e6       	ldi	r22, 0x6D	; 109
 678:	64 9f       	mul	r22, r20
 67a:	c0 01       	movw	r24, r0
 67c:	65 9f       	mul	r22, r21
 67e:	90 0d       	add	r25, r0
 680:	11 24       	eor	r1, r1
 682:	8a 55       	subi	r24, 0x5A	; 90
 684:	9e 4f       	sbci	r25, 0xFE	; 254
 686:	fc 01       	movw	r30, r24
 688:	31 83       	std	Z+1, r19	; 0x01
 68a:	20 83       	st	Z, r18
	uint16_t * target_time = (uint16_t *)0x88;
	*target_time = 391;												// Approximate form of 50ms in clock cycles * 1024
	
	
    int i;
    for (i=0; i<NTHREADS-1; i++)
 68c:	89 81       	ldd	r24, Y+1	; 0x01
 68e:	9a 81       	ldd	r25, Y+2	; 0x02
 690:	01 96       	adiw	r24, 0x01	; 1
 692:	9a 83       	std	Y+2, r25	; 0x02
 694:	89 83       	std	Y+1, r24	; 0x01
 696:	89 81       	ldd	r24, Y+1	; 0x01
 698:	9a 81       	ldd	r25, Y+2	; 0x02
 69a:	03 97       	sbiw	r24, 0x03	; 3
 69c:	e4 f2       	brlt	.-72     	; 0x656 <initialize+0xc2>
        threads[i].next = &threads[i+1];
    threads[NTHREADS-1].next = NULL;
 69e:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <threads+0x14c>
 6a2:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <threads+0x14b>

	// reseting timer
	*timer = 0;
 6a6:	8b 81       	ldd	r24, Y+3	; 0x03
 6a8:	9c 81       	ldd	r25, Y+4	; 0x04
 6aa:	fc 01       	movw	r30, r24
 6ac:	11 82       	std	Z+1, r1	; 0x01
 6ae:	10 82       	st	Z, r1

    initialized = 1;
 6b0:	81 e0       	ldi	r24, 0x01	; 1
 6b2:	90 e0       	ldi	r25, 0x00	; 0
 6b4:	90 93 34 01 	sts	0x0134, r25	; 0x800134 <initialized+0x1>
 6b8:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <initialized>
}
 6bc:	00 00       	nop
 6be:	26 96       	adiw	r28, 0x06	; 6
 6c0:	0f b6       	in	r0, 0x3f	; 63
 6c2:	f8 94       	cli
 6c4:	de bf       	out	0x3e, r29	; 62
 6c6:	0f be       	out	0x3f, r0	; 63
 6c8:	cd bf       	out	0x3d, r28	; 61
 6ca:	df 91       	pop	r29
 6cc:	cf 91       	pop	r28
 6ce:	08 95       	ret

000006d0 <enqueue>:

// From the basic lib
static void enqueue(thread p, thread *queue) {
 6d0:	cf 93       	push	r28
 6d2:	df 93       	push	r29
 6d4:	00 d0       	rcall	.+0      	; 0x6d6 <enqueue+0x6>
 6d6:	00 d0       	rcall	.+0      	; 0x6d8 <enqueue+0x8>
 6d8:	00 d0       	rcall	.+0      	; 0x6da <enqueue+0xa>
 6da:	cd b7       	in	r28, 0x3d	; 61
 6dc:	de b7       	in	r29, 0x3e	; 62
 6de:	9c 83       	std	Y+4, r25	; 0x04
 6e0:	8b 83       	std	Y+3, r24	; 0x03
 6e2:	7e 83       	std	Y+6, r23	; 0x06
 6e4:	6d 83       	std	Y+5, r22	; 0x05
    p->next = NULL;
 6e6:	8b 81       	ldd	r24, Y+3	; 0x03
 6e8:	9c 81       	ldd	r25, Y+4	; 0x04
 6ea:	fc 01       	movw	r30, r24
 6ec:	15 82       	std	Z+5, r1	; 0x05
 6ee:	14 82       	std	Z+4, r1	; 0x04
    if (*queue == NULL) {
 6f0:	8d 81       	ldd	r24, Y+5	; 0x05
 6f2:	9e 81       	ldd	r25, Y+6	; 0x06
 6f4:	fc 01       	movw	r30, r24
 6f6:	80 81       	ld	r24, Z
 6f8:	91 81       	ldd	r25, Z+1	; 0x01
 6fa:	89 2b       	or	r24, r25
 6fc:	41 f4       	brne	.+16     	; 0x70e <enqueue+0x3e>
        *queue = p;
 6fe:	8d 81       	ldd	r24, Y+5	; 0x05
 700:	9e 81       	ldd	r25, Y+6	; 0x06
 702:	2b 81       	ldd	r18, Y+3	; 0x03
 704:	3c 81       	ldd	r19, Y+4	; 0x04
 706:	fc 01       	movw	r30, r24
 708:	31 83       	std	Z+1, r19	; 0x01
 70a:	20 83       	st	Z, r18
        thread q = *queue;
        while (q->next)
            q = q->next;
        q->next = p;
    }
}
 70c:	1d c0       	rjmp	.+58     	; 0x748 <enqueue+0x78>
static void enqueue(thread p, thread *queue) {
    p->next = NULL;
    if (*queue == NULL) {
        *queue = p;
    } else {
        thread q = *queue;
 70e:	8d 81       	ldd	r24, Y+5	; 0x05
 710:	9e 81       	ldd	r25, Y+6	; 0x06
 712:	fc 01       	movw	r30, r24
 714:	80 81       	ld	r24, Z
 716:	91 81       	ldd	r25, Z+1	; 0x01
 718:	9a 83       	std	Y+2, r25	; 0x02
 71a:	89 83       	std	Y+1, r24	; 0x01
        while (q->next)
 71c:	07 c0       	rjmp	.+14     	; 0x72c <enqueue+0x5c>
            q = q->next;
 71e:	89 81       	ldd	r24, Y+1	; 0x01
 720:	9a 81       	ldd	r25, Y+2	; 0x02
 722:	fc 01       	movw	r30, r24
 724:	84 81       	ldd	r24, Z+4	; 0x04
 726:	95 81       	ldd	r25, Z+5	; 0x05
 728:	9a 83       	std	Y+2, r25	; 0x02
 72a:	89 83       	std	Y+1, r24	; 0x01
    p->next = NULL;
    if (*queue == NULL) {
        *queue = p;
    } else {
        thread q = *queue;
        while (q->next)
 72c:	89 81       	ldd	r24, Y+1	; 0x01
 72e:	9a 81       	ldd	r25, Y+2	; 0x02
 730:	fc 01       	movw	r30, r24
 732:	84 81       	ldd	r24, Z+4	; 0x04
 734:	95 81       	ldd	r25, Z+5	; 0x05
 736:	89 2b       	or	r24, r25
 738:	91 f7       	brne	.-28     	; 0x71e <enqueue+0x4e>
            q = q->next;
        q->next = p;
 73a:	89 81       	ldd	r24, Y+1	; 0x01
 73c:	9a 81       	ldd	r25, Y+2	; 0x02
 73e:	2b 81       	ldd	r18, Y+3	; 0x03
 740:	3c 81       	ldd	r19, Y+4	; 0x04
 742:	fc 01       	movw	r30, r24
 744:	35 83       	std	Z+5, r19	; 0x05
 746:	24 83       	std	Z+4, r18	; 0x04
    }
}
 748:	00 00       	nop
 74a:	26 96       	adiw	r28, 0x06	; 6
 74c:	0f b6       	in	r0, 0x3f	; 63
 74e:	f8 94       	cli
 750:	de bf       	out	0x3e, r29	; 62
 752:	0f be       	out	0x3f, r0	; 63
 754:	cd bf       	out	0x3d, r28	; 61
 756:	df 91       	pop	r29
 758:	cf 91       	pop	r28
 75a:	08 95       	ret

0000075c <dequeue>:
// From the basic lib
static thread dequeue(thread *queue) {
 75c:	cf 93       	push	r28
 75e:	df 93       	push	r29
 760:	00 d0       	rcall	.+0      	; 0x762 <dequeue+0x6>
 762:	00 d0       	rcall	.+0      	; 0x764 <dequeue+0x8>
 764:	cd b7       	in	r28, 0x3d	; 61
 766:	de b7       	in	r29, 0x3e	; 62
 768:	9c 83       	std	Y+4, r25	; 0x04
 76a:	8b 83       	std	Y+3, r24	; 0x03
    thread p = *queue;
 76c:	8b 81       	ldd	r24, Y+3	; 0x03
 76e:	9c 81       	ldd	r25, Y+4	; 0x04
 770:	fc 01       	movw	r30, r24
 772:	80 81       	ld	r24, Z
 774:	91 81       	ldd	r25, Z+1	; 0x01
 776:	9a 83       	std	Y+2, r25	; 0x02
 778:	89 83       	std	Y+1, r24	; 0x01
    if (*queue) {
 77a:	8b 81       	ldd	r24, Y+3	; 0x03
 77c:	9c 81       	ldd	r25, Y+4	; 0x04
 77e:	fc 01       	movw	r30, r24
 780:	80 81       	ld	r24, Z
 782:	91 81       	ldd	r25, Z+1	; 0x01
 784:	89 2b       	or	r24, r25
 786:	71 f0       	breq	.+28     	; 0x7a4 <dequeue+0x48>
        *queue = (*queue)->next;
 788:	8b 81       	ldd	r24, Y+3	; 0x03
 78a:	9c 81       	ldd	r25, Y+4	; 0x04
 78c:	fc 01       	movw	r30, r24
 78e:	80 81       	ld	r24, Z
 790:	91 81       	ldd	r25, Z+1	; 0x01
 792:	fc 01       	movw	r30, r24
 794:	24 81       	ldd	r18, Z+4	; 0x04
 796:	35 81       	ldd	r19, Z+5	; 0x05
 798:	8b 81       	ldd	r24, Y+3	; 0x03
 79a:	9c 81       	ldd	r25, Y+4	; 0x04
 79c:	fc 01       	movw	r30, r24
 79e:	31 83       	std	Z+1, r19	; 0x01
 7a0:	20 83       	st	Z, r18
 7a2:	01 c0       	rjmp	.+2      	; 0x7a6 <dequeue+0x4a>
    } else {
        // Empty queue, kernel panic!!!
        while (1) ;  // not much else to do...
 7a4:	ff cf       	rjmp	.-2      	; 0x7a4 <dequeue+0x48>
    }
    return p;
 7a6:	89 81       	ldd	r24, Y+1	; 0x01
 7a8:	9a 81       	ldd	r25, Y+2	; 0x02
}
 7aa:	0f 90       	pop	r0
 7ac:	0f 90       	pop	r0
 7ae:	0f 90       	pop	r0
 7b0:	0f 90       	pop	r0
 7b2:	df 91       	pop	r29
 7b4:	cf 91       	pop	r28
 7b6:	08 95       	ret

000007b8 <dispatch>:

// From the basic lib
static void dispatch(thread next) {
 7b8:	cf 93       	push	r28
 7ba:	df 93       	push	r29
 7bc:	00 d0       	rcall	.+0      	; 0x7be <dispatch+0x6>
 7be:	cd b7       	in	r28, 0x3d	; 61
 7c0:	de b7       	in	r29, 0x3e	; 62
 7c2:	9a 83       	std	Y+2, r25	; 0x02
 7c4:	89 83       	std	Y+1, r24	; 0x01
    if (setjmp(current->context) == 0) {
 7c6:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <current>
 7ca:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <current+0x1>
 7ce:	06 96       	adiw	r24, 0x06	; 6
 7d0:	0e 94 2d 05 	call	0xa5a	; 0xa5a <setjmp>
 7d4:	89 2b       	or	r24, r25
 7d6:	69 f4       	brne	.+26     	; 0x7f2 <dispatch+0x3a>
        current = next;
 7d8:	89 81       	ldd	r24, Y+1	; 0x01
 7da:	9a 81       	ldd	r25, Y+2	; 0x02
 7dc:	90 93 2d 01 	sts	0x012D, r25	; 0x80012d <current+0x1>
 7e0:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <current>
        longjmp(next->context,1);
 7e4:	89 81       	ldd	r24, Y+1	; 0x01
 7e6:	9a 81       	ldd	r25, Y+2	; 0x02
 7e8:	06 96       	adiw	r24, 0x06	; 6
 7ea:	61 e0       	ldi	r22, 0x01	; 1
 7ec:	70 e0       	ldi	r23, 0x00	; 0
 7ee:	0e 94 4d 05 	call	0xa9a	; 0xa9a <longjmp>
    }
}
 7f2:	00 00       	nop
 7f4:	0f 90       	pop	r0
 7f6:	0f 90       	pop	r0
 7f8:	df 91       	pop	r29
 7fa:	cf 91       	pop	r28
 7fc:	08 95       	ret

000007fe <spawn>:

void spawn(void (* function)(int), int arg) {
 7fe:	cf 93       	push	r28
 800:	df 93       	push	r29
 802:	00 d0       	rcall	.+0      	; 0x804 <spawn+0x6>
 804:	00 d0       	rcall	.+0      	; 0x806 <spawn+0x8>
 806:	00 d0       	rcall	.+0      	; 0x808 <spawn+0xa>
 808:	cd b7       	in	r28, 0x3d	; 61
 80a:	de b7       	in	r29, 0x3e	; 62
 80c:	9c 83       	std	Y+4, r25	; 0x04
 80e:	8b 83       	std	Y+3, r24	; 0x03
 810:	7e 83       	std	Y+6, r23	; 0x06
 812:	6d 83       	std	Y+5, r22	; 0x05
    thread newp;

    DISABLE();
 814:	f8 94       	cli
    if (!initialized) initialize();
 816:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <initialized>
 81a:	90 91 34 01 	lds	r25, 0x0134	; 0x800134 <initialized+0x1>
 81e:	89 2b       	or	r24, r25
 820:	11 f4       	brne	.+4      	; 0x826 <spawn+0x28>
 822:	0e 94 ca 02 	call	0x594	; 0x594 <initialize>

    newp = dequeue(&freeQ);
 826:	8a e2       	ldi	r24, 0x2A	; 42
 828:	91 e0       	ldi	r25, 0x01	; 1
 82a:	0e 94 ae 03 	call	0x75c	; 0x75c <dequeue>
 82e:	9a 83       	std	Y+2, r25	; 0x02
 830:	89 83       	std	Y+1, r24	; 0x01
    newp->function = function;
 832:	89 81       	ldd	r24, Y+1	; 0x01
 834:	9a 81       	ldd	r25, Y+2	; 0x02
 836:	2b 81       	ldd	r18, Y+3	; 0x03
 838:	3c 81       	ldd	r19, Y+4	; 0x04
 83a:	fc 01       	movw	r30, r24
 83c:	31 83       	std	Z+1, r19	; 0x01
 83e:	20 83       	st	Z, r18
    newp->arg = arg;
 840:	89 81       	ldd	r24, Y+1	; 0x01
 842:	9a 81       	ldd	r25, Y+2	; 0x02
 844:	2d 81       	ldd	r18, Y+5	; 0x05
 846:	3e 81       	ldd	r19, Y+6	; 0x06
 848:	fc 01       	movw	r30, r24
 84a:	33 83       	std	Z+3, r19	; 0x03
 84c:	22 83       	std	Z+2, r18	; 0x02
    newp->next = NULL;
 84e:	89 81       	ldd	r24, Y+1	; 0x01
 850:	9a 81       	ldd	r25, Y+2	; 0x02
 852:	fc 01       	movw	r30, r24
 854:	15 82       	std	Z+5, r1	; 0x05
 856:	14 82       	std	Z+4, r1	; 0x04
    if (setjmp(newp->context) == 1) {
 858:	89 81       	ldd	r24, Y+1	; 0x01
 85a:	9a 81       	ldd	r25, Y+2	; 0x02
 85c:	06 96       	adiw	r24, 0x06	; 6
 85e:	0e 94 2d 05 	call	0xa5a	; 0xa5a <setjmp>
 862:	01 97       	sbiw	r24, 0x01	; 1
 864:	01 f5       	brne	.+64     	; 0x8a6 <spawn+0xa8>
        ENABLE();
 866:	78 94       	sei
        current->function(current->arg);
 868:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <current>
 86c:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <current+0x1>
 870:	fc 01       	movw	r30, r24
 872:	20 81       	ld	r18, Z
 874:	31 81       	ldd	r19, Z+1	; 0x01
 876:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <current>
 87a:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <current+0x1>
 87e:	fc 01       	movw	r30, r24
 880:	82 81       	ldd	r24, Z+2	; 0x02
 882:	93 81       	ldd	r25, Z+3	; 0x03
 884:	f9 01       	movw	r30, r18
 886:	09 95       	icall
        DISABLE();
 888:	f8 94       	cli
        enqueue(current, &freeQ);
 88a:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <current>
 88e:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <current+0x1>
 892:	6a e2       	ldi	r22, 0x2A	; 42
 894:	71 e0       	ldi	r23, 0x01	; 1
 896:	0e 94 68 03 	call	0x6d0	; 0x6d0 <enqueue>
        dispatch(dequeue(&readyQ));
 89a:	81 e3       	ldi	r24, 0x31	; 49
 89c:	91 e0       	ldi	r25, 0x01	; 1
 89e:	0e 94 ae 03 	call	0x75c	; 0x75c <dequeue>
 8a2:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <dispatch>
    }
    SETSTACK(&newp->context, &newp->stack);
 8a6:	89 81       	ldd	r24, Y+1	; 0x01
 8a8:	9a 81       	ldd	r25, Y+2	; 0x02
 8aa:	06 96       	adiw	r24, 0x06	; 6
 8ac:	40 96       	adiw	r24, 0x10	; 16
 8ae:	29 81       	ldd	r18, Y+1	; 0x01
 8b0:	3a 81       	ldd	r19, Y+2	; 0x02
 8b2:	23 5e       	subi	r18, 0xE3	; 227
 8b4:	3f 4f       	sbci	r19, 0xFF	; 255
 8b6:	24 5b       	subi	r18, 0xB4	; 180
 8b8:	3f 4f       	sbci	r19, 0xFF	; 255
 8ba:	fc 01       	movw	r30, r24
 8bc:	31 83       	std	Z+1, r19	; 0x01
 8be:	20 83       	st	Z, r18
 8c0:	89 81       	ldd	r24, Y+1	; 0x01
 8c2:	9a 81       	ldd	r25, Y+2	; 0x02
 8c4:	06 96       	adiw	r24, 0x06	; 6
 8c6:	42 96       	adiw	r24, 0x12	; 18
 8c8:	29 81       	ldd	r18, Y+1	; 0x01
 8ca:	3a 81       	ldd	r19, Y+2	; 0x02
 8cc:	23 5e       	subi	r18, 0xE3	; 227
 8ce:	3f 4f       	sbci	r19, 0xFF	; 255
 8d0:	24 5b       	subi	r18, 0xB4	; 180
 8d2:	3f 4f       	sbci	r19, 0xFF	; 255
 8d4:	fc 01       	movw	r30, r24
 8d6:	31 83       	std	Z+1, r19	; 0x01
 8d8:	20 83       	st	Z, r18

    enqueue(newp, &readyQ);
 8da:	89 81       	ldd	r24, Y+1	; 0x01
 8dc:	9a 81       	ldd	r25, Y+2	; 0x02
 8de:	61 e3       	ldi	r22, 0x31	; 49
 8e0:	71 e0       	ldi	r23, 0x01	; 1
 8e2:	0e 94 68 03 	call	0x6d0	; 0x6d0 <enqueue>
    ENABLE();
 8e6:	78 94       	sei
}
 8e8:	00 00       	nop
 8ea:	26 96       	adiw	r28, 0x06	; 6
 8ec:	0f b6       	in	r0, 0x3f	; 63
 8ee:	f8 94       	cli
 8f0:	de bf       	out	0x3e, r29	; 62
 8f2:	0f be       	out	0x3f, r0	; 63
 8f4:	cd bf       	out	0x3d, r28	; 61
 8f6:	df 91       	pop	r29
 8f8:	cf 91       	pop	r28
 8fa:	08 95       	ret

000008fc <yield>:

// Enques current thread and starts the next thread in line
void yield(void) {
 8fc:	cf 93       	push	r28
 8fe:	df 93       	push	r29
 900:	cd b7       	in	r28, 0x3d	; 61
 902:	de b7       	in	r29, 0x3e	; 62
	DISABLE();
 904:	f8 94       	cli
	// Pluck the first thread from the queue
	// Enqueue the thread that was plucked
	enqueue(current,&readyQ);
 906:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <current>
 90a:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <current+0x1>
 90e:	61 e3       	ldi	r22, 0x31	; 49
 910:	71 e0       	ldi	r23, 0x01	; 1
 912:	0e 94 68 03 	call	0x6d0	; 0x6d0 <enqueue>
	// Dequeue and execute next thread
	dispatch(dequeue(&readyQ));
 916:	81 e3       	ldi	r24, 0x31	; 49
 918:	91 e0       	ldi	r25, 0x01	; 1
 91a:	0e 94 ae 03 	call	0x75c	; 0x75c <dequeue>
 91e:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <dispatch>
	ENABLE();
 922:	78 94       	sei
}
 924:	00 00       	nop
 926:	df 91       	pop	r29
 928:	cf 91       	pop	r28
 92a:	08 95       	ret

0000092c <__vector_7>:


// Increments a timer counter and the resets the timer it self.
ISR(TIMER1_COMPA_vect){
 92c:	1f 92       	push	r1
 92e:	0f 92       	push	r0
 930:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fc05f>
 934:	0f 92       	push	r0
 936:	11 24       	eor	r1, r1
 938:	2f 93       	push	r18
 93a:	3f 93       	push	r19
 93c:	4f 93       	push	r20
 93e:	5f 93       	push	r21
 940:	6f 93       	push	r22
 942:	7f 93       	push	r23
 944:	8f 93       	push	r24
 946:	9f 93       	push	r25
 948:	af 93       	push	r26
 94a:	bf 93       	push	r27
 94c:	ef 93       	push	r30
 94e:	ff 93       	push	r31
 950:	cf 93       	push	r28
 952:	df 93       	push	r29
 954:	cd b7       	in	r28, 0x3d	; 61
 956:	de b7       	in	r29, 0x3e	; 62
	DISABLE();
 958:	f8 94       	cli
	timer_int_counter++;
 95a:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <timer_int_counter>
 95e:	90 91 30 01 	lds	r25, 0x0130	; 0x800130 <timer_int_counter+0x1>
 962:	01 96       	adiw	r24, 0x01	; 1
 964:	90 93 30 01 	sts	0x0130, r25	; 0x800130 <timer_int_counter+0x1>
 968:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <timer_int_counter>
	*timer = 0;
 96c:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <timer>
 970:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <timer+0x1>
 974:	fc 01       	movw	r30, r24
 976:	11 82       	std	Z+1, r1	; 0x01
 978:	10 82       	st	Z, r1
	ENABLE();
 97a:	78 94       	sei
	yield();
 97c:	0e 94 7e 04 	call	0x8fc	; 0x8fc <yield>
}
 980:	00 00       	nop
 982:	df 91       	pop	r29
 984:	cf 91       	pop	r28
 986:	ff 91       	pop	r31
 988:	ef 91       	pop	r30
 98a:	bf 91       	pop	r27
 98c:	af 91       	pop	r26
 98e:	9f 91       	pop	r25
 990:	8f 91       	pop	r24
 992:	7f 91       	pop	r23
 994:	6f 91       	pop	r22
 996:	5f 91       	pop	r21
 998:	4f 91       	pop	r20
 99a:	3f 91       	pop	r19
 99c:	2f 91       	pop	r18
 99e:	0f 90       	pop	r0
 9a0:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fc05f>
 9a4:	0f 90       	pop	r0
 9a6:	1f 90       	pop	r1
 9a8:	18 95       	reti

000009aa <get_timer_int_counter>:
// Not disabeling the interrupts since this will be inlined by any optimizing compiler
uint16_t get_timer_int_counter(){
 9aa:	cf 93       	push	r28
 9ac:	df 93       	push	r29
 9ae:	cd b7       	in	r28, 0x3d	; 61
 9b0:	de b7       	in	r29, 0x3e	; 62
	return timer_int_counter;
 9b2:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <timer_int_counter>
 9b6:	90 91 30 01 	lds	r25, 0x0130	; 0x800130 <timer_int_counter+0x1>
}
 9ba:	df 91       	pop	r29
 9bc:	cf 91       	pop	r28
 9be:	08 95       	ret

000009c0 <reset_timer_int_counter>:
// Not disabeling the interrupts since this will be inlined by any optimizing compiler
void reset_timer_int_counter(){
 9c0:	cf 93       	push	r28
 9c2:	df 93       	push	r29
 9c4:	cd b7       	in	r28, 0x3d	; 61
 9c6:	de b7       	in	r29, 0x3e	; 62
	timer_int_counter = 0;
 9c8:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <timer_int_counter+0x1>
 9cc:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <timer_int_counter>
}
 9d0:	00 00       	nop
 9d2:	df 91       	pop	r29
 9d4:	cf 91       	pop	r28
 9d6:	08 95       	ret

000009d8 <__divmodsi4>:
 9d8:	05 2e       	mov	r0, r21
 9da:	97 fb       	bst	r25, 7
 9dc:	1e f4       	brtc	.+6      	; 0x9e4 <__divmodsi4+0xc>
 9de:	00 94       	com	r0
 9e0:	0e 94 03 05 	call	0xa06	; 0xa06 <__negsi2>
 9e4:	57 fd       	sbrc	r21, 7
 9e6:	07 d0       	rcall	.+14     	; 0x9f6 <__divmodsi4_neg2>
 9e8:	0e 94 0b 05 	call	0xa16	; 0xa16 <__udivmodsi4>
 9ec:	07 fc       	sbrc	r0, 7
 9ee:	03 d0       	rcall	.+6      	; 0x9f6 <__divmodsi4_neg2>
 9f0:	4e f4       	brtc	.+18     	; 0xa04 <__divmodsi4_exit>
 9f2:	0c 94 03 05 	jmp	0xa06	; 0xa06 <__negsi2>

000009f6 <__divmodsi4_neg2>:
 9f6:	50 95       	com	r21
 9f8:	40 95       	com	r20
 9fa:	30 95       	com	r19
 9fc:	21 95       	neg	r18
 9fe:	3f 4f       	sbci	r19, 0xFF	; 255
 a00:	4f 4f       	sbci	r20, 0xFF	; 255
 a02:	5f 4f       	sbci	r21, 0xFF	; 255

00000a04 <__divmodsi4_exit>:
 a04:	08 95       	ret

00000a06 <__negsi2>:
 a06:	90 95       	com	r25
 a08:	80 95       	com	r24
 a0a:	70 95       	com	r23
 a0c:	61 95       	neg	r22
 a0e:	7f 4f       	sbci	r23, 0xFF	; 255
 a10:	8f 4f       	sbci	r24, 0xFF	; 255
 a12:	9f 4f       	sbci	r25, 0xFF	; 255
 a14:	08 95       	ret

00000a16 <__udivmodsi4>:
 a16:	a1 e2       	ldi	r26, 0x21	; 33
 a18:	1a 2e       	mov	r1, r26
 a1a:	aa 1b       	sub	r26, r26
 a1c:	bb 1b       	sub	r27, r27
 a1e:	fd 01       	movw	r30, r26
 a20:	0d c0       	rjmp	.+26     	; 0xa3c <__udivmodsi4_ep>

00000a22 <__udivmodsi4_loop>:
 a22:	aa 1f       	adc	r26, r26
 a24:	bb 1f       	adc	r27, r27
 a26:	ee 1f       	adc	r30, r30
 a28:	ff 1f       	adc	r31, r31
 a2a:	a2 17       	cp	r26, r18
 a2c:	b3 07       	cpc	r27, r19
 a2e:	e4 07       	cpc	r30, r20
 a30:	f5 07       	cpc	r31, r21
 a32:	20 f0       	brcs	.+8      	; 0xa3c <__udivmodsi4_ep>
 a34:	a2 1b       	sub	r26, r18
 a36:	b3 0b       	sbc	r27, r19
 a38:	e4 0b       	sbc	r30, r20
 a3a:	f5 0b       	sbc	r31, r21

00000a3c <__udivmodsi4_ep>:
 a3c:	66 1f       	adc	r22, r22
 a3e:	77 1f       	adc	r23, r23
 a40:	88 1f       	adc	r24, r24
 a42:	99 1f       	adc	r25, r25
 a44:	1a 94       	dec	r1
 a46:	69 f7       	brne	.-38     	; 0xa22 <__udivmodsi4_loop>
 a48:	60 95       	com	r22
 a4a:	70 95       	com	r23
 a4c:	80 95       	com	r24
 a4e:	90 95       	com	r25
 a50:	9b 01       	movw	r18, r22
 a52:	ac 01       	movw	r20, r24
 a54:	bd 01       	movw	r22, r26
 a56:	cf 01       	movw	r24, r30
 a58:	08 95       	ret

00000a5a <setjmp>:
 a5a:	dc 01       	movw	r26, r24
 a5c:	2d 92       	st	X+, r2
 a5e:	3d 92       	st	X+, r3
 a60:	4d 92       	st	X+, r4
 a62:	5d 92       	st	X+, r5
 a64:	6d 92       	st	X+, r6
 a66:	7d 92       	st	X+, r7
 a68:	8d 92       	st	X+, r8
 a6a:	9d 92       	st	X+, r9
 a6c:	ad 92       	st	X+, r10
 a6e:	bd 92       	st	X+, r11
 a70:	cd 92       	st	X+, r12
 a72:	dd 92       	st	X+, r13
 a74:	ed 92       	st	X+, r14
 a76:	fd 92       	st	X+, r15
 a78:	0d 93       	st	X+, r16
 a7a:	1d 93       	st	X+, r17
 a7c:	cd 93       	st	X+, r28
 a7e:	dd 93       	st	X+, r29
 a80:	ff 91       	pop	r31
 a82:	ef 91       	pop	r30
 a84:	8d b7       	in	r24, 0x3d	; 61
 a86:	8d 93       	st	X+, r24
 a88:	8e b7       	in	r24, 0x3e	; 62
 a8a:	8d 93       	st	X+, r24
 a8c:	8f b7       	in	r24, 0x3f	; 63
 a8e:	8d 93       	st	X+, r24
 a90:	ed 93       	st	X+, r30
 a92:	fd 93       	st	X+, r31
 a94:	88 27       	eor	r24, r24
 a96:	99 27       	eor	r25, r25
 a98:	09 94       	ijmp

00000a9a <longjmp>:
 a9a:	dc 01       	movw	r26, r24
 a9c:	cb 01       	movw	r24, r22
 a9e:	81 30       	cpi	r24, 0x01	; 1
 aa0:	91 05       	cpc	r25, r1
 aa2:	81 1d       	adc	r24, r1
 aa4:	2d 90       	ld	r2, X+
 aa6:	3d 90       	ld	r3, X+
 aa8:	4d 90       	ld	r4, X+
 aaa:	5d 90       	ld	r5, X+
 aac:	6d 90       	ld	r6, X+
 aae:	7d 90       	ld	r7, X+
 ab0:	8d 90       	ld	r8, X+
 ab2:	9d 90       	ld	r9, X+
 ab4:	ad 90       	ld	r10, X+
 ab6:	bd 90       	ld	r11, X+
 ab8:	cd 90       	ld	r12, X+
 aba:	dd 90       	ld	r13, X+
 abc:	ed 90       	ld	r14, X+
 abe:	fd 90       	ld	r15, X+
 ac0:	0d 91       	ld	r16, X+
 ac2:	1d 91       	ld	r17, X+
 ac4:	cd 91       	ld	r28, X+
 ac6:	dd 91       	ld	r29, X+
 ac8:	ed 91       	ld	r30, X+
 aca:	fd 91       	ld	r31, X+
 acc:	0d 90       	ld	r0, X+
 ace:	f8 94       	cli
 ad0:	fe bf       	out	0x3e, r31	; 62
 ad2:	0f be       	out	0x3f, r0	; 63
 ad4:	ed bf       	out	0x3d, r30	; 61
 ad6:	ed 91       	ld	r30, X+
 ad8:	fd 91       	ld	r31, X+
 ada:	09 94       	ijmp

00000adc <_exit>:
 adc:	f8 94       	cli

00000ade <__stop_program>:
 ade:	ff cf       	rjmp	.-2      	; 0xade <__stop_program>
