INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab2/lab2/try_again.sim/sim_1/impl/timing/xsim/tb_max3sint16b_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max3sint16b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab2/lab2/try_again.srcs/sim_1/imports/lab2/tb_max3sint16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_max3sint16b
