core overlay high perform embed comput fpgas rio stia hora cio neto inesc instituto superior engenharia lisboa ipl portug inesc instituto superior cnico universidad lisboa portug mvestia hcn inesc abstract work propos configur core overlay high perform embed comput size intern memori support oper number port configur independ core lay overlay evalu matrix multipl decomposit fast fourier transform fft zynq fpga platform system level core overlay avoid complex hardwar design good perform introduct embed system wit exponenti growth number divers process requir stringent time market requir high perform embed system flexibl adapt divers util case updat time process capac meet real time requir high perform robust architectur design space consist configur process unit implement field programm gate array fpga fpgas offer benefit determin reliabl applic specif integr circuit asic execut time critic algorithm applic implement slower power hungri processor general design dedic hardwar specif algorithm fpgas requir hardwar expertis design technolog procedia public accept architectur core simul model systemc stia rio neto horacio maltez wilson silva rita ana comput reconfigur journal intern fpgas architectur overlay gpu potenti steffan kingyen vlsid multipl matrix precis doubl perform high base fpga narayanan patkar joshi kumar march comput transact ieee fpgas decompos effici memori manc perfor high peterson sun dou asap ing comput perform high acceler point float fpga measur practic strenski cappello fpl fpga virtex densiti high multipl matrix analysi stia neto silva ana jose system transact ieic mip scheme control sleep dynam grain fine seki jan dac asp soc processor manycor architectur refer smyleref oue sasaki soga hirao nguyen kondo fpl fpga unit arithmet point float precis singl plement effici stia neto silva ana jose plasma project http processor plasma core open subsystem processor core product http fpga subsystem processor core recor recor dec fpgas comput configur confer intern comput reconfigur approach 