/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Mon May 28 20:22:57 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUWide> INST_d2e_data_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_rl;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_rl;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUInt8> INST_e2d_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_e2d_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_e2d_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_e2d_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_e2d_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_e2d_data_0_dummy_1_1;
  MOD_Wire<tUWide> INST_e2d_data_0_lat_0;
  MOD_Wire<tUWide> INST_e2d_data_0_lat_1;
  MOD_Reg<tUWide> INST_e2d_data_0_rl;
  MOD_Reg<tUInt8> INST_e2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2d_deqP_rl;
  MOD_Reg<tUInt8> INST_e2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2d_enqP_rl;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Reg<tUWide> INST_e2m_data_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_rl;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_rl;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_execRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUInt8> INST_m2d_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_m2d_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_m2d_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_m2d_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_m2d_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_m2d_data_0_dummy_1_1;
  MOD_Wire<tUWide> INST_m2d_data_0_lat_0;
  MOD_Wire<tUWide> INST_m2d_data_0_lat_1;
  MOD_Reg<tUWide> INST_m2d_data_0_rl;
  MOD_Reg<tUInt8> INST_m2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2d_deqP_rl;
  MOD_Reg<tUInt8> INST_m2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2d_enqP_rl;
  MOD_Reg<tUInt8> INST_m2e_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_m2e_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_m2e_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_m2e_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_m2e_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_m2e_data_0_dummy_1_1;
  MOD_Wire<tUWide> INST_m2e_data_0_lat_0;
  MOD_Wire<tUWide> INST_m2e_data_0_lat_1;
  MOD_Reg<tUWide> INST_m2e_data_0_rl;
  MOD_Reg<tUInt8> INST_m2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2e_deqP_rl;
  MOD_Reg<tUInt8> INST_m2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2e_enqP_rl;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Reg<tUWide> INST_m2w_data_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_rl;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_rl;
  MOD_Reg<tUInt64> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_stall;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d283;
  tUInt8 DEF_x__h51322;
  tUInt8 DEF_SEL_ARR_e2m_data_0_398_BIT_195_451_e2m_data_1__ETC___d1454;
  tUInt8 DEF_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399_400__ETC___d1417;
  tUInt8 DEF_SEL_ARR_NOT_d2e_data_0_036_BIT_348_095_096_NOT_ETC___d1100;
  tUInt8 DEF_x__h44734;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BITS_422_TO_419_045_d2e_ETC___d1048;
  tUInt8 DEF_x__h37736;
  tUInt8 DEF_cnt1__h15024;
  tUInt8 DEF_x__h30645;
  tUWide DEF_e2m_data_1___d1401;
  tUWide DEF_e2m_data_0___d1398;
  tUWide DEF_m2w_data_1___d1728;
  tUWide DEF_m2w_data_0___d1725;
  tUWide DEF_d2e_data_1___d1038;
  tUWide DEF_d2e_data_0___d1036;
  tUInt8 DEF_upd__h55273;
  tUInt8 DEF_upd__h51251;
  tUInt8 DEF_upd__h50937;
  tUInt8 DEF_upd__h46597;
  tUInt8 DEF_upd__h44663;
  tUInt8 DEF_upd__h44349;
  tUInt8 DEF_upd__h40842;
  tUInt8 DEF_upd__h37665;
  tUInt8 DEF_upd__h37351;
  tUInt8 DEF_upd__h31086;
  tUInt8 DEF_upd__h30574;
  tUInt8 DEF_upd__h30260;
  tUInt8 DEF_condFlag___d1061;
  tUInt8 DEF_upd__h57386;
  tUInt8 DEF_upd__h58332;
  tUInt8 DEF_upd__h58390;
  tUInt8 DEF_upd__h28487;
  tUInt8 DEF_upd__h50381;
  tUInt8 DEF_upd__h28420;
  tUInt8 DEF_upd__h41307;
  tUInt8 DEF_upd__h49070;
  tUInt8 DEF_upd__h33587;
  tUInt8 DEF_upd__h47102;
  tUInt8 DEF_upd__h33119;
  tUInt8 DEF_upd__h43646;
  tUInt8 DEF_m2w_deqP_dummy2_1__h51219;
  tUInt8 DEF_m2w_deqP_dummy2_0__h55309;
  tUInt8 DEF_m2w_enqP_dummy2_1__h51057;
  tUInt8 DEF_m2w_enqP_dummy2_0__h51044;
  tUInt8 DEF_e2m_deqP_dummy2_1__h44631;
  tUInt8 DEF_e2m_deqP_dummy2_0__h46633;
  tUInt8 DEF_e2m_enqP_dummy2_1__h44469;
  tUInt8 DEF_e2m_enqP_dummy2_0__h44456;
  tUInt8 DEF_d2e_deqP_dummy2_1__h37633;
  tUInt8 DEF_d2e_deqP_dummy2_0__h40878;
  tUInt8 DEF_d2e_enqP_dummy2_1__h37471;
  tUInt8 DEF_d2e_enqP_dummy2_0__h37458;
  tUInt8 DEF_f2d_deqP_dummy2_1__h30542;
  tUInt8 DEF_f2d_deqP_dummy2_0__h31122;
  tUInt8 DEF_f2d_enqP_dummy2_1__h30380;
  tUInt8 DEF_f2d_enqP_dummy2_0__h30367;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h57506;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h57493;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h58358;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h57312;
  tUInt8 DEF_execRedirect_deqP_dummy2_1__h28607;
  tUInt8 DEF_execRedirect_deqP_dummy2_0__h28594;
  tUInt8 DEF_execRedirect_enqP_dummy2_1__h28388;
  tUInt8 DEF_execRedirect_enqP_dummy2_0__h50417;
  tUInt8 DEF_m2e_deqP_dummy2_1__h41427;
  tUInt8 DEF_m2e_deqP_dummy2_0__h41414;
  tUInt8 DEF_m2e_enqP_dummy2_1__h41208;
  tUInt8 DEF_m2e_enqP_dummy2_0__h49106;
  tUInt8 DEF_m2d_deqP_dummy2_1__h33707;
  tUInt8 DEF_m2d_deqP_dummy2_0__h33694;
  tUInt8 DEF_m2d_enqP_dummy2_1__h33488;
  tUInt8 DEF_m2d_enqP_dummy2_0__h47138;
  tUInt8 DEF_e2d_deqP_dummy2_1__h33239;
  tUInt8 DEF_e2d_deqP_dummy2_0__h33226;
  tUInt8 DEF_e2d_enqP_dummy2_1__h33020;
  tUInt8 DEF_e2d_enqP_dummy2_0__h43682;
  tUInt8 DEF_stall__h30992;
  tUInt8 DEF_eEpoch__h41034;
  tUInt8 DEF_d2e_data_0_036_BITS_415_TO_413___d1050;
  tUInt8 DEF_d2e_data_1_038_BITS_415_TO_413___d1052;
  tUInt8 DEF_n__read__h55272;
  tUInt8 DEF_n__read__h46596;
  tUInt8 DEF_x__h51289;
  tUInt8 DEF_condFlag_061_BIT_2___d1063;
  tUInt8 DEF_condFlag_061_BIT_1___d1074;
  tUInt8 DEF_condFlag_061_BIT_0___d1062;
  tUInt8 DEF_n__read__h40841;
  tUInt8 DEF_x__h44701;
  tUInt8 DEF_n__read__h31085;
  tUInt8 DEF_x__h37703;
  tUInt8 DEF_x__h30612;
  tUInt8 DEF_y__h31195;
  tUInt8 DEF_y__h55382;
  tUInt8 DEF_y__h46706;
  tUInt8 DEF_y__h40951;
  tUInt8 DEF_SEL_ARR_e2m_data_0_398_BITS_539_TO_536_413_e2m_ETC___d1416;
  tUInt8 DEF_SEL_ARR_NOT_m2w_data_0_725_BIT_539_726_727_NOT_ETC___d1732;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_398_BIT_529_435_436_NOT_ETC___d1440;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_398_BIT_535_419_420_NOT_ETC___d1424;
  tUInt8 DEF_SEL_ARR_e2m_data_0_398_BIT_0_406_e2m_data_1_40_ETC___d1409;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399_400_NOT_ETC___d1405;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BITS_415_TO_413_050_EQ__ETC___d1085;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BITS_415_TO_413_050_EQ__ETC___d1080;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BITS_415_TO_413_050_EQ__ETC___d1073;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BITS_415_TO_413_050_EQ__ETC___d1069;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BITS_415_TO_413_050_EQ__ETC___d1060;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BITS_415_TO_413_050_EQ__ETC___d1055;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BIT_0_037_d2e_data_1_03_ETC___d1041;
  tUInt8 DEF_IF_IF_execRedirect_enqP_dummy2_1_55_THEN_IF_ex_ETC___d264;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BITS_422_TO_419_045_d2e_ETC___d1101;
  tUInt8 DEF_IF_m2w_deqP_lat_0_whas__50_THEN_m2w_deqP_lat_0_ETC___d253;
  tUInt8 DEF_IF_e2m_deqP_lat_0_whas__36_THEN_e2m_deqP_lat_0_ETC___d239;
  tUInt8 DEF_IF_d2e_deqP_lat_0_whas__22_THEN_d2e_deqP_lat_0_ETC___d225;
  tUInt8 DEF_IF_f2d_deqP_lat_0_whas__08_THEN_f2d_deqP_lat_0_ETC___d211;
  tUInt8 DEF_y__h57539;
  tUInt8 DEF_x__h57538;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__87_THEN_statR_ETC___d190;
  tUInt8 DEF_n__read__h50380;
  tUInt8 DEF_n__read__h49069;
  tUInt8 DEF_n__read__h47101;
  tUInt8 DEF_y__h41460;
  tUInt8 DEF_n__read__h43645;
  tUInt8 DEF_y__h33740;
  tUInt8 DEF_y__h33272;
  tUInt8 DEF_y__h28640;
  tUInt8 DEF_n__read__h28286;
  tUInt8 DEF_IF_execRedirect_enqP_lat_0_whas__66_THEN_execR_ETC___d169;
  tUInt8 DEF_condFlag_061_BIT_0_062_OR_NOT_condFlag_061_BIT_ETC___d1065;
  tUInt8 DEF_NOT_condFlag_061_BIT_2_063___d1064;
  tUInt8 DEF_NOT_condFlag_061_BIT_1_074_075_OR_condFlag_061_ETC___d1076;
  tUInt8 DEF_condFlag_061_BIT_1_074_OR_condFlag_061_BIT_2_063___d1086;
  tUInt8 DEF_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399_400__ETC___d1418;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BITS_422_TO_419_045_d2e_ETC___d1049;
  tUInt8 DEF_SEL_ARR_e2m_data_0_398_BIT_0_406_e2m_data_1_40_ETC___d1410;
  tUInt8 DEF_SEL_ARR_d2e_data_0_036_BIT_0_037_d2e_data_1_03_ETC___d1043;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399_400_NOT_ETC___d1412;
  tUInt8 DEF_NOT_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399__ETC___d1434;
  tUInt8 DEF_NOT_SEL_ARR_d2e_data_0_036_BIT_0_037_d2e_data__ETC___d1044;
  tUInt8 DEF_NOT_SEL_ARR_d2e_data_0_036_BITS_415_TO_413_050_ETC___d1093;
  tUInt8 DEF_NOT_condFlag_061_BIT_1_074___d1075;
  tUInt8 DEF_NOT_IF_IF_execRedirect_enqP_dummy2_1_55_THEN_I_ETC___d265;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_m2e_data_0_lat_0_whas__08_THEN_m2e_data_0_l_ETC___d129;
  tUInt8 DEF_IF_m2e_data_0_lat_0_whas__08_THEN_NOT_m2e_data_ETC___d134;
  tUInt8 DEF_IF_m2e_data_0_lat_0_whas__08_THEN_NOT_m2e_data_ETC___d118;
  tUInt8 DEF_IF_m2d_data_0_lat_0_whas__6_THEN_NOT_m2d_data__ETC___d82;
  tUInt8 DEF_IF_e2d_data_0_lat_0_whas_THEN_NOT_e2d_data_0_l_ETC___d30;
  tUInt8 DEF_IF_m2d_data_0_lat_0_whas__6_THEN_m2d_data_0_la_ETC___d77;
  tUInt8 DEF_IF_m2d_data_0_lat_0_whas__6_THEN_NOT_m2d_data__ETC___d66;
  tUInt8 DEF_IF_e2d_data_0_lat_0_whas_THEN_e2d_data_0_lat_0_ETC___d25;
  tUInt8 DEF_IF_e2d_data_0_lat_0_whas_THEN_NOT_e2d_data_0_l_ETC___d14;
  tUWide DEF__dfoo12;
  tUWide DEF__1_CONCAT_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_535_ETC___d1507;
  tUWide DEF__1_CONCAT_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_529_ETC___d1594;
  tUWide DEF__dfoo8;
  tUWide DEF__1_CONCAT_SEL_ARR_e2m_data_0_398_BITS_539_TO_53_ETC___d1706;
  tUWide DEF__0_CONCAT_DONTCARE___d1365;
  tUWide DEF__dfoo6;
  tUWide DEF__dfoo4;
  tUWide DEF__1_CONCAT_SEL_ARR_d2e_data_0_036_BITS_422_TO_41_ETC___d1361;
  tUWide DEF__0_CONCAT_DONTCARE_365_CONCAT_SEL_ARR_d2e_data__ETC___d1366;
  tUWide DEF__dfoo2;
  tUWide DEF_f2d_data_1___d523;
  tUWide DEF_f2d_data_0___d521;
  tUWide DEF_iMem_req_pc_88___d289;
  tUWide DEF_m2e_data_0_rl___d111;
  tUWide DEF_m2e_data_0_lat_1_wget____d106;
  tUWide DEF_m2e_data_0_lat_0_wget____d109;
  tUWide DEF_m2d_data_0_rl___d59;
  tUWide DEF_m2d_data_0_lat_1_wget____d54;
  tUWide DEF_m2d_data_0_lat_0_wget____d57;
  tUWide DEF_e2d_data_0_rl___d7;
  tUWide DEF_e2d_data_0_lat_1_wget____d2;
  tUWide DEF_e2d_data_0_lat_0_wget____d5;
  tUInt64 DEF_upd__h29943;
  tUInt64 DEF_upd__h30076;
  tUInt8 DEF_statRedirect_data_0_rl__h16190;
  tUInt8 DEF_upd__h41240;
  tUInt8 DEF_upd__h33520;
  tUInt8 DEF_upd__h33052;
  tUInt8 DEF_m2e_data_0_lat_0_whas____d108;
  tUInt8 DEF_m2d_data_0_lat_0_whas____d56;
  tUInt8 DEF_e2d_data_0_lat_0_whas____d4;
  tUWide DEF__read_inst__h31256;
  tUWide DEF__read_inst__h31264;
  tUInt64 DEF_x__h9392;
  tUInt64 DEF_x__h9389;
  tUInt64 DEF_x__h5666;
  tUInt64 DEF_x__h5663;
  tUInt64 DEF_x__h1940;
  tUInt64 DEF_x__h1937;
  tUWide DEF_inst__h30986;
  tUInt8 DEF_m2e_data_0_rl_11_BIT_70___d112;
  tUInt8 DEF_m2e_data_0_rl_11_BIT_64___d128;
  tUInt8 DEF_m2e_data_0_lat_0_wget__09_BIT_70___d110;
  tUInt8 DEF_m2e_data_0_lat_0_wget__09_BIT_64___d127;
  tUInt8 DEF_m2d_data_0_rl_9_BIT_70___d60;
  tUInt8 DEF_m2d_data_0_rl_9_BIT_64___d76;
  tUInt8 DEF_m2d_data_0_lat_0_wget__7_BIT_70___d58;
  tUInt8 DEF_m2d_data_0_lat_0_wget__7_BIT_64___d75;
  tUInt8 DEF_e2d_data_0_rl_BIT_70___d8;
  tUInt8 DEF_e2d_data_0_rl_BIT_64___d24;
  tUInt8 DEF_e2d_data_0_lat_0_wget_BIT_70___d6;
  tUInt8 DEF_e2d_data_0_lat_0_wget_BIT_64___d23;
  tUInt64 DEF_IF_m2e_data_0_lat_0_whas__08_THEN_m2e_data_0_l_ETC___d139;
  tUInt64 DEF_IF_m2d_data_0_lat_0_whas__6_THEN_m2d_data_0_la_ETC___d87;
  tUInt64 DEF_IF_e2d_data_0_lat_0_whas_THEN_e2d_data_0_lat_0_ETC___d35;
  tUInt64 DEF_IF_execRedirect_data_0_lat_0_whas__59_THEN_exe_ETC___d162;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__80_THEN_sta_ETC___d183;
  tUInt8 DEF_IF_m2e_enqP_lat_0_whas__45_THEN_m2e_enqP_lat_0_ETC___d148;
  tUInt8 DEF_IF_m2d_enqP_lat_0_whas__3_THEN_m2d_enqP_lat_0__ETC___d96;
  tUInt8 DEF_IF_e2d_enqP_lat_0_whas__1_THEN_e2d_enqP_lat_0__ETC___d44;
  tUWide DEF_SEL_ARR_d2e_data_0_036_BITS_422_TO_419_045_d2e_ETC___d1360;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_398_BIT_535_41_ETC___d1705;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_036_BIT_342_312_313_ETC___d1359;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_398_BIT_523_49_ETC___d1704;
  tUWide DEF_NOT_SEL_ARR_d2e_data_0_036_BITS_418_TO_416_134_ETC___d1307;
  tUWide DEF_IF_IF_IF_m2e_enqP_dummy2_1_119_THEN_IF_m2e_enq_ETC___d1358;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_398_BIT_523_49_ETC___d1506;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_398_BIT_458_53_ETC___d1630;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_398_BIT_393_63_ETC___d1703;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_036_BIT_194_222_223_ETC___d1330;
  tUWide DEF_DONTCARE_CONCAT_SEL_ARR_d2e_data_0_036_BITS_41_ETC___d1357;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_21_BITS_208_TO_129_22_f2_ETC___d1003;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_21_BITS_208_TO_129_22_f2_ETC___d994;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399_400__ETC___d1660;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399_400__ETC___d1702;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_21_BITS_208_TO_129_22_f2_ETC___d993;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_21_BITS_208_TO_129_22_f2_ETC___d992;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_036_BITS_418_TO_416_134__ETC___d1356;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_21_BITS_208_TO_129_22_f2_ETC___d991;
  tUWide DEF_IF_NOT_IF_IF_e2d_enqP_dummy2_1_66_THEN_IF_e2d__ETC___d828;
  tUWide DEF_IF_NOT_IF_IF_e2d_enqP_dummy2_1_66_THEN_IF_e2d__ETC___d990;
  tUWide DEF_SEL_ARR_e2m_data_0_398_BIT_196_674_e2m_data_1__ETC___d1701;
  tUWide DEF_iMem_req_pc_88_89_CONCAT_pc_88_CONCAT_pc_88_PL_ETC___d481;
  tUWide DEF_pc_88_PLUS_IF_iMem_req_pc_88_89_BITS_79_TO_76__ETC___d480;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_036_BITS_422_TO_419_045__ETC___d1355;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399_400__ETC___d1700;
  tUWide DEF_IF_NOT_IF_IF_e2d_enqP_dummy2_1_66_THEN_IF_e2d__ETC___d876;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_21_BITS_208_TO_129_22_f_ETC___d986;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_21_BITS_208_TO_129_22_f_ETC___d989;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_036_BITS_422_TO_419_045__ETC___d1354;
  tUWide DEF_IF_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399_4_ETC___d1685;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_398_BIT_65_686_ETC___d1699;
  tUWide DEF_NOT_IF_SEL_ARR_NOT_e2m_data_0_398_BIT_540_399__ETC___d1564;
  tUWide DEF__1_CONCAT_IF_SEL_ARR_d2e_data_0_036_BITS_422_TO_ETC___d1308;
  tUWide DEF_IF_m2e_data_0_lat_1_whas__05_THEN_m2e_data_0_l_ETC___d142;
  tUWide DEF_IF_e2d_data_0_lat_1_whas_THEN_e2d_data_0_lat_1_ETC___d38;
  tUWide DEF_IF_m2d_data_0_lat_1_whas__3_THEN_m2d_data_0_la_ETC___d90;
 
 /* Rules */
 public:
  void RL_e2d_data_0_canon();
  void RL_e2d_enqP_canon();
  void RL_e2d_deqP_canon();
  void RL_m2d_data_0_canon();
  void RL_m2d_enqP_canon();
  void RL_m2d_deqP_canon();
  void RL_m2e_data_0_canon();
  void RL_m2e_enqP_canon();
  void RL_m2e_deqP_canon();
  void RL_execRedirect_data_0_canon();
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_d2e_enqP_canon();
  void RL_d2e_deqP_canon();
  void RL_e2m_enqP_canon();
  void RL_e2m_deqP_canon();
  void RL_m2w_enqP_canon();
  void RL_m2w_deqP_canon();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExec();
  void RL_doMem();
  void RL_doWrite();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt64 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
