<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue May 16 20:28:18 2023" VIVADOVERSION="2021.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="left_channel_in" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_left_channel_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gain_0" PORT="left_channel_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="right_channel_in" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_right_channel_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gain_0" PORT="right_channel_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gain_0" PORT="clk"/>
        <CONNECTION INSTANCE="overdrive_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gain_0" PORT="reset_n"/>
        <CONNECTION INSTANCE="overdrive_0" PORT="reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="param1" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_param1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gain_0" PORT="gain_value"/>
        <CONNECTION INSTANCE="overdrive_0" PORT="gain_value"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="param2" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_param2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="overdrive_0" PORT="clip_value"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="left_channel_out" RIGHT="0" SIGIS="data" SIGNAME="overdrive_0_left_channel_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="overdrive_0" PORT="left_channel_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="right_channel_out" RIGHT="0" SIGIS="data" SIGNAME="overdrive_0_right_channel_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="overdrive_0" PORT="right_channel_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en_gain" SIGIS="undef" SIGNAME="External_Ports_en_gain">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gain_0" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en_overdrive" SIGIS="undef" SIGNAME="External_Ports_en_overdrive">
      <CONNECTIONS>
        <CONNECTION INSTANCE="overdrive_0" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/gain_0" HWVERSION="1.0" INSTANCE="gain_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gain" VLNV="xilinx.com:user:gain:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_gain_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="External_Ports_en_gain">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en_gain"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gain_value" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_param1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="param1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="left_channel_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_left_channel_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="left_channel_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="right_channel_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_right_channel_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="right_channel_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="left_channel_out" RIGHT="0" SIGIS="undef" SIGNAME="gain_0_left_channel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="overdrive_0" PORT="left_channel_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="right_channel_out" RIGHT="0" SIGIS="undef" SIGNAME="gain_0_right_channel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="overdrive_0" PORT="right_channel_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/overdrive_0" HWVERSION="1.0" INSTANCE="overdrive_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="overdrive" VLNV="xilinx.com:user:overdrive:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_overdrive_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="External_Ports_en_overdrive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en_overdrive"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gain_value" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_param1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="param1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="clip_value" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_param2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="param2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="left_channel_in" RIGHT="0" SIGIS="undef" SIGNAME="gain_0_left_channel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gain_0" PORT="left_channel_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="right_channel_in" RIGHT="0" SIGIS="undef" SIGNAME="gain_0_right_channel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gain_0" PORT="right_channel_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="left_channel_out" RIGHT="0" SIGIS="undef" SIGNAME="overdrive_0_left_channel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="left_channel_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="right_channel_out" RIGHT="0" SIGIS="undef" SIGNAME="overdrive_0_right_channel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="right_channel_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
