0.6
2019.2
Nov  6 2019
21:42:20
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_0_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_0_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_0_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_0_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_0_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_0_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_0_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_0_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_10_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_10_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_10_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_10_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_10_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_10_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_10_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_10_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_11_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_11_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_11_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_11_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_11_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_11_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_11_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_11_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_12_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_12_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_12_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_12_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_12_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_12_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_12_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_12_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_1_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_1_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_1_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_1_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_1_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_1_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_1_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_1_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_2_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_2_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_2_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_2_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_2_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_2_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_2_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_2_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_3_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_3_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_3_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_3_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_3_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_3_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_3_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_3_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_4_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_4_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_4_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_4_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_4_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_4_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_4_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_4_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_5_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_5_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_5_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_5_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_5_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_5_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_5_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_5_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_6_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_6_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_6_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_6_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_6_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_6_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_6_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_6_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_7_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_7_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_7_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_7_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_7_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_7_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_7_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_7_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_8_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_8_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_8_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_8_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_8_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_8_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_8_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_8_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_9_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_9_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_9_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_9_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_9_2_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_9_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_attr_9_3_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_attr_9_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_0_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_0_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_0_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_0_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_10_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_10_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_10_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_10_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_11_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_11_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_11_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_11_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_12_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_12_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_12_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_12_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_1_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_1_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_1_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_1_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_2_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_2_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_2_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_2_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_3_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_3_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_3_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_3_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_4_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_4_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_4_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_4_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_5_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_5_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_5_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_5_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_6_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_6_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_6_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_6_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_7_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_7_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_7_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_7_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_8_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_8_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_8_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_8_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_9_0_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_9_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_edge_index_9_1_V.v,1660896123,systemVerilog,,,,AESL_automem_edge_index_9_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_0_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_10_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_10_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_11_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_11_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_12_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_12_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_1_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_2_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_3_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_4_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_4_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_5_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_5_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_6_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_6_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_7_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_7_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_8_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_8_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_layer11_out_9_V.v,1660896123,systemVerilog,,,,AESL_automem_layer11_out_9_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_0_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_0_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_0_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_0_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_0_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_0_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_10_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_10_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_10_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_10_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_10_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_10_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_1_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_1_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_1_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_1_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_1_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_1_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_2_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_2_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_2_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_2_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_2_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_2_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_3_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_3_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_3_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_3_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_3_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_3_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_4_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_4_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_4_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_4_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_4_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_4_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_5_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_5_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_5_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_5_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_5_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_5_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_6_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_6_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_6_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_6_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_6_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_6_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_7_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_7_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_7_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_7_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_7_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_7_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_8_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_8_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_8_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_8_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_8_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_8_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_9_0_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_9_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_9_1_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_9_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_automem_node_attr_9_2_V.v,1660896123,systemVerilog,,,,AESL_automem_node_attr_9_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_deadlock_detection_unit.v,1660896195,systemVerilog,,,,AESL_deadlock_detect_unit,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_deadlock_detector.v,1660896195,systemVerilog,,,,AESL_deadlock_detector,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/AESL_deadlock_report_unit.v,1660896195,systemVerilog,,,,AESL_deadlock_report_unit,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/Block_proc.v,1660895536,systemVerilog,,,,Block_proc,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/Loop_edge_choose_ver.v,1660895592,systemVerilog,,,,Loop_edge_choose_ver,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/Loop_edge_choose_ver_1.v,1660895539,systemVerilog,,,,Loop_edge_choose_ver_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/Loop_edge_compute_lo.v,1660895601,systemVerilog,,,,Loop_edge_compute_lo,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/Loop_edge_compute_lo_1.v,1660895546,systemVerilog,,,,Loop_edge_compute_lo_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/Loop_fetch_loop_proc.v,1660895561,systemVerilog,,,,Loop_fetch_loop_proc,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/Loop_node_compute_lo.v,1660895587,systemVerilog,,,,Loop_node_compute_lo,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/Loop_out_loop_proc.v,1660895577,systemVerilog,,,,Loop_out_loop_proc,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/clone_vector.v,1660895538,systemVerilog,,,,clone_vector,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/clone_vector_1.v,1660895537,systemVerilog,,,,clone_vector_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/clone_vector_2.v,1660895559,systemVerilog,,,,clone_vector_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/clone_vector_3.v,1660895536,systemVerilog,,,,clone_vector_3,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_mult_3lyr.v,1660895586,systemVerilog,,,,dense_mult_3lyr,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_mult_3lyr_1.v,1660895544,systemVerilog,,,,dense_mult_3lyr_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_mult_3lyr_2.v,1660895598,systemVerilog,,,,dense_mult_3lyr_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_resource_0_0.v,1660895596,systemVerilog,,,,dense_resource_0_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_resource_0_0_1.v,1660895544,systemVerilog,,,,dense_resource_0_0_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_resource_0_0_2.v,1660895582,systemVerilog,,,,dense_resource_0_0_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_resource_0_0_3.v,1660895594,systemVerilog,,,,dense_resource_0_0_3,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_resource_1_0.v,1660895584,systemVerilog,,,,dense_resource_1_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_resource_1_0_1.v,1660895540,systemVerilog,,,,dense_resource_1_0_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/dense_resource_2_0.v,1660895542,systemVerilog,,,,dense_resource_2_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example.autotb.v,1660896195,systemVerilog,,,,apatb_example_top,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example.v,1660895874,systemVerilog,,,,example,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_edge_indehub.v,1660895916,systemVerilog,,,,example_edge_indehub,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_edge_indehub_memcore.v,1660895916,systemVerilog,,,,example_edge_indehub_memcore;example_edge_indehub_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_edge_indeikb.v,1660895916,systemVerilog,,,,example_edge_indeikb,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_edge_indeikb_memcore.v,1660895916,systemVerilog,,,,example_edge_indeikb_memcore;example_edge_indeikb_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1dEe.v,1660895916,systemVerilog,,,,example_mul_mul_1dEe;example_mul_mul_1dEe_DSP48_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1fYi.v,1660895916,systemVerilog,,,,example_mul_mul_1fYi;example_mul_mul_1fYi_DSP48_4,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1lbW.v,1660895916,systemVerilog,,,,example_mul_mul_1lbW;example_mul_mul_1lbW_DSP48_10,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1mb6.v,1660895916,systemVerilog,,,,example_mul_mul_1mb6;example_mul_mul_1mb6_DSP48_11,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1ncg.v,1660895916,systemVerilog,,,,example_mul_mul_1ncg;example_mul_mul_1ncg_DSP48_12,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1ocq.v,1660895916,systemVerilog,,,,example_mul_mul_1ocq;example_mul_mul_1ocq_DSP48_13,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1pcA.v,1660895916,systemVerilog,,,,example_mul_mul_1pcA;example_mul_mul_1pcA_DSP48_14,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1qcK.v,1660895916,systemVerilog,,,,example_mul_mul_1qcK;example_mul_mul_1qcK_DSP48_15,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1rcU.v,1660895916,systemVerilog,,,,example_mul_mul_1rcU;example_mul_mul_1rcU_DSP48_16,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1sc4.v,1660895916,systemVerilog,,,,example_mul_mul_1sc4;example_mul_mul_1sc4_DSP48_17,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1tde.v,1660895916,systemVerilog,,,,example_mul_mul_1tde;example_mul_mul_1tde_DSP48_18,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1udo.v,1660895916,systemVerilog,,,,example_mul_mul_1udo;example_mul_mul_1udo_DSP48_19,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1vdy.v,1660895916,systemVerilog,,,,example_mul_mul_1vdy;example_mul_mul_1vdy_DSP48_20,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_1wdI.v,1660895916,systemVerilog,,,,example_mul_mul_1wdI;example_mul_mul_1wdI_DSP48_21,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_6eOg.v,1660895916,systemVerilog,,,,example_mul_mul_6eOg;example_mul_mul_6eOg_DSP48_3,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_6jbC.v,1660895916,systemVerilog,,,,example_mul_mul_6jbC;example_mul_mul_6jbC_DSP48_8,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_7g8j.v,1660895916,systemVerilog,,,,example_mul_mul_7g8j;example_mul_mul_7g8j_DSP48_5,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_7ibs.v,1660895916,systemVerilog,,,,example_mul_mul_7ibs;example_mul_mul_7ibs_DSP48_7,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_8cud.v,1660895916,systemVerilog,,,,example_mul_mul_8cud;example_mul_mul_8cud_DSP48_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_8hbi.v,1660895916,systemVerilog,,,,example_mul_mul_8hbi;example_mul_mul_8hbi_DSP48_6,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_9bkb.v,1660895916,systemVerilog,,,,example_mul_mul_9bkb;example_mul_mul_9bkb_DSP48_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_mul_mul_9kbM.v,1660895916,systemVerilog,,,,example_mul_mul_9kbM;example_mul_mul_9kbM_DSP48_9,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_node_attrgXb_x.v,1660895916,systemVerilog,,,,example_node_attrgXb_x,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_node_attrgXb_x_memcore.v,1660895916,systemVerilog,,,,example_node_attrgXb_x_memcore;example_node_attrgXb_x_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_node_attryd2.v,1660895916,systemVerilog,,,,example_node_attryd2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/example_node_attryd2_memcore.v,1660895916,systemVerilog,,,,example_node_attryd2_memcore;example_node_attryd2_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/relu.v,1660895542,systemVerilog,,,,relu,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/sigmoid.v,1660895599,systemVerilog,,,,sigmoid,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output_current/add/source_to_target/axi/ii_1/example_par_4/sim/verilog/sigmoid_sigmoid_txdS.v,1660895916,systemVerilog,,,,sigmoid_sigmoid_txdS;sigmoid_sigmoid_txdS_rom,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
