ELF Header:
  Magic:   7f 45 4c 46 01 01 01 00 00 00 00 00 00 00 00 00 
  Class:                             ELF32
  Data:                              2's complement, little endian
  Version:                           1 (current)
  OS/ABI:                            UNIX - System V
  ABI Version:                       0
  Type:                              EXEC (Executable file)
  Machine:                           ARM
  Version:                           0x1
  Entry point address:               0x0
  Start of program headers:          52 (bytes into file)
  Start of section headers:          211552 (bytes into file)
  Flags:                             0x5000200, Version5 EABI, soft-float ABI
  Size of this header:               52 (bytes)
  Size of program headers:           32 (bytes)
  Number of program headers:         3
  Size of section headers:           40 (bytes)
  Number of section headers:         22
  Section header string table index: 21

Section Headers:
  [Nr] Name              Type            Addr     Off    Size   ES Flg Lk Inf Al
  [ 0]                   NULL            00000000 000000 000000 00      0   0  0
  [ 1] .text             PROGBITS        00000000 010000 00055c 00  AX  0   0  4
  [ 2] .ctors            PROGBITS        0000055c 020010 000000 00   W  0   0  1
  [ 3] .dtors            PROGBITS        0000055c 020010 000000 00   W  0   0  1
  [ 4] .fastcode         PROGBITS        00120000 020010 000000 00   W  0   0  1
  [ 5] .data             PROGBITS        00120000 020000 000010 00  WA  0   0  4
  [ 6] .bss              NOBITS          00120010 020010 000000 00  WA  0   0  1
  [ 7] .heaparea         NOBITS          00120010 020010 000c00 00  WA  0   0  4
  [ 8] .stackarea        NOBITS          00120c10 020c10 000400 00  WA  0   0  4
  [ 9] .debug_aranges    PROGBITS        00000000 020010 0000f8 00      0   0  1
  [10] .debug_info       PROGBITS        00000000 020108 000907 00      0   0  1
  [11] .debug_abbrev     PROGBITS        00000000 020a0f 0003b5 00      0   0  1
  [12] .debug_line       PROGBITS        00000000 020dc4 001267 00      0   0  1
  [13] .debug_frame      PROGBITS        00000000 02202c 0002f8 00      0   0  4
  [14] .debug_str        PROGBITS        00000000 022324 00d0dd 01  MS  0   0  1
  [15] .debug_ranges     PROGBITS        00000000 02f401 0000c8 00      0   0  1
  [16] .debug_macro      PROGBITS        00000000 02f4c9 003acb 00      0   0  1
  [17] .comment          PROGBITS        00000000 032f94 000049 01  MS  0   0  1
  [18] .ARM.attributes   ARM_ATTRIBUTES  00000000 032fdd 00002d 00      0   0  1
  [19] .symtab           SYMTAB          00000000 03300c 000700 10     20  67  4
  [20] .strtab           STRTAB          00000000 03370c 000279 00      0   0  1
  [21] .shstrtab         STRTAB          00000000 033985 0000da 00      0   0  1
Key to Flags:
  W (write), A (alloc), X (execute), M (merge), S (strings), I (info),
  L (link order), O (extra OS processing required), G (group), T (TLS),
  C (compressed), x (unknown), o (OS specific), E (exclude),
  y (purecode), p (processor specific)

Program Headers:
  Type           Offset   VirtAddr   PhysAddr   FileSiz MemSiz  Flg Align
  LOAD           0x010000 0x00000000 0x00000000 0x0055c 0x0055c R E 0x10000
  LOAD           0x020000 0x00120000 0x0000055c 0x00010 0x00c10 RW  0x10000
  LOAD           0x000c10 0x00120c10 0x0000056c 0x00000 0x00400 RW  0x10000

 Section to Segment mapping:
  Segment Sections...
   00     .text 
   01     .data .bss .heaparea 
   02     .stackarea 

arm_rootboot.elf:     file format elf32-littlearm
arm_rootboot.elf
architecture: armv7, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00010000 vaddr 0x00000000 paddr 0x00000000 align 2**16
         filesz 0x0000055c memsz 0x0000055c flags r-x
    LOAD off    0x00020000 vaddr 0x00120000 paddr 0x0000055c align 2**16
         filesz 0x00000010 memsz 0x00000c10 flags rw-
    LOAD off    0x00000c10 vaddr 0x00120c10 paddr 0x0000056c align 2**16
         filesz 0x00000000 memsz 0x00000400 flags rw-
private flags = 0x5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name            Size      VMA       LMA       File off  Algn  Flags
  0 .text           0000055c  00000000  00000000  00010000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ctors          00000000  0000055c  0000055c  00020010  2**0  CONTENTS
  2 .dtors          00000000  0000055c  0000055c  00020010  2**0  CONTENTS
  3 .fastcode       00000000  00120000  00120000  00020010  2**0  CONTENTS
  4 .data           00000010  00120000  0000055c  00020000  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .bss            00000000  00120010  0000056c  00020010  2**0  ALLOC
  6 .heaparea       00000c00  00120010  0000056c  00020010  2**2  ALLOC
  7 .stackarea      00000400  00120c10  0000056c  00020c10  2**2  ALLOC
  8 .debug_aranges  000000f8  00000000  00000000  00020010  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_info     00000907  00000000  00000000  00020108  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev   000003b5  00000000  00000000  00020a0f  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_line     00001267  00000000  00000000  00020dc4  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_frame    000002f8  00000000  00000000  0002202c  2**2  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_str      0000d0dd  00000000  00000000  00022324  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges   000000c8  00000000  00000000  0002f401  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro    00003acb  00000000  00000000  0002f4c9  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment        00000049  00000000  00000000  00032f94  2**0  CONTENTS, READONLY
 17 .ARM.attributes 0000002d  00000000  00000000  00032fdd  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
0000055c l    d  .ctors	00000000 .ctors
0000055c l    d  .dtors	00000000 .dtors
00120000 l    d  .fastcode	00000000 .fastcode
00120000 l    d  .data	00000000 .data
00120010 l    d  .bss	00000000 .bss
00120010 l    d  .heaparea	00000000 .heaparea
00120c10 l    d  .stackarea	00000000 .stackarea
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    df *ABS*	00000000 startup_HM3S9B96_IT.c
00000000 l    df *ABS*	00000000 system_HM3S9B96_hc.c
00000440 l     F .text	0000000e __enable_irq
00000000 l    df *ABS*	00000000 rootboot.c
00000466 l     F .text	0000000e __disable_irq
000fc488 l       *ABS*	00000000 *ABS*0xfc488
00000390 g     F .text	0000003c DebugMon_Handler
00000290 g     F .text	00000034 HardFault_Handler
0000040c g     F .text	00000034 SysTick_Handler
0000055c g       *ABS*	00000000 _sidata
000003cc g     F .text	00000040 PendSV_Handler
00000260 g     F .text	00000030 NMI_Handler
0000055c g       .dtors	00000000 _etext
00120010 g       .heaparea	00000000 _sheap
00120010 g       .bss	00000000 _sbss
00120000 g     O .data	00000004 SystemCoreClock
00000324 g     F .text	0000003c UsageFault_Handler
00000514 g     F .text	0000001a write_addr
00120000 g       .data	00000000 _sdata
00120010 g       .bss	00000000 _ebss
00000144 g     F .text	000000a8 Reset_Handler
0012000c g     O .data	00000004 USBClock
0000020c g     F .text	00000054 uart_init
000001ec g     F .text	00000006 Default_Handler
00120004 g     O .data	00000004 PeripheralClock
0000052e g     F .text	0000000c save_context_handler
00120000 g       .fastcode	00000000 _efastcode
000002c4 g     F .text	00000030 MemManage_Handler
00000548 g     F .text	00000014 main
00000474 g     F .text	0000009c Boot_Jump
00120c10 g     O .stackarea	00000400 pulStack
00000360 g     F .text	00000030 SVC_Handler
0000045a g     F .text	0000000c SystemInit
00120c10 g       .stackarea	00000000 _sstack
0012c000 g       .stackarea	00000000 __StackTop
000001f2 g     F .text	0000001a write_address
000001ec  w    F .text	00000006 Default_IRQHandler
0000055c g       .dtors	00000000 _sifastcode
00120000 g       .fastcode	00000000 _sfastcode
00121010 g       .stackarea	00000000 _estack
0012c000 g       *ABS*	00000000 __stack
0000053a g     F .text	0000000e plic_handler
00120c10 g       .heaparea	00000000 _eheap
00120010 g       .data	00000000 _edata
00121010 g       .stackarea	00000000 _end
0012bc00 g       *ABS*	00000000 __StackLimit
00000000 g     O .text	00000144 g_pfnVectors
0000044e g     F .text	0000000c SystemCoreClockUpdate
00120008 g     O .data	00000004 EMCClock
000002f4 g     F .text	00000030 BusFault_Handler
00120010 g     O .heaparea	00000c00 pulHeap



Disassembly of section .text:

00000000 <g_pfnVectors>:
   0:	00 c0 12 00 45 01 00 00 61 02 00 00 91 02 00 00     ....E...a.......
  10:	c5 02 00 00 f5 02 00 00 25 03 00 00 00 00 00 00     ........%.......
	...
  2c:	61 03 00 00 91 03 00 00 00 00 00 00 cd 03 00 00     a...............
  3c:	0d 04 00 00 2f 05 00 00 3b 05 00 00 ed 01 00 00     ..../...;.......
  4c:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  5c:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  6c:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  7c:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  8c:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  9c:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  ac:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  bc:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  cc:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  dc:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  ec:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
  fc:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
 10c:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
 11c:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
 12c:	ed 01 00 00 ed 01 00 00 ed 01 00 00 ed 01 00 00     ................
 13c:	ed 01 00 00 ed 01 00 00                             ........

00000144 <Reset_Handler>:
Reset_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:204
* Return         :
*******************************************************************************/
#define APP_EXIT				 (*(volatile unsigned long *)0x20094100)

void Reset_Handler(void)
{
 144:	4668      	mov	r0, sp
 146:	f020 0107 	bic.w	r1, r0, #7
 14a:	468d      	mov	sp, r1
 14c:	b581      	push	{r0, r7, lr}
 14e:	b085      	sub	sp, #20
 150:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:205
	SystemInit();
 152:	f000 f982 	bl	45a <SystemInit>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:208
	uint32_t *pulDest;
    uint32_t *pulSrc;
	uint32_t temp=0;
 156:	2300      	movs	r3, #0
 158:	607b      	str	r3, [r7, #4]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:213
    //
    // Copy the data segment initializers from flash to SRAM in ROM mode
    //

    if (&_sidata != &_sdata) {	// only if needed
 15a:	4a1c      	ldr	r2, [pc, #112]	; (1cc <Reset_Handler+0x88>)
 15c:	4b1c      	ldr	r3, [pc, #112]	; (1d0 <Reset_Handler+0x8c>)
 15e:	429a      	cmp	r2, r3
 160:	d010      	beq.n	184 <Reset_Handler+0x40>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:214
		pulSrc = &_sidata;
 162:	4b1a      	ldr	r3, [pc, #104]	; (1cc <Reset_Handler+0x88>)
 164:	60bb      	str	r3, [r7, #8]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:215
		for(pulDest = &_sdata; pulDest < &_edata; ) {
 166:	4b1a      	ldr	r3, [pc, #104]	; (1d0 <Reset_Handler+0x8c>)
 168:	60fb      	str	r3, [r7, #12]
 16a:	e007      	b.n	17c <Reset_Handler+0x38>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:216
			*(pulDest++) = *(pulSrc++);
 16c:	68ba      	ldr	r2, [r7, #8]
 16e:	1d13      	adds	r3, r2, #4
 170:	60bb      	str	r3, [r7, #8]
 172:	68fb      	ldr	r3, [r7, #12]
 174:	1d19      	adds	r1, r3, #4
 176:	60f9      	str	r1, [r7, #12]
 178:	6812      	ldr	r2, [r2, #0]
 17a:	601a      	str	r2, [r3, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:215 (discriminator 1)
		for(pulDest = &_sdata; pulDest < &_edata; ) {
 17c:	68fb      	ldr	r3, [r7, #12]
 17e:	4a15      	ldr	r2, [pc, #84]	; (1d4 <Reset_Handler+0x90>)
 180:	4293      	cmp	r3, r2
 182:	d3f3      	bcc.n	16c <Reset_Handler+0x28>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:222
		}
    }

    // Copy the .fastcode code from ROM to SRAM

    if (&_sifastcode != &_sfastcode) {	// only if needed
 184:	4a14      	ldr	r2, [pc, #80]	; (1d8 <Reset_Handler+0x94>)
 186:	4b15      	ldr	r3, [pc, #84]	; (1dc <Reset_Handler+0x98>)
 188:	429a      	cmp	r2, r3
 18a:	d010      	beq.n	1ae <Reset_Handler+0x6a>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:223
    	pulSrc = &_sifastcode;
 18c:	4b12      	ldr	r3, [pc, #72]	; (1d8 <Reset_Handler+0x94>)
 18e:	60bb      	str	r3, [r7, #8]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:224
		for(pulDest = &_sfastcode; pulDest < &_efastcode; ) {
 190:	4b12      	ldr	r3, [pc, #72]	; (1dc <Reset_Handler+0x98>)
 192:	60fb      	str	r3, [r7, #12]
 194:	e007      	b.n	1a6 <Reset_Handler+0x62>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:225
			*(pulDest++) = *(pulSrc++);
 196:	68ba      	ldr	r2, [r7, #8]
 198:	1d13      	adds	r3, r2, #4
 19a:	60bb      	str	r3, [r7, #8]
 19c:	68fb      	ldr	r3, [r7, #12]
 19e:	1d19      	adds	r1, r3, #4
 1a0:	60f9      	str	r1, [r7, #12]
 1a2:	6812      	ldr	r2, [r2, #0]
 1a4:	601a      	str	r2, [r3, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:224 (discriminator 1)
		for(pulDest = &_sfastcode; pulDest < &_efastcode; ) {
 1a6:	68fb      	ldr	r3, [r7, #12]
 1a8:	4a0d      	ldr	r2, [pc, #52]	; (1e0 <Reset_Handler+0x9c>)
 1aa:	4293      	cmp	r3, r2
 1ac:	d3f3      	bcc.n	196 <Reset_Handler+0x52>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:232
    }
	
    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 1ae:	4b0d      	ldr	r3, [pc, #52]	; (1e4 <Reset_Handler+0xa0>)
 1b0:	60fb      	str	r3, [r7, #12]
 1b2:	e004      	b.n	1be <Reset_Handler+0x7a>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:234
    {
        *(pulDest++) = 0;
 1b4:	68fb      	ldr	r3, [r7, #12]
 1b6:	1d1a      	adds	r2, r3, #4
 1b8:	60fa      	str	r2, [r7, #12]
 1ba:	2200      	movs	r2, #0
 1bc:	601a      	str	r2, [r3, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:232 (discriminator 1)
    for(pulDest = &_sbss; pulDest < &_ebss; )
 1be:	68fb      	ldr	r3, [r7, #12]
 1c0:	4a09      	ldr	r2, [pc, #36]	; (1e8 <Reset_Handler+0xa4>)
 1c2:	4293      	cmp	r3, r2
 1c4:	d3f6      	bcc.n	1b4 <Reset_Handler+0x70>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:240
    }

    //
    // Call the application's entry point.
    //
    main();
 1c6:	f000 f9bf 	bl	548 <main>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:247 (discriminator 1)
    //
    // exit TODO will goto Default_Handler
    //	
	// temp = APP_EXIT;
	// APP_EXIT = 0x80000000;
	while(1);
 1ca:	e7fe      	b.n	1ca <Reset_Handler+0x86>
 1cc:	0000055c 	.word	0x0000055c
 1d0:	00120000 	.word	0x00120000
 1d4:	00120010 	.word	0x00120010
 1d8:	0000055c 	.word	0x0000055c
 1dc:	00120000 	.word	0x00120000
 1e0:	00120000 	.word	0x00120000
 1e4:	00120010 	.word	0x00120010
 1e8:	00120010 	.word	0x00120010

000001ec <Default_Handler>:
Default_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:278
// This is the code that gets called when the processor receives an unexpected
// interrupt.  This simply enters an infinite loop, preserving the system state
// for examination by a debugger.
//
//*****************************************************************************
void Default_Handler(void) {
 1ec:	b480      	push	{r7}
 1ee:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:281 (discriminator 1)
	// Go into an infinite loop.
	//
	while (1) {
 1f0:	e7fe      	b.n	1f0 <Default_Handler+0x4>

000001f2 <write_address>:
write_address():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:287
		// uart_printf("system error! \r\n");
	}
}

void write_address(int addr, int val)
{
 1f2:	b480      	push	{r7}
 1f4:	b083      	sub	sp, #12
 1f6:	af00      	add	r7, sp, #0
 1f8:	6078      	str	r0, [r7, #4]
 1fa:	6039      	str	r1, [r7, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:288
    *(volatile int *)addr = val;
 1fc:	687b      	ldr	r3, [r7, #4]
 1fe:	683a      	ldr	r2, [r7, #0]
 200:	601a      	str	r2, [r3, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:289
	return;
 202:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:290
}
 204:	370c      	adds	r7, #12
 206:	46bd      	mov	sp, r7
 208:	bc80      	pop	{r7}
 20a:	4770      	bx	lr

0000020c <uart_init>:
uart_init():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:293
#define uart_putchar(data) { HM_UART0->TFIFO = (data);}

void uart_init(){
 20c:	b580      	push	{r7, lr}
 20e:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:294
    write_address(0x4000c018, 0x01);
 210:	2101      	movs	r1, #1
 212:	480d      	ldr	r0, [pc, #52]	; (248 <uart_init+0x3c>)
 214:	f7ff ffed 	bl	1f2 <write_address>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:295
    write_address(0x4000c034, 0x44);
 218:	2144      	movs	r1, #68	; 0x44
 21a:	480c      	ldr	r0, [pc, #48]	; (24c <uart_init+0x40>)
 21c:	f7ff ffe9 	bl	1f2 <write_address>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:296
    write_address(0x4000c004, 0x1020);
 220:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 224:	480a      	ldr	r0, [pc, #40]	; (250 <uart_init+0x44>)
 226:	f7ff ffe4 	bl	1f2 <write_address>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:297
    write_address(0x4000c000, 0x17);
 22a:	2117      	movs	r1, #23
 22c:	4809      	ldr	r0, [pc, #36]	; (254 <uart_init+0x48>)
 22e:	f7ff ffe0 	bl	1f2 <write_address>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:298
    write_address(0x4000c008, 0x01);
 232:	2101      	movs	r1, #1
 234:	4808      	ldr	r0, [pc, #32]	; (258 <uart_init+0x4c>)
 236:	f7ff ffdc 	bl	1f2 <write_address>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:299
    write_address(0x4000c044, 0x40);
 23a:	2140      	movs	r1, #64	; 0x40
 23c:	4807      	ldr	r0, [pc, #28]	; (25c <uart_init+0x50>)
 23e:	f7ff ffd8 	bl	1f2 <write_address>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:300
}
 242:	bf00      	nop
 244:	bd80      	pop	{r7, pc}
 246:	bf00      	nop
 248:	4000c018 	.word	0x4000c018
 24c:	4000c034 	.word	0x4000c034
 250:	4000c004 	.word	0x4000c004
 254:	4000c000 	.word	0x4000c000
 258:	4000c008 	.word	0x4000c008
 25c:	4000c044 	.word	0x4000c044

00000260 <NMI_Handler>:
NMI_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:302

void NMI_Handler(void) {
 260:	b480      	push	{r7}
 262:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:303
    uart_putchar('N');
 264:	4b09      	ldr	r3, [pc, #36]	; (28c <NMI_Handler+0x2c>)
 266:	224e      	movs	r2, #78	; 0x4e
 268:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:304
    uart_putchar('M');
 26a:	4b08      	ldr	r3, [pc, #32]	; (28c <NMI_Handler+0x2c>)
 26c:	224d      	movs	r2, #77	; 0x4d
 26e:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:305
    uart_putchar('I');
 270:	4b06      	ldr	r3, [pc, #24]	; (28c <NMI_Handler+0x2c>)
 272:	2249      	movs	r2, #73	; 0x49
 274:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:306
    uart_putchar('\r');
 276:	4b05      	ldr	r3, [pc, #20]	; (28c <NMI_Handler+0x2c>)
 278:	220d      	movs	r2, #13
 27a:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:307
    uart_putchar('\n');
 27c:	4b03      	ldr	r3, [pc, #12]	; (28c <NMI_Handler+0x2c>)
 27e:	220a      	movs	r2, #10
 280:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:308
}
 282:	bf00      	nop
 284:	46bd      	mov	sp, r7
 286:	bc80      	pop	{r7}
 288:	4770      	bx	lr
 28a:	bf00      	nop
 28c:	4000c000 	.word	0x4000c000

00000290 <HardFault_Handler>:
HardFault_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:309
void HardFault_Handler(void) {
 290:	b480      	push	{r7}
 292:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:310
    uart_putchar('H');
 294:	4b0a      	ldr	r3, [pc, #40]	; (2c0 <HardFault_Handler+0x30>)
 296:	2248      	movs	r2, #72	; 0x48
 298:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:311
    uart_putchar('a');
 29a:	4b09      	ldr	r3, [pc, #36]	; (2c0 <HardFault_Handler+0x30>)
 29c:	2261      	movs	r2, #97	; 0x61
 29e:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:312
    uart_putchar('r');
 2a0:	4b07      	ldr	r3, [pc, #28]	; (2c0 <HardFault_Handler+0x30>)
 2a2:	2272      	movs	r2, #114	; 0x72
 2a4:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:313
    uart_putchar('d');
 2a6:	4b06      	ldr	r3, [pc, #24]	; (2c0 <HardFault_Handler+0x30>)
 2a8:	2264      	movs	r2, #100	; 0x64
 2aa:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:314
    uart_putchar('\r');
 2ac:	4b04      	ldr	r3, [pc, #16]	; (2c0 <HardFault_Handler+0x30>)
 2ae:	220d      	movs	r2, #13
 2b0:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:315
    uart_putchar('\n');
 2b2:	4b03      	ldr	r3, [pc, #12]	; (2c0 <HardFault_Handler+0x30>)
 2b4:	220a      	movs	r2, #10
 2b6:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:316
}
 2b8:	bf00      	nop
 2ba:	46bd      	mov	sp, r7
 2bc:	bc80      	pop	{r7}
 2be:	4770      	bx	lr
 2c0:	4000c000 	.word	0x4000c000

000002c4 <MemManage_Handler>:
MemManage_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:317
void MemManage_Handler(void) {
 2c4:	b480      	push	{r7}
 2c6:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:318
    uart_putchar('M');
 2c8:	4b09      	ldr	r3, [pc, #36]	; (2f0 <MemManage_Handler+0x2c>)
 2ca:	224d      	movs	r2, #77	; 0x4d
 2cc:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:319
    uart_putchar('e');
 2ce:	4b08      	ldr	r3, [pc, #32]	; (2f0 <MemManage_Handler+0x2c>)
 2d0:	2265      	movs	r2, #101	; 0x65
 2d2:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:320
    uart_putchar('m');
 2d4:	4b06      	ldr	r3, [pc, #24]	; (2f0 <MemManage_Handler+0x2c>)
 2d6:	226d      	movs	r2, #109	; 0x6d
 2d8:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:321
    uart_putchar('\r');
 2da:	4b05      	ldr	r3, [pc, #20]	; (2f0 <MemManage_Handler+0x2c>)
 2dc:	220d      	movs	r2, #13
 2de:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:322
    uart_putchar('\n');
 2e0:	4b03      	ldr	r3, [pc, #12]	; (2f0 <MemManage_Handler+0x2c>)
 2e2:	220a      	movs	r2, #10
 2e4:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:323
}
 2e6:	bf00      	nop
 2e8:	46bd      	mov	sp, r7
 2ea:	bc80      	pop	{r7}
 2ec:	4770      	bx	lr
 2ee:	bf00      	nop
 2f0:	4000c000 	.word	0x4000c000

000002f4 <BusFault_Handler>:
BusFault_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:324
void BusFault_Handler(void) {
 2f4:	b480      	push	{r7}
 2f6:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:325
    uart_putchar('B');
 2f8:	4b09      	ldr	r3, [pc, #36]	; (320 <BusFault_Handler+0x2c>)
 2fa:	2242      	movs	r2, #66	; 0x42
 2fc:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:326
    uart_putchar('u');
 2fe:	4b08      	ldr	r3, [pc, #32]	; (320 <BusFault_Handler+0x2c>)
 300:	2275      	movs	r2, #117	; 0x75
 302:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:327
    uart_putchar('s');
 304:	4b06      	ldr	r3, [pc, #24]	; (320 <BusFault_Handler+0x2c>)
 306:	2273      	movs	r2, #115	; 0x73
 308:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:328
    uart_putchar('\r');
 30a:	4b05      	ldr	r3, [pc, #20]	; (320 <BusFault_Handler+0x2c>)
 30c:	220d      	movs	r2, #13
 30e:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:329
    uart_putchar('\n');
 310:	4b03      	ldr	r3, [pc, #12]	; (320 <BusFault_Handler+0x2c>)
 312:	220a      	movs	r2, #10
 314:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:330
}
 316:	bf00      	nop
 318:	46bd      	mov	sp, r7
 31a:	bc80      	pop	{r7}
 31c:	4770      	bx	lr
 31e:	bf00      	nop
 320:	4000c000 	.word	0x4000c000

00000324 <UsageFault_Handler>:
UsageFault_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:331
void UsageFault_Handler(void) {
 324:	b480      	push	{r7}
 326:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:332
    uart_putchar('U');
 328:	4b0c      	ldr	r3, [pc, #48]	; (35c <UsageFault_Handler+0x38>)
 32a:	2255      	movs	r2, #85	; 0x55
 32c:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:333
    uart_putchar('s');
 32e:	4b0b      	ldr	r3, [pc, #44]	; (35c <UsageFault_Handler+0x38>)
 330:	2273      	movs	r2, #115	; 0x73
 332:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:334
    uart_putchar('a');
 334:	4b09      	ldr	r3, [pc, #36]	; (35c <UsageFault_Handler+0x38>)
 336:	2261      	movs	r2, #97	; 0x61
 338:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:335
    uart_putchar('g');
 33a:	4b08      	ldr	r3, [pc, #32]	; (35c <UsageFault_Handler+0x38>)
 33c:	2267      	movs	r2, #103	; 0x67
 33e:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:336
    uart_putchar('e');
 340:	4b06      	ldr	r3, [pc, #24]	; (35c <UsageFault_Handler+0x38>)
 342:	2265      	movs	r2, #101	; 0x65
 344:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:337
    uart_putchar('\r');
 346:	4b05      	ldr	r3, [pc, #20]	; (35c <UsageFault_Handler+0x38>)
 348:	220d      	movs	r2, #13
 34a:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:338
    uart_putchar('\n');
 34c:	4b03      	ldr	r3, [pc, #12]	; (35c <UsageFault_Handler+0x38>)
 34e:	220a      	movs	r2, #10
 350:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:339
}
 352:	bf00      	nop
 354:	46bd      	mov	sp, r7
 356:	bc80      	pop	{r7}
 358:	4770      	bx	lr
 35a:	bf00      	nop
 35c:	4000c000 	.word	0x4000c000

00000360 <SVC_Handler>:
SVC_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:340
void SVC_Handler(void){
 360:	b480      	push	{r7}
 362:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:341
    uart_putchar('S');
 364:	4b09      	ldr	r3, [pc, #36]	; (38c <SVC_Handler+0x2c>)
 366:	2253      	movs	r2, #83	; 0x53
 368:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:342
    uart_putchar('V');
 36a:	4b08      	ldr	r3, [pc, #32]	; (38c <SVC_Handler+0x2c>)
 36c:	2256      	movs	r2, #86	; 0x56
 36e:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:343
    uart_putchar('C');
 370:	4b06      	ldr	r3, [pc, #24]	; (38c <SVC_Handler+0x2c>)
 372:	2243      	movs	r2, #67	; 0x43
 374:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:344
    uart_putchar('\r');
 376:	4b05      	ldr	r3, [pc, #20]	; (38c <SVC_Handler+0x2c>)
 378:	220d      	movs	r2, #13
 37a:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:345
    uart_putchar('\n');
 37c:	4b03      	ldr	r3, [pc, #12]	; (38c <SVC_Handler+0x2c>)
 37e:	220a      	movs	r2, #10
 380:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:346
}      
 382:	bf00      	nop
 384:	46bd      	mov	sp, r7
 386:	bc80      	pop	{r7}
 388:	4770      	bx	lr
 38a:	bf00      	nop
 38c:	4000c000 	.word	0x4000c000

00000390 <DebugMon_Handler>:
DebugMon_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:347
void DebugMon_Handler(void){
 390:	b480      	push	{r7}
 392:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:348
    uart_putchar('D');
 394:	4b0c      	ldr	r3, [pc, #48]	; (3c8 <DebugMon_Handler+0x38>)
 396:	2244      	movs	r2, #68	; 0x44
 398:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:349
    uart_putchar('e');
 39a:	4b0b      	ldr	r3, [pc, #44]	; (3c8 <DebugMon_Handler+0x38>)
 39c:	2265      	movs	r2, #101	; 0x65
 39e:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:350
    uart_putchar('b');
 3a0:	4b09      	ldr	r3, [pc, #36]	; (3c8 <DebugMon_Handler+0x38>)
 3a2:	2262      	movs	r2, #98	; 0x62
 3a4:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:351
    uart_putchar('u');
 3a6:	4b08      	ldr	r3, [pc, #32]	; (3c8 <DebugMon_Handler+0x38>)
 3a8:	2275      	movs	r2, #117	; 0x75
 3aa:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:352
    uart_putchar('g');
 3ac:	4b06      	ldr	r3, [pc, #24]	; (3c8 <DebugMon_Handler+0x38>)
 3ae:	2267      	movs	r2, #103	; 0x67
 3b0:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:353
    uart_putchar('\r');
 3b2:	4b05      	ldr	r3, [pc, #20]	; (3c8 <DebugMon_Handler+0x38>)
 3b4:	220d      	movs	r2, #13
 3b6:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:354
    uart_putchar('\n');
 3b8:	4b03      	ldr	r3, [pc, #12]	; (3c8 <DebugMon_Handler+0x38>)
 3ba:	220a      	movs	r2, #10
 3bc:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:355
}
 3be:	bf00      	nop
 3c0:	46bd      	mov	sp, r7
 3c2:	bc80      	pop	{r7}
 3c4:	4770      	bx	lr
 3c6:	bf00      	nop
 3c8:	4000c000 	.word	0x4000c000

000003cc <PendSV_Handler>:
PendSV_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:356
void PendSV_Handler(void){
 3cc:	b480      	push	{r7}
 3ce:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:357
    uart_putchar('P');
 3d0:	4b0d      	ldr	r3, [pc, #52]	; (408 <PendSV_Handler+0x3c>)
 3d2:	2250      	movs	r2, #80	; 0x50
 3d4:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:358
    uart_putchar('e');
 3d6:	4b0c      	ldr	r3, [pc, #48]	; (408 <PendSV_Handler+0x3c>)
 3d8:	2265      	movs	r2, #101	; 0x65
 3da:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:359
    uart_putchar('n');
 3dc:	4b0a      	ldr	r3, [pc, #40]	; (408 <PendSV_Handler+0x3c>)
 3de:	226e      	movs	r2, #110	; 0x6e
 3e0:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:360
    uart_putchar('d');
 3e2:	4b09      	ldr	r3, [pc, #36]	; (408 <PendSV_Handler+0x3c>)
 3e4:	2264      	movs	r2, #100	; 0x64
 3e6:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:361
    uart_putchar('S');
 3e8:	4b07      	ldr	r3, [pc, #28]	; (408 <PendSV_Handler+0x3c>)
 3ea:	2253      	movs	r2, #83	; 0x53
 3ec:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:362
    uart_putchar('V');
 3ee:	4b06      	ldr	r3, [pc, #24]	; (408 <PendSV_Handler+0x3c>)
 3f0:	2256      	movs	r2, #86	; 0x56
 3f2:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:363
    uart_putchar('\r');
 3f4:	4b04      	ldr	r3, [pc, #16]	; (408 <PendSV_Handler+0x3c>)
 3f6:	220d      	movs	r2, #13
 3f8:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:364
    uart_putchar('\n');
 3fa:	4b03      	ldr	r3, [pc, #12]	; (408 <PendSV_Handler+0x3c>)
 3fc:	220a      	movs	r2, #10
 3fe:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:365
}
 400:	bf00      	nop
 402:	46bd      	mov	sp, r7
 404:	bc80      	pop	{r7}
 406:	4770      	bx	lr
 408:	4000c000 	.word	0x4000c000

0000040c <SysTick_Handler>:
SysTick_Handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:366
void SysTick_Handler(void) {
 40c:	b480      	push	{r7}
 40e:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:367
    uart_putchar('T');
 410:	4b0a      	ldr	r3, [pc, #40]	; (43c <SysTick_Handler+0x30>)
 412:	2254      	movs	r2, #84	; 0x54
 414:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:368
    uart_putchar('i');
 416:	4b09      	ldr	r3, [pc, #36]	; (43c <SysTick_Handler+0x30>)
 418:	2269      	movs	r2, #105	; 0x69
 41a:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:369
    uart_putchar('c');
 41c:	4b07      	ldr	r3, [pc, #28]	; (43c <SysTick_Handler+0x30>)
 41e:	2263      	movs	r2, #99	; 0x63
 420:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:370
    uart_putchar('k');
 422:	4b06      	ldr	r3, [pc, #24]	; (43c <SysTick_Handler+0x30>)
 424:	226b      	movs	r2, #107	; 0x6b
 426:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:371
    uart_putchar('\r');
 428:	4b04      	ldr	r3, [pc, #16]	; (43c <SysTick_Handler+0x30>)
 42a:	220d      	movs	r2, #13
 42c:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:372
    uart_putchar('\n');
 42e:	4b03      	ldr	r3, [pc, #12]	; (43c <SysTick_Handler+0x30>)
 430:	220a      	movs	r2, #10
 432:	631a      	str	r2, [r3, #48]	; 0x30
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96\GCC/startup_HM3S9B96_IT.c:373
}
 434:	bf00      	nop
 436:	46bd      	mov	sp, r7
 438:	bc80      	pop	{r7}
 43a:	4770      	bx	lr
 43c:	4000c000 	.word	0x4000c000

00000440 <__enable_irq>:
__enable_irq():
d:\mcu_workspace\integrationtest\mcu4in_it\function_cpus\core\cmsis/core_cm3.h:1204


#elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
/* GNU gcc specific functions */

static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
 440:	b480      	push	{r7}
 442:	af00      	add	r7, sp, #0
 444:	b662      	cpsie	i
 446:	bf00      	nop
 448:	46bd      	mov	sp, r7
 44a:	bc80      	pop	{r7}
 44c:	4770      	bx	lr

0000044e <SystemCoreClockUpdate>:
SystemCoreClockUpdate():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96/system_HM3S9B96_hc.c:207
 */
/*----------------------------------------------------------------------------
  Clock functions
 *----------------------------------------------------------------------------*/
void SystemCoreClockUpdate (void)            /* Get Core Clock Frequency      */
{
 44e:	b480      	push	{r7}
 450:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96/system_HM3S9B96_hc.c:298
	  		USBClock = (IRC_OSC * ((HM_SC->PLL0STAT & 0x1F) + 1));
  }
  else
	  USBClock = 0; /* this should never happen! */
	#endif
}
 452:	bf00      	nop
 454:	46bd      	mov	sp, r7
 456:	bc80      	pop	{r7}
 458:	4770      	bx	lr

0000045a <SystemInit>:
SystemInit():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96/system_HM3S9B96_hc.c:313
 * @brief  Setup the microcontroller system.
 *         Initialize the System.
 */
 
void SystemInit (void)
{
 45a:	b580      	push	{r7, lr}
 45c:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96/system_HM3S9B96_hc.c:316
// #if defined(BOOT_MODE) 
#ifdef BOOTMODE
	__enable_irq();
 45e:	f7ff ffef 	bl	440 <__enable_irq>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96/system_HM3S9B96_hc.c:317
	return;
 462:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\Core\Device\HCM\Source\HM3S9B96/system_HM3S9B96_hc.c:333

	//__disable_irq();
	// __enable_irq();
    extern void Resource_Init(void);
	Resource_Init();
}
 464:	bd80      	pop	{r7, pc}

00000466 <__disable_irq>:
__disable_irq():
d:\mcu_workspace\integrationtest\mcu4in_it\function_cpus\core\cmsis/core_cm3.h:1205
static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
 466:	b480      	push	{r7}
 468:	af00      	add	r7, sp, #0
 46a:	b672      	cpsid	i
 46c:	bf00      	nop
 46e:	46bd      	mov	sp, r7
 470:	bc80      	pop	{r7}
 472:	4770      	bx	lr

00000474 <Boot_Jump>:
Boot_Jump():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:7
#include "io_m3.h"
#include "HM3S9B96.h"

#if defined(__GNUC__)
void Boot_Jump( unsigned int address )
{
 474:	b480      	push	{r7}
 476:	b085      	sub	sp, #20
 478:	af00      	add	r7, sp, #0
 47a:	6078      	str	r0, [r7, #4]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:9
	//asm volatile ("b 0xfc147");	// access real addr before clear flash remap
    asm volatile ("b 0xfc488");
 47c:	f0fc b804 	b.w	fc488 <*ABS*0xfc488>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:10
    asm volatile ("nop");
 480:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:11
    asm volatile ("nop");
 482:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:12
    asm volatile ("nop");
 484:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:13
    asm volatile ("nop");
 486:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:14
    asm volatile ("nop");
 488:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:15
    asm volatile ("nop");
 48a:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:16
    asm volatile ("nop");
 48c:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:17
    asm volatile ("nop");
 48e:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:18
    asm volatile ("nop");
 490:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:19
    asm volatile ("nop");
 492:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:20
    asm volatile ("nop");
 494:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:21
    asm volatile ("nop");
 496:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:25

    // 114KB /4B = 29184 Word
    // for(uint32_t i = 0; i < (FUNCBOOT_SIZE / 4); i++)
    for(uint32_t i = 0; i < 512; i++)  // just for ZCD, 2KB
 498:	2300      	movs	r3, #0
 49a:	60fb      	str	r3, [r7, #12]
 49c:	e012      	b.n	4c4 <Boot_Jump+0x50>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:27 (discriminator 3)
    {
       *((__IO uint32_t *)(FUNCBOOT_START + i*4)) = *((__IO uint32_t *)(FUNCBOOT_ORIGIN + i*4));
 49e:	68fb      	ldr	r3, [r7, #12]
 4a0:	f503 337c 	add.w	r3, r3, #258048	; 0x3f000
 4a4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 4a8:	009b      	lsls	r3, r3, #2
 4aa:	4619      	mov	r1, r3
 4ac:	68fb      	ldr	r3, [r7, #12]
 4ae:	f503 238e 	add.w	r3, r3, #290816	; 0x47000
 4b2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 4b6:	009b      	lsls	r3, r3, #2
 4b8:	461a      	mov	r2, r3
 4ba:	680b      	ldr	r3, [r1, #0]
 4bc:	6013      	str	r3, [r2, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:25 (discriminator 3)
    for(uint32_t i = 0; i < 512; i++)  // just for ZCD, 2KB
 4be:	68fb      	ldr	r3, [r7, #12]
 4c0:	3301      	adds	r3, #1
 4c2:	60fb      	str	r3, [r7, #12]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:25 (discriminator 1)
 4c4:	68fb      	ldr	r3, [r7, #12]
 4c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 4ca:	d3e8      	bcc.n	49e <Boot_Jump+0x2a>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:30
    }
 
    asm volatile ("ldr r1,=0x00132008"); // 0x400fd100
 4cc:	4910      	ldr	r1, [pc, #64]	; (510 <Boot_Jump+0x9c>)
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:31
    asm volatile ("ldr r2,[r1]");
 4ce:	680a      	ldr	r2, [r1, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:32
    asm volatile ("bic r2,r2,#0x00000001");
 4d0:	f022 0201 	bic.w	r2, r2, #1
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:33
    asm volatile ("str r2,[r1]");  // clear flash remap
 4d4:	600a      	str	r2, [r1, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:36
    
    // for(uint32_t i = 0; i < (USER_SIZE / 4); i++)
    for(uint32_t i = 0; i < 7680; i++) // just for ZCD, 30KB
 4d6:	2300      	movs	r3, #0
 4d8:	60bb      	str	r3, [r7, #8]
 4da:	e00c      	b.n	4f6 <Boot_Jump+0x82>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:38 (discriminator 3)
    {
       *((__IO uint32_t *)(USER_CODERAM_START + i*4)) = *((__IO uint32_t *)(USER_FLASH_START + i*4));
 4dc:	68bb      	ldr	r3, [r7, #8]
 4de:	009b      	lsls	r3, r3, #2
 4e0:	4619      	mov	r1, r3
 4e2:	68bb      	ldr	r3, [r7, #8]
 4e4:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 4e8:	009b      	lsls	r3, r3, #2
 4ea:	461a      	mov	r2, r3
 4ec:	680b      	ldr	r3, [r1, #0]
 4ee:	6013      	str	r3, [r2, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:36 (discriminator 3)
    for(uint32_t i = 0; i < 7680; i++) // just for ZCD, 30KB
 4f0:	68bb      	ldr	r3, [r7, #8]
 4f2:	3301      	adds	r3, #1
 4f4:	60bb      	str	r3, [r7, #8]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:36 (discriminator 1)
 4f6:	68bb      	ldr	r3, [r7, #8]
 4f8:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 4fc:	d3ee      	bcc.n	4dc <Boot_Jump+0x68>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:42
    }
    
    // __IO uint32_t tmp = address; // FIXME Force GCC compiler use R0
	asm volatile ("ldr sp,[r0]");		//Load new stack pointer address								
 4fe:	f8d0 d000 	ldr.w	sp, [r0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:43
	asm volatile ("ldr pc,[r0,#4]");	//Load new program counter address
 502:	f8d0 f004 	ldr.w	pc, [r0, #4]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:44
}
 506:	bf00      	nop
 508:	3714      	adds	r7, #20
 50a:	46bd      	mov	sp, r7
 50c:	bc80      	pop	{r7}
 50e:	4770      	bx	lr
 510:	00132008 	.word	0x00132008

00000514 <write_addr>:
write_addr():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:50
#else
extern void Boot_Jump( unsigned int address );
#endif

void write_addr(int addr, int val)
{
 514:	b480      	push	{r7}
 516:	b083      	sub	sp, #12
 518:	af00      	add	r7, sp, #0
 51a:	6078      	str	r0, [r7, #4]
 51c:	6039      	str	r1, [r7, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:51
    *(volatile int *)addr = val;
 51e:	687b      	ldr	r3, [r7, #4]
 520:	683a      	ldr	r2, [r7, #0]
 522:	601a      	str	r2, [r3, #0]
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:52
	return;
 524:	bf00      	nop
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:53
}
 526:	370c      	adds	r7, #12
 528:	46bd      	mov	sp, r7
 52a:	bc80      	pop	{r7}
 52c:	4770      	bx	lr

0000052e <save_context_handler>:
save_context_handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:57
#define uart_putc(data) { HM_UART0->TFIFO = (data);}

// void stack_restore_helper(unsigned int result){}
void save_context_handler(){}
 52e:	b480      	push	{r7}
 530:	af00      	add	r7, sp, #0
 532:	bf00      	nop
 534:	46bd      	mov	sp, r7
 536:	bc80      	pop	{r7}
 538:	4770      	bx	lr

0000053a <plic_handler>:
plic_handler():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:58
uint32_t plic_handler(){return 1;}
 53a:	b480      	push	{r7}
 53c:	af00      	add	r7, sp, #0
 53e:	2301      	movs	r3, #1
 540:	4618      	mov	r0, r3
 542:	46bd      	mov	sp, r7
 544:	bc80      	pop	{r7}
 546:	4770      	bx	lr

00000548 <main>:
main():
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:61

int main (void)
{
 548:	b580      	push	{r7, lr}
 54a:	af00      	add	r7, sp, #0
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:62
	__disable_irq();
 54c:	f7ff ff8b 	bl	466 <__disable_irq>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:63
	Boot_Jump(FUNCBOOT_START);  
 550:	4801      	ldr	r0, [pc, #4]	; (558 <main+0x10>)
 552:	f7ff ff8f 	bl	474 <Boot_Jump>
D:\MCU_WorkSpace\IntegrationTest\mcu4in_IT\function_cpus\ARM\rootboot/rootboot.c:64 (discriminator 1)
	while(1);
 556:	e7fe      	b.n	556 <main+0xe>
 558:	0011c800 	.word	0x0011c800
