#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026ae7676550 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -11;
v0000026ae76893a0_0 .var "clk", 0 0;
v0000026ae7683ff0 .array "correct", 0 18, 0 0;
v0000026ae7684090_0 .var/i "error", 31 0;
v0000026ae7684130_0 .var/i "i", 31 0;
v0000026ae76841d0_0 .var "in_data", 0 0;
v0000026ae76e9790 .array "mem_i", 0 18, 0 0;
v0000026ae76e9470_0 .net "out_data", 0 0, v0000026ae7689300_0;  1 drivers
v0000026ae76e9510_0 .var "reset", 0 0;
S_0000026ae767ad90 .scope task, "case1" "case1" 2 53, 2 53 0, S_0000026ae7676550;
 .timescale -9 -11;
E_0000026ae767eb20 .event anyedge, v0000026ae7689260_0;
E_0000026ae767ea60 .event posedge, v0000026ae767af20_0;
TD_testbench.case1 ;
T_0.0 ;
    %load/vec4 v0000026ae76e9510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0000026ae767eb20;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ae7684130_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000026ae7684130_0;
    %cmpi/s 19, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0000026ae7684130_0;
    %load/vec4a v0000026ae76e9790, 4;
    %store/vec4 v0000026ae76841d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0000026ae76e9470_0;
    %ix/getv/s 4, v0000026ae7684130_0;
    %load/vec4a v0000026ae7683ff0, 4;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 59 "$display", "input= %d, out data equal to %d", v0000026ae76841d0_0, &A<v0000026ae7683ff0, v0000026ae7684130_0 > {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 62 "$display", "input= %d, out data is %d but correct_output is %d", v0000026ae76841d0_0, v0000026ae76e9470_0, &A<v0000026ae7683ff0, v0000026ae7684130_0 > {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000026ae7684090_0, 0, 32;
T_0.5 ;
    %wait E_0000026ae767ea60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026ae7684130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026ae7684130_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000026ae7684090_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 69 "$display", "-----------------------------------------------------" {0 0 0};
    %vpi_call 2 70 "$display", "Simulation END, there are some errors....." {0 0 0};
    %vpi_call 2 71 "$display", "-----------------------------------------------------" {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 74 "$display", "-----------------------------------------------------" {0 0 0};
    %vpi_call 2 75 "$display", "Simulation END, SUCCESS!!!" {0 0 0};
    %vpi_call 2 76 "$display", "-----------------------------------------------------" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ae76e9510_0, 0, 1;
T_0.8 ;
    %load/vec4 v0000026ae76e9510_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.9, 6;
    %wait E_0000026ae767eb20;
    %jmp T_0.8;
T_0.9 ;
    %vpi_call 2 81 "$display", "-----------------------------------------------------" {0 0 0};
    %vpi_call 2 82 "$display", "-------------------now reset-------------------------" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ae76e9510_0, 0, 1;
T_0.10 ;
    %load/vec4 v0000026ae76e9510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.11, 6;
    %wait E_0000026ae767eb20;
    %jmp T_0.10;
T_0.11 ;
    %vpi_call 2 86 "$display", "after reset state is S0" {0 0 0};
    %vpi_call 2 87 "$display", "below:after reset in_data is always 0 ,state S0->S1->S2->S3" {0 0 0};
    %end;
S_0000026ae7688fb0 .scope module, "first_case" "seq_detector" 2 20, 3 1 0, S_0000026ae7676550;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "din";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "z";
P_0000026ae7689140 .param/l "S0" 0 3 11, C4<000>;
P_0000026ae7689178 .param/l "S1" 0 3 12, C4<001>;
P_0000026ae76891b0 .param/l "S2" 0 3 13, C4<010>;
P_0000026ae76891e8 .param/l "S3" 0 3 14, C4<011>;
P_0000026ae7689220 .param/l "S4" 0 3 15, C4<100>;
v0000026ae749aab0_0 .var "NS", 2 0;
v0000026ae7675830_0 .var "PS", 2 0;
v0000026ae767af20_0 .net "clk", 0 0, v0000026ae76893a0_0;  1 drivers
v0000026ae7496ce0_0 .net "din", 0 0, v0000026ae76841d0_0;  1 drivers
v0000026ae7689260_0 .net "reset", 0 0, v0000026ae76e9510_0;  1 drivers
v0000026ae7689300_0 .var "z", 0 0;
E_0000026ae767e320 .event anyedge, v0000026ae7675830_0, v0000026ae7496ce0_0;
E_0000026ae767ede0 .event anyedge, v0000026ae7689260_0, v0000026ae7675830_0, v0000026ae7496ce0_0;
E_0000026ae767e920 .event posedge, v0000026ae7689260_0, v0000026ae767af20_0;
    .scope S_0000026ae7688fb0;
T_1 ;
    %wait E_0000026ae767e920;
    %load/vec4 v0000026ae7689260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026ae7675830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026ae749aab0_0;
    %assign/vec4 v0000026ae7675830_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026ae7688fb0;
T_2 ;
    %wait E_0000026ae767ede0;
    %load/vec4 v0000026ae7689260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ae7689300_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026ae7675830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ae7689300_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ae7689300_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ae7689300_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ae7689300_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0000026ae7496ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ae7689300_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ae7689300_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0000026ae7496ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ae7689300_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ae7689300_0, 0;
T_2.12 ;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026ae7688fb0;
T_3 ;
    %wait E_0000026ae767e320;
    %load/vec4 v0000026ae7675830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0000026ae7496ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %store/vec4 v0000026ae749aab0_0, 0, 3;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0000026ae7496ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0000026ae749aab0_0, 0, 3;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000026ae7496ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0000026ae749aab0_0, 0, 3;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000026ae7496ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0000026ae749aab0_0, 0, 3;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000026ae7496ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0000026ae749aab0_0, 0, 3;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %vpi_call 3 61 "$monitor", "present state is %d", v0000026ae7675830_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026ae7676550;
T_4 ;
    %delay 1250, 0;
    %load/vec4 v0000026ae76893a0_0;
    %inv;
    %store/vec4 v0000026ae76893a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026ae7676550;
T_5 ;
    %vpi_call 2 30 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026ae7676550 {0 0 0};
    %vpi_call 2 32 "$readmemh", "input.txt", v0000026ae76e9790 {0 0 0};
    %vpi_call 2 33 "$readmemh", "correct.txt", v0000026ae7683ff0 {0 0 0};
    %vpi_call 2 34 "$display", "-----------------------------------------------------" {0 0 0};
    %vpi_call 2 35 "$display", "START!!! Simulation Start ....." {0 0 0};
    %vpi_call 2 36 "$display", "-----------------------------------------------------" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000026ae7676550;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ae76893a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ae76e9510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ae76841d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ae7684090_0, 0, 32;
    %delay 2500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ae76e9510_0, 0, 1;
    %delay 65000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000026ae7676550;
T_7 ;
    %fork TD_testbench.case1, S_0000026ae767ad90;
    %join;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./detector.v";
