0.7
2020.2
Jun 10 2021
19:45:28
/home/huseyin/VivadoProjects/Term_Project/Term_Project.sim/Register_Sim/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/Register_Sim/new/Register_Sim.sv,1714676965,systemVerilog,,,,Register_Sim,,uvm,,,,,,
/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Flip_Flop.sv,1714676138,systemVerilog,,/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Shift_Register_8_Bit.sv,,Flip_Flop,,uvm,,,,,,
/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Shift_Register_8_Bit.sv,1714676312,systemVerilog,,/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/Register_Sim/new/Register_Sim.sv,,Shift_Register_8_Bit,,uvm,,,,,,
