Warning: Derate summary report is only shown for full_clock_expanded paths. (UITE-431)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 9999.00
	-max_paths 1000
	-group OUTPUTS
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : fdkex
Version: J-2014.06-SP2
Date   : Tue Mar 31 10:29:38 2015
****************************************


  Startpoint: LOCKUP5 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so18 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                          250.00     250.00
  clock network delay (propagated)                                               322.46     572.46
  LOCKUP5/clkb (d04ltn80ld0c0)                         35.12                       0.00     572.46 f
  LOCKUP5/o (d04ltn80ld0c0)                            18.76     1.00             87.16 &   659.62 r
  n13102 (net)                  1     1.47 
  route1610/a (d04bfn00ynud5)                  0.00    18.76     1.00     0.00     0.02 &   659.64 r
  route1610/o (d04bfn00ynud5)                          24.96     1.00             26.72 &   686.36 r
  test_so18 (net)               1    10.83 
  test_so18 (out)                              0.00    25.66     1.00     0.00     3.91 &   690.27 r
  data arrival time                                                                         690.27

  clock clk (rise edge)                                                          500.00     500.00
  clock network delay (propagated)                                                 0.00     500.00
  clock reconvergence pessimism                                                    0.00     500.00
  clock uncertainty                                                              -50.00     450.00
  output external delay                                                         -333.33     116.67
  data required time                                                                        116.67
  ---------------------------------------------------------------------------------------------------
  data required time                                                                        116.67
  data arrival time                                                                        -690.27
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -573.60


  Startpoint: LOCKUP1 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so14 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                          250.00     250.00
  clock network delay (propagated)                                               313.40     563.40
  LOCKUP1/clkb (d04ltn80ld0c0)                         35.91                       0.00     563.40 f
  LOCKUP1/o (d04ltn80ld0c0)                            19.72     1.00             88.56 &   651.96 r
  n11075 (net)                  1     1.63 
  route3/a (d04bfn00ynue3)                     0.00    19.72     1.00     0.00     0.12 &   652.08 r
  route3/o (d04bfn00ynue3)                             24.35     1.00             27.39 &   679.47 r
  test_so14 (net)               1    12.48 
  test_so14 (out)                              0.00    25.59     1.00     0.00     4.88 &   684.34 r
  data arrival time                                                                         684.34

  clock clk (rise edge)                                                          500.00     500.00
  clock network delay (propagated)                                                 0.00     500.00
  clock reconvergence pessimism                                                    0.00     500.00
  clock uncertainty                                                              -50.00     450.00
  output external delay                                                         -333.33     116.67
  data required time                                                                        116.67
  ---------------------------------------------------------------------------------------------------
  data required time                                                                        116.67
  data arrival time                                                                        -684.34
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -567.68


  Startpoint: LOCKUP4 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so17 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                          250.00     250.00
  clock network delay (propagated)                                               300.77     550.77
  LOCKUP4/clkb (d04ltn80ld0c0)                         19.53                       0.00     550.77 f
  LOCKUP4/o (d04ltn80ld0c0)                            80.27     1.00            123.61 &   674.38 r
  test_so17 (net)               1    11.00 
  test_so17 (out)                              0.00    80.96     1.00     0.00     7.35 &   681.74 r
  data arrival time                                                                         681.74

  clock clk (rise edge)                                                          500.00     500.00
  clock network delay (propagated)                                                 0.00     500.00
  clock reconvergence pessimism                                                    0.00     500.00
  clock uncertainty                                                              -50.00     450.00
  output external delay                                                         -333.33     116.67
  data required time                                                                        116.67
  ---------------------------------------------------------------------------------------------------
  data required time                                                                        116.67
  data arrival time                                                                        -681.74
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -565.07


  Startpoint: check_ecc_alu0/LOCKUP
               (negative level-sensitive latch clocked by clk)
  Endpoint: flag_ded_alu
               (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                                        250.00     250.00
  clock network delay (propagated)                                                             321.67     571.67
  check_ecc_alu0/LOCKUP/clkb (d04ltn80yd0a5)                         36.18                       0.00     571.67 f
  check_ecc_alu0/LOCKUP/o (d04ltn80yd0a5)                            43.79     1.00             65.06 &   636.74 r
  check_ecc_alu0/test_so2 (net)               1     5.54 
  U20652/a (d04nan02yd0f0)                                   0.00    44.74     1.00     0.00     0.93 &   637.67 r
  U20652/o1 (d04nan02yd0f0)                                          20.44     1.00             16.33 &   654.00 f
  n23334 (net)                                1     6.65 
  post_place532/a (d04nan02yd0i0)                            0.00    22.49     1.00     0.00     2.96 &   656.96 f
  post_place532/o1 (d04nan02yd0i0)                                   14.87     1.00             14.85 &   671.81 r
  flag_ded_alu (net)                          1    10.71 
  flag_ded_alu (out)                                         0.00    16.93     1.00     0.00     4.68 &   676.49 r
  data arrival time                                                                                       676.49

  clock clk (rise edge)                                                                        500.00     500.00
  clock network delay (propagated)                                                               0.00     500.00
  clock reconvergence pessimism                                                                  0.00     500.00
  clock uncertainty                                                                            -50.00     450.00
  output external delay                                                                       -333.33     116.67
  data required time                                                                                      116.67
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      116.67
  data arrival time                                                                                      -676.49
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -559.83


  Startpoint: LOCKUP6 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so19 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                          250.00     250.00
  clock network delay (propagated)                                               299.83     549.83
  LOCKUP6/clkb (d04ltn80ld0e0)                         26.64                       0.00     549.83 f
  LOCKUP6/o (d04ltn80ld0e0)                            17.64     1.00             86.33 &   636.15 r
  n13098 (net)                  1     1.66 
  route1609/a (d04bfn00ynue3)                  0.00    17.64     1.00     0.00     0.22 &   636.37 r
  route1609/o (d04bfn00ynue3)                          27.74     1.00             24.49 &   660.85 r
  test_so19 (net)               1    14.31 
  test_so19 (out)                              0.00    36.03     1.00     0.00    14.08 &   674.93 r
  data arrival time                                                                         674.93

  clock clk (rise edge)                                                          500.00     500.00
  clock network delay (propagated)                                                 0.00     500.00
  clock reconvergence pessimism                                                    0.00     500.00
  clock uncertainty                                                              -50.00     450.00
  output external delay                                                         -333.33     116.67
  data required time                                                                        116.67
  ---------------------------------------------------------------------------------------------------
  data required time                                                                        116.67
  data arrival time                                                                        -674.93
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -558.26


  Startpoint: fifo1/LOCKUP1
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so6 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                                250.00     250.00
  clock network delay (propagated)                                                     321.72     571.72
  fifo1/LOCKUP1/clkb (d04ltn80yd0e0)                         31.05                       0.00     571.72 f
  fifo1/LOCKUP1/o (d04ltn80yd0e0)                            25.44     1.00             61.79 &   633.51 r
  fifo1/test_so2 (net)                1     8.50 
  post_place161/a (d04inn00ydui0)                    0.00    27.58     1.00     0.00     4.16 &   637.67 r
  post_place161/o1 (d04inn00ydui0)                           12.67     1.00             10.54 &   648.20 f
  n3244 (net)                         1    10.22 
  post_place160/a (d04inn00ynui5)                    0.00    16.75     1.00     0.00     5.37 &   653.57 f
  post_place160/o1 (d04inn00ynui5)                           14.96     1.00             10.88 &   664.46 r
  test_so6 (net)                      1    15.19 
  test_so6 (out)                                     0.00    22.13     1.00     0.00     9.30 &   673.75 r
  data arrival time                                                                               673.75

  clock clk (rise edge)                                                                500.00     500.00
  clock network delay (propagated)                                                       0.00     500.00
  clock reconvergence pessimism                                                          0.00     500.00
  clock uncertainty                                                                    -50.00     450.00
  output external delay                                                               -333.33     116.67
  data required time                                                                              116.67
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                              116.67
  data arrival time                                                                              -673.75
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -557.09


  Startpoint: fifo2/LOCKUP4
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so12 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                                250.00     250.00
  clock network delay (propagated)                                                     321.46     571.46
  fifo2/LOCKUP4/clkb (d04ltn80yd0e0)                         35.36                       0.00     571.46 f
  fifo2/LOCKUP4/o (d04ltn80yd0e0)                            26.79     1.00             65.81 &   637.27 r
  fifo2/test_so5 (net)                1     8.95 
  place1195/a (d04bfn00ynud5)                        0.00    27.43     1.00     0.00     3.20 &   640.47 r
  place1195/o (d04bfn00ynud5)                                24.38     1.00             27.47 &   667.94 r
  test_so12 (net)                     1    10.41 
  test_so12 (out)                                    0.00    25.25     1.00     0.00     4.03 &   671.98 r
  data arrival time                                                                               671.98

  clock clk (rise edge)                                                                500.00     500.00
  clock network delay (propagated)                                                       0.00     500.00
  clock reconvergence pessimism                                                          0.00     500.00
  clock uncertainty                                                                    -50.00     450.00
  output external delay                                                               -333.33     116.67
  data required time                                                                              116.67
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                              116.67
  data arrival time                                                                              -671.98
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -555.31


  Startpoint: fifo2/LOCKUP3
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so11 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                                250.00     250.00
  clock network delay (propagated)                                                     314.13     564.13
  fifo2/LOCKUP3/clkb (d04ltn80yd0g0)                         26.92                       0.00     564.13 f
  fifo2/LOCKUP3/o (d04ltn80yd0g0)                            30.28     1.00             67.68 &   631.81 r
  fifo2/test_so4 (net)                1    13.57 
  place1183/a (d04bfn00ynud5)                        0.00    32.81     1.00     0.00     7.60 &   639.41 r
  place1183/o (d04bfn00ynud5)                                23.60     1.00             28.60 &   668.01 r
  test_so11 (net)                     1    10.27 
  test_so11 (out)                                    0.00    24.07     1.00     0.00     2.96 &   670.97 r
  data arrival time                                                                               670.97

  clock clk (rise edge)                                                                500.00     500.00
  clock network delay (propagated)                                                       0.00     500.00
  clock reconvergence pessimism                                                          0.00     500.00
  clock uncertainty                                                                    -50.00     450.00
  output external delay                                                               -333.33     116.67
  data required time                                                                              116.67
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                              116.67
  data arrival time                                                                              -670.97
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -554.30


  Startpoint: fifo0/LOCKUP
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so3 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (propagated)                                                    313.37     563.37
  fifo0/LOCKUP/clkb (d04ltn80yd0e0)                         28.92                       0.00     563.37 f
  fifo0/LOCKUP/o (d04ltn80yd0e0)                            26.13     1.00             61.35 &   624.72 r
  fifo0/test_so2 (net)               1     8.96 
  post_place401/a (d04inn00ydui0)                   0.00    29.07     1.00     0.00     5.20 &   629.93 r
  post_place401/o1 (d04inn00ydui0)                          12.76     1.00             10.65 &   640.58 f
  n3473 (net)                        1     9.77 
  post_place400/a (d04inn00ynui5)                   0.00    16.23     1.00     0.00     4.69 &   645.27 f
  post_place400/o1 (d04inn00ynui5)                          14.94     1.00             11.02 &   656.29 r
  test_so3 (net)                     1    15.13 
  test_so3 (out)                                    0.00    21.05     1.00     0.00     8.49 &   664.78 r
  data arrival time                                                                              664.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                      0.00     500.00
  clock reconvergence pessimism                                                         0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -664.78
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -548.11


  Startpoint: fifo2/LOCKUP5
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so13 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                                250.00     250.00
  clock network delay (propagated)                                                     304.18     554.18
  fifo2/LOCKUP5/clkb (d04ltn80yd0e0)                         28.09                       0.00     554.18 f
  fifo2/LOCKUP5/o (d04ltn80yd0e0)                            24.53     1.00             58.93 &   613.10 r
  fifo2/test_so6 (net)                1     7.38 
  post_place197/a (d04inn00yd0f7)                    3.84    28.58     1.00     1.39     9.38 &   622.48 r
  post_place197/o1 (d04inn00yd0f7)                           16.63     1.00             12.96 &   635.44 f
  n3475 (net)                         1    11.32 
  post_place402/a (d04inn00ynui5)                    0.00    21.70     1.00     0.00     6.50 &   641.93 f
  post_place402/o1 (d04inn00ynui5)                           16.49     1.00             12.76 &   654.69 r
  test_so13 (net)                     1    15.91 
  test_so13 (out)                                    0.00    21.37     1.00     0.00     7.70 &   662.39 r
  data arrival time                                                                               662.39

  clock clk (rise edge)                                                                500.00     500.00
  clock network delay (propagated)                                                       0.00     500.00
  clock reconvergence pessimism                                                          0.00     500.00
  clock uncertainty                                                                    -50.00     450.00
  output external delay                                                               -333.33     116.67
  data required time                                                                              116.67
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                              116.67
  data arrival time                                                                              -662.39
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -545.72


  Startpoint: fifo2/LOCKUP
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so8 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (propagated)                                                    317.37     567.37
  fifo2/LOCKUP/clkb (d04ltn80yd0e0)                         24.01                       0.00     567.37 f
  fifo2/LOCKUP/o (d04ltn80yd0e0)                            24.89     1.00             60.63 &   627.99 r
  fifo2/test_so1 (net)               1     7.86 
  place1197/a (d04bfn00ynud5)                       0.00    25.49     1.00     0.00     3.07 &   631.07 r
  place1197/o (d04bfn00ynud5)                               24.06     1.00             27.31 &   658.37 r
  test_so8 (net)                     1    10.34 
  test_so8 (out)                                    0.00    24.75     1.00     0.00     3.63 &   662.01 r
  data arrival time                                                                              662.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                      0.00     500.00
  clock reconvergence pessimism                                                         0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -662.01
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -545.34


  Startpoint: fifo1/LOCKUP2
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so7 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                                250.00     250.00
  clock network delay (propagated)                                                     336.82     586.82
  fifo1/LOCKUP2/clkb (d04ltn80yd0g0)                         40.34                       0.00     586.82 f
  fifo1/LOCKUP2/o (d04ltn80yd0g0)                            25.72     1.00             70.54 &   657.37 r
  fifo1/test_so3 (net)                1    10.34 
  test_so7 (out)                                     0.00    26.22     1.00     0.00     3.09 &   660.46 r
  test_so7 (net)                      1 
  data arrival time                                                                               660.46

  clock clk (rise edge)                                                                500.00     500.00
  clock network delay (propagated)                                                       0.00     500.00
  clock reconvergence pessimism                                                          0.00     500.00
  clock uncertainty                                                                    -50.00     450.00
  output external delay                                                               -333.33     116.67
  data required time                                                                              116.67
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                              116.67
  data arrival time                                                                              -660.46
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -543.79


  Startpoint: LOCKUP2 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so15 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                          250.00     250.00
  clock network delay (propagated)                                               329.62     579.62
  LOCKUP2/clkb (d04ltn80yd0e0)                         36.24                       0.00     579.62 f
  LOCKUP2/o (d04ltn80yd0e0)                            40.15     1.00             74.37 &   653.99 r
  test_so15 (net)               1    15.75 
  test_so15 (out)                              0.00    41.27     1.00     0.00     6.03 &   660.02 r
  data arrival time                                                                         660.02

  clock clk (rise edge)                                                          500.00     500.00
  clock network delay (propagated)                                                 0.00     500.00
  clock reconvergence pessimism                                                    0.00     500.00
  clock uncertainty                                                              -50.00     450.00
  output external delay                                                         -333.33     116.67
  data required time                                                                        116.67
  ---------------------------------------------------------------------------------------------------
  data required time                                                                        116.67
  data arrival time                                                                        -660.02
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -543.35


  Startpoint: fifo2/LOCKUP2
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so10 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                                250.00     250.00
  clock network delay (propagated)                                                     305.35     555.35
  fifo2/LOCKUP2/clkb (d04ltn80yd0g0)                         24.19                       0.00     555.35 f
  fifo2/LOCKUP2/o (d04ltn80yd0g0)                            26.34     1.00             62.84 &   618.19 r
  fifo2/test_so3 (net)                1    10.47 
  place1189/a (d04bfn00ynud5)                        0.00    30.62     1.00     0.00     9.51 &   627.70 r
  place1189/o (d04bfn00ynud5)                                24.58     1.00             28.04 &   655.74 r
  test_so10 (net)                     1    10.50 
  test_so10 (out)                                    0.00    25.43     1.00     0.00     4.04 &   659.79 r
  data arrival time                                                                               659.79

  clock clk (rise edge)                                                                500.00     500.00
  clock network delay (propagated)                                                       0.00     500.00
  clock reconvergence pessimism                                                          0.00     500.00
  clock uncertainty                                                                    -50.00     450.00
  output external delay                                                               -333.33     116.67
  data required time                                                                              116.67
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                              116.67
  data arrival time                                                                              -659.79
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -543.12


  Startpoint: LOCKUP (negative level-sensitive latch clocked by clk)
  Endpoint: flag_ded0 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                              250.00     250.00
  clock network delay (propagated)                                                   310.74     560.74
  LOCKUP/clkb (d04ltn80yd0a5)                              24.00                       0.00     560.74 f
  LOCKUP/o (d04ltn80yd0a5)                                 18.23     1.00             49.13 &   609.87 r
  n22751 (net)                      1     1.62 
  place635/a (d04inn00yn0b5)                       0.00    18.24     1.00     0.00     0.26 &   610.13 r
  place635/o1 (d04inn00yn0b5)                               8.76     1.00              8.88 &   619.01 f
  n2685 (net)                       1     1.97 
  post_place317/a (d04inn00ynud0)                  0.00     8.76     1.00     0.00     0.15 &   619.16 f
  post_place317/o1 (d04inn00ynud0)                          8.51     1.00              9.39 &   628.55 r
  n3391 (net)                       1     3.76 
  post_place316/a (d04nan02yd0f0)                  0.00     8.54     1.00     0.00     0.35 &   628.90 r
  post_place316/o1 (d04nan02yd0f0)                         11.09     1.00              9.64 &   638.55 f
  n23026 (net)                      1     4.09 
  place859/a (d04nan02yd0g0)                       0.00    11.81     1.00     0.00     1.55 &   640.10 f
  place859/o1 (d04nan02yd0g0)                              19.43     1.00             14.36 &   654.46 r
  flag_ded0 (net)                   1    11.49 
  flag_ded0 (out)                                  0.00    20.85     1.00     0.00     4.38 &   658.84 r
  data arrival time                                                                             658.84

  clock clk (rise edge)                                                              500.00     500.00
  clock network delay (propagated)                                                     0.00     500.00
  clock reconvergence pessimism                                                        0.00     500.00
  clock uncertainty                                                                  -50.00     450.00
  output external delay                                                             -333.33     116.67
  data required time                                                                            116.67
  -------------------------------------------------------------------------------------------------------
  data required time                                                                            116.67
  data arrival time                                                                            -658.84
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                             -542.17


  Startpoint: fifo2/LOCKUP1
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so9 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                                250.00     250.00
  clock network delay (propagated)                                                     302.83     552.83
  fifo2/LOCKUP1/clkb (d04ltn80yd0e0)                         16.69                       0.00     552.83 f
  fifo2/LOCKUP1/o (d04ltn80yd0e0)                            29.63     1.00             59.06 &   611.90 r
  fifo2/test_so2 (net)                1    10.01 
  place1192/a (d04bfn00ynud5)                        4.51    32.38     1.00     1.60     9.92 &   621.81 r
  place1192/o (d04bfn00ynud5)                                24.09     1.00             28.26 &   650.07 r
  test_so9 (net)                      1    10.32 
  test_so9 (out)                                     0.00    24.84     1.00     0.00     3.67 &   653.74 r
  data arrival time                                                                               653.74

  clock clk (rise edge)                                                                500.00     500.00
  clock network delay (propagated)                                                       0.00     500.00
  clock reconvergence pessimism                                                          0.00     500.00
  clock uncertainty                                                                    -50.00     450.00
  output external delay                                                               -333.33     116.67
  data required time                                                                              116.67
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                              116.67
  data arrival time                                                                              -653.74
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -537.08


  Startpoint: fifo1/LOCKUP
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so5 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (propagated)                                                    314.48     564.48
  fifo1/LOCKUP/clkb (d04ltn80yd0e0)                         37.05                       0.00     564.48 f
  fifo1/LOCKUP/o (d04ltn80yd0e0)                            43.22     1.00             68.65 &   633.13 r
  fifo1/test_so1 (net)               1    16.45 
  test_so5 (out)                                    0.00    55.47     1.00     0.00    20.24 &   653.37 r
  test_so5 (net)                     1 
  data arrival time                                                                              653.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                      0.00     500.00
  clock reconvergence pessimism                                                         0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -653.37
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -536.70


  Startpoint: LOCKUP3 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so16 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                          250.00     250.00
  clock network delay (propagated)                                               323.87     573.87
  LOCKUP3/clkb (d04ltn80yd0e0)                         36.76                       0.00     573.87 f
  LOCKUP3/o (d04ltn80yd0e0)                            36.17     1.00             71.59 &   645.46 r
  test_so16 (net)               1    13.56 
  test_so16 (out)                              0.00    37.44     1.00     0.00     5.96 &   651.42 r
  data arrival time                                                                         651.42

  clock clk (rise edge)                                                          500.00     500.00
  clock network delay (propagated)                                                 0.00     500.00
  clock reconvergence pessimism                                                    0.00     500.00
  clock uncertainty                                                              -50.00     450.00
  output external delay                                                         -333.33     116.67
  data required time                                                                        116.67
  ---------------------------------------------------------------------------------------------------
  data required time                                                                        116.67
  data arrival time                                                                        -651.42
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -534.75


  Startpoint: fifo0/LOCKUP1
               (negative level-sensitive latch clocked by clk)
  Endpoint: test_so4 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                                250.00     250.00
  clock network delay (propagated)                                                     302.96     552.96
  fifo0/LOCKUP1/clkb (d04ltn80yd0e0)                         26.38                       0.00     552.96 f
  fifo0/LOCKUP1/o (d04ltn80yd0e0)                            24.34     1.00             60.36 &   613.33 r
  fifo0/test_so3 (net)                1     7.38 
  place1204/a (d04bfn00ynud5)                        0.00    25.45     1.00     0.00     4.15 &   617.48 r
  place1204/o (d04bfn00ynud5)                                24.10     1.00             27.36 &   644.84 r
  test_so4 (net)                      1    10.37 
  test_so4 (out)                                     0.00    24.77     1.00     0.00     3.60 &   648.43 r
  data arrival time                                                                               648.43

  clock clk (rise edge)                                                                500.00     500.00
  clock network delay (propagated)                                                       0.00     500.00
  clock reconvergence pessimism                                                          0.00     500.00
  clock uncertainty                                                                    -50.00     450.00
  output external delay                                                               -333.33     116.67
  data required time                                                                              116.67
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                              116.67
  data arrival time                                                                              -648.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -531.77


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_94_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[94] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  338.92     338.92
  check_ecc_alu0/secded_alu0_data_rxc_reg_94_/clk (d04fyj03nd0b0)                         48.51                       0.00     338.92 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_94_/o (d04fyj03nd0b0)                           39.68     1.00             70.98 &   409.90 r
  check_ecc_alu0/data_rxc[94] (net)                                2     3.16 
  U12176/a (d04bfn00nn0c5)                                                        4.00    39.70     1.00     1.46     2.15 &   412.05 r
  U12176/o (d04bfn00nn0c5)                                                                43.56     1.00             53.04 &   465.09 r
  dout[94] (net)                                                   1    10.37 
  dout[94] (out)                                                                  0.00    43.85     1.00     0.00     3.14 &   468.23 r
  data arrival time                                                                                                            468.23

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -468.23
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -351.56


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 348.52     348.52
  check_ecc_alu0/secded_alu0_data_rxc_reg_8_/clk (d04fyj03yd0b0)                         43.09                       0.00     348.52 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_8_/o (d04fyj03yd0b0)                          108.02     1.00            107.00 &   455.53 r
  check_ecc_alu0/data_rxc[8] (net)                                2    11.87 
  dout[8] (out)                                                                  0.00   108.68     1.00     0.00     6.99 &   462.52 r
  dout[8] (net)                                                   2 
  data arrival time                                                                                                           462.52

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -462.52
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -345.85


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_90_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[90] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  345.42     345.42
  check_ecc_alu0/secded_alu0_data_rxc_reg_90_/clk (d04fyj03nd0b0)                         45.84                       0.00     345.42 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_90_/o (d04fyj03nd0b0)                           38.06     1.00             69.14 &   414.57 r
  check_ecc_alu0/data_rxc[90] (net)                                2     2.95 
  U12170/a (d04bfn00ynub5)                                                        3.01    38.07     1.00     1.08     1.60 &   416.17 r
  U12170/o (d04bfn00ynub5)                                                                44.05     1.00             43.04 &   459.21 r
  dout[90] (net)                                                   1    10.36 
  dout[90] (out)                                                                  0.00    44.32     1.00     0.00     3.20 &   462.41 r
  data arrival time                                                                                                            462.41

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -462.41
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -345.75


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 348.77     348.77
  check_ecc_alu0/secded_alu0_data_rxc_reg_3_/clk (d04fyj03yd0b0)                         43.23                       0.00     348.77 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_3_/o (d04fyj03yd0b0)                          106.39     1.00            106.81 &   455.58 r
  check_ecc_alu0/data_rxc[3] (net)                                2    11.72 
  dout[3] (out)                                                                  0.00   106.65     1.00     0.00     6.04 &   461.62 r
  dout[3] (net)                                                   2 
  data arrival time                                                                                                           461.62

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -461.62
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -344.96


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  348.82     348.82
  check_ecc_alu0/secded_alu0_data_rxc_reg_15_/clk (d04fyj03yd0b0)                         43.25                       0.00     348.82 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_15_/o (d04fyj03yd0b0)                          105.38     1.00            107.54 &   456.36 r
  check_ecc_alu0/data_rxc[15] (net)                                2    11.69 
  dout[15] (out)                                                                  0.00   105.45     1.00     0.00     4.67 &   461.03 r
  dout[15] (net)                                                   2 
  data arrival time                                                                                                            461.03

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -461.03
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -344.37


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_89_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[89] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  345.49     345.49
  check_ecc_alu0/secded_alu0_data_rxc_reg_89_/clk (d04fyj03yd0b0)                         45.88                       0.00     345.49 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_89_/o (d04fyj03yd0b0)                          108.25     1.00            109.30 &   454.79 r
  check_ecc_alu0/data_rxc[89] (net)                                2    11.92 
  dout[89] (out)                                                                  0.00   108.54     1.00     0.00     5.77 &   460.56 r
  dout[89] (net)                                                   2 
  data arrival time                                                                                                            460.56

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -460.56
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -343.89


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[40] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  345.57     345.57
  check_ecc_alu0/secded_alu0_data_rxc_reg_40_/clk (d04fyj03yd0b0)                         45.91                       0.00     345.57 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_40_/o (d04fyj03yd0b0)                          107.91     1.00            109.04 &   454.61 r
  check_ecc_alu0/data_rxc[40] (net)                                2    11.97 
  dout[40] (out)                                                                  0.00   108.06     1.00     0.00     5.13 &   459.74 r
  dout[40] (net)                                                   2 
  data arrival time                                                                                                            459.74

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -459.74
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -343.08


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_103_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[103] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   335.86     335.86
  check_ecc_alu0/secded_alu0_data_rxc_reg_103_/clk (d04fyj03nd0b0)                         40.69                       0.00     335.86 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_103_/o (d04fyj03nd0b0)                           39.33     1.00             66.88 &   402.74 r
  check_ecc_alu0/data_rxc[103] (net)                                2     3.30 
  U12190/a (d04bfn00lnud5)                                                         0.00    39.35     1.00     0.00     0.60 &   403.34 r
  U12190/o (d04bfn00lnud5)                                                                 39.22     1.00             53.12 &   456.46 r
  dout[103] (net)                                                   1    10.35 
  dout[103] (out)                                                                  0.00    39.49     1.00     0.00     3.13 &   459.59 r
  data arrival time                                                                                                             459.59

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -459.59
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -342.93


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_88_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[88] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  345.65     345.65
  check_ecc_alu0/secded_alu0_data_rxc_reg_88_/clk (d04fyj03yd0b0)                         45.95                       0.00     345.65 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_88_/o (d04fyj03yd0b0)                          105.71     1.00            107.43 &   453.08 r
  check_ecc_alu0/data_rxc[88] (net)                                2    11.72 
  dout[88] (out)                                                                  0.00   106.12     1.00     0.00     5.29 &   458.36 r
  dout[88] (net)                                                   2 
  data arrival time                                                                                                            458.36

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -458.36
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -341.70


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 341.19     341.19
  check_ecc_alu0/secded_alu0_data_rxc_reg_7_/clk (d04fyj03yd0b0)                         41.49                       0.00     341.19 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_7_/o (d04fyj03yd0b0)                          112.62     1.00            107.82 &   449.01 r
  check_ecc_alu0/data_rxc[7] (net)                                2    12.29 
  dout[7] (out)                                                                  0.00   113.17     1.00     0.00     9.10 &   458.11 r
  dout[7] (net)                                                   2 
  data arrival time                                                                                                           458.11

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -458.11
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -341.44


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[39] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  345.63     345.63
  check_ecc_alu0/secded_alu0_data_rxc_reg_39_/clk (d04fyj03yd0b0)                         45.94                       0.00     345.63 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_39_/o (d04fyj03yd0b0)                          104.29     1.00            107.36 &   452.99 r
  check_ecc_alu0/data_rxc[39] (net)                                2    11.56 
  dout[39] (out)                                                                  0.00   104.54     1.00     0.00     4.62 &   457.60 r
  dout[39] (net)                                                   2 
  data arrival time                                                                                                            457.60

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -457.60
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -340.93


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_26_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[26] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  343.98     343.98
  check_ecc_alu0/secded_alu0_data_rxc_reg_26_/clk (d04fyj03yd0b0)                         45.84                       0.00     343.98 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_26_/o (d04fyj03yd0b0)                          106.86     1.00            107.29 &   451.27 r
  check_ecc_alu0/data_rxc[26] (net)                                2    11.78 
  dout[26] (out)                                                                  0.00   107.12     1.00     0.00     6.15 &   457.42 r
  dout[26] (net)                                                   2 
  data arrival time                                                                                                            457.42

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -457.42
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -340.75


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.32     339.32
  check_ecc_alu0/secded_alu0_data_rxc_reg_13_/clk (d04fyj03yd0b0)                         40.43                       0.00     339.32 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_13_/o (d04fyj03yd0b0)                          112.55     1.00            106.11 &   445.43 r
  check_ecc_alu0/data_rxc[13] (net)                                2    12.18 
  dout[13] (out)                                                                  0.00   113.75     1.00     0.00    10.41 &   455.85 r
  dout[13] (net)                                                   2 
  data arrival time                                                                                                            455.85

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -455.85
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -339.18


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_18_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[18] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.62     339.62
  check_ecc_alu0/secded_alu0_data_rxc_reg_18_/clk (d04fyj03yd0b0)                         40.61                       0.00     339.62 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_18_/o (d04fyj03yd0b0)                           38.41     1.00             58.74 &   398.36 r
  check_ecc_alu0/data_rxc[18] (net)                                2     3.65 
  U19914/a (d04bfn00lnud5)                                                        0.00    39.06     1.00     0.00     1.17 &   399.52 r
  U19914/o (d04bfn00lnud5)                                                                38.98     1.00             53.12 &   452.64 r
  dout[18] (net)                                                   1    10.31 
  dout[18] (out)                                                                  0.00    39.07     1.00     0.00     2.84 &   455.48 r
  data arrival time                                                                                                            455.48

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -455.48
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -338.81


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_22_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[22] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  342.10     342.10
  check_ecc_alu0/secded_alu0_data_rxc_reg_22_/clk (d04fyj03yd0b0)                         46.19                       0.00     342.10 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_22_/o (d04fyj03yd0b0)                          106.27     1.00            107.95 &   450.06 r
  check_ecc_alu0/data_rxc[22] (net)                                2    11.76 
  dout[22] (out)                                                                  0.00   106.56     1.00     0.00     5.42 &   455.47 r
  dout[22] (net)                                                   2 
  data arrival time                                                                                                            455.47

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -455.47
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -338.80


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_91_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[91] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  338.91     338.91
  check_ecc_alu0/secded_alu0_data_rxc_reg_91_/clk (d04fyj03yd0b0)                         48.50                       0.00     338.91 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_91_/o (d04fyj03yd0b0)                          110.07     1.00            108.68 &   447.59 r
  check_ecc_alu0/data_rxc[91] (net)                                2    12.09 
  dout[91] (out)                                                                  0.00   110.52     1.00     0.00     7.71 &   455.30 r
  dout[91] (net)                                                   2 
  data arrival time                                                                                                            455.30

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -455.30
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -338.63


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 341.91     341.91
  check_ecc_alu0/secded_alu0_data_rxc_reg_0_/clk (d04fyj03yd0b0)                         46.11                       0.00     341.91 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_0_/o (d04fyj03yd0b0)                          106.23     1.00            106.42 &   448.33 r
  check_ecc_alu0/data_rxc[0] (net)                                2    11.64 
  dout[0] (out)                                                                  0.00   106.88     1.00     0.00     6.81 &   455.14 r
  dout[0] (net)                                                   2 
  data arrival time                                                                                                           455.14

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -455.14
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -338.47


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[24] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  341.72     341.72
  check_ecc_alu0/secded_alu0_data_rxc_reg_24_/clk (d04fyj03yd0b0)                         46.03                       0.00     341.72 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_24_/o (d04fyj03yd0b0)                          105.17     1.00            106.88 &   448.60 r
  check_ecc_alu0/data_rxc[24] (net)                                2    11.63 
  dout[24] (out)                                                                  0.00   105.33     1.00     0.00     5.45 &   454.05 r
  dout[24] (net)                                                   2 
  data arrival time                                                                                                            454.05

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -454.05
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -337.38


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_16_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[16] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  341.49     341.49
  check_ecc_alu0/secded_alu0_data_rxc_reg_16_/clk (d04fyj03nd0b0)                         45.91                       0.00     341.49 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_16_/o (d04fyj03nd0b0)                           34.86     1.00             66.18 &   407.68 r
  check_ecc_alu0/data_rxc[16] (net)                                2     2.62 
  U19903/a (d04bfn00yn0d0)                                                        1.05    34.88     1.00     0.38     0.95 &   408.62 r
  U19903/o (d04bfn00yn0d0)                                                                32.99     1.00             41.48 &   450.10 r
  dout[16] (net)                                                   1    10.38 
  dout[16] (out)                                                                  0.00    33.53     1.00     0.00     3.78 &   453.88 r
  data arrival time                                                                                                            453.88

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -453.88
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -337.21


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_117_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[117] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.71     340.71
  check_ecc_alu0/secded_alu0_data_rxc_reg_117_/clk (d04fyj03yd0b0)                         43.25                       0.00     340.71 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_117_/o (d04fyj03yd0b0)                           32.21     1.00             55.31 &   396.02 r
  check_ecc_alu0/data_rxc[117] (net)                                2     3.01 
  U12569/a (d04bfn00nnub5)                                                         0.91    32.23     1.00     0.34     0.92 &   396.93 r
  U12569/o (d04bfn00nnub5)                                                                 52.22     1.00             53.75 &   450.68 r
  dout[117] (net)                                                   1    10.27 
  dout[117] (out)                                                                  0.00    52.27     1.00     0.00     2.91 &   453.59 r
  data arrival time                                                                                                             453.59

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -453.59
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -336.92


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_127_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[127] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   348.52     348.52
  check_ecc_alu0/secded_alu0_data_rxc_reg_127_/clk (d04fyj03yd0b0)                         43.09                       0.00     348.52 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_127_/o (d04fyj03yd0b0)                           42.19     1.00             61.69 &   410.21 r
  check_ecc_alu0/data_rxc[127] (net)                                2     4.05 
  U19954/a (d04bfn00nnud5)                                                         0.00    42.96     1.00     0.00     1.70 &   411.91 r
  U19954/o (d04bfn00nnud5)                                                                 27.91     1.00             38.68 &   450.59 r
  dout[127] (net)                                                   1    10.20 
  dout[127] (out)                                                                  0.00    28.29     1.00     0.00     2.95 &   453.54 r
  data arrival time                                                                                                             453.54

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -453.54
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -336.87


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[37] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.03     339.03
  check_ecc_alu0/secded_alu0_data_rxc_reg_37_/clk (d04fyj03yd0b0)                         48.58                       0.00     339.03 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_37_/o (d04fyj03yd0b0)                          107.03     1.00            108.33 &   447.36 r
  check_ecc_alu0/data_rxc[37] (net)                                2    11.81 
  dout[37] (out)                                                                  0.00   107.46     1.00     0.00     6.00 &   453.36 r
  dout[37] (net)                                                   2 
  data arrival time                                                                                                            453.36

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -453.36
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -336.70


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_97_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[97] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.03     339.03
  check_ecc_alu0/secded_alu0_data_rxc_reg_97_/clk (d04fyj03yd0b0)                         48.58                       0.00     339.03 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_97_/o (d04fyj03yd0b0)                          107.09     1.00            107.54 &   446.57 r
  check_ecc_alu0/data_rxc[97] (net)                                2    11.74 
  dout[97] (out)                                                                  0.00   107.51     1.00     0.00     6.76 &   453.33 r
  dout[97] (net)                                                   2 
  data arrival time                                                                                                            453.33

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -453.33
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -336.66


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_113_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[113] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   341.85     341.85
  check_ecc_alu0/secded_alu0_data_rxc_reg_113_/clk (d04fyj03yd0b0)                         46.09                       0.00     341.85 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_113_/o (d04fyj03yd0b0)                          103.63     1.00            106.66 &   448.51 r
  check_ecc_alu0/data_rxc[113] (net)                                2    11.47 
  dout[113] (out)                                                                  0.00   104.00     1.00     0.00     4.79 &   453.30 r
  dout[113] (net)                                                   2 
  data arrival time                                                                                                             453.30

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -453.30
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -336.64


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_115_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[115] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.54     340.54
  check_ecc_alu0/secded_alu0_data_rxc_reg_115_/clk (d04fyj03yd0b0)                         43.18                       0.00     340.54 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_115_/o (d04fyj03yd0b0)                          104.48     1.00            105.58 &   446.13 r
  check_ecc_alu0/data_rxc[115] (net)                                2    11.49 
  dout[115] (out)                                                                  0.00   104.70     1.00     0.00     5.86 &   451.98 r
  dout[115] (net)                                                   2 
  data arrival time                                                                                                             451.98

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -451.98
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -335.32


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_72_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[72] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.07     329.07
  check_ecc_alu0/secded_alu0_data_rxc_reg_72_/clk (d04fyj03yd0b0)                         48.39                       0.00     329.07 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_72_/o (d04fyj03yd0b0)                           41.30     1.00             61.40 &   390.47 r
  check_ecc_alu0/data_rxc[72] (net)                                2     3.93 
  U19973/a (d04bfn00lnud5)                                                        6.33    42.16     1.00     2.36     4.47 &   394.95 r
  U19973/o (d04bfn00lnud5)                                                                38.87     1.00             53.86 &   448.80 r
  dout[72] (net)                                                   1    10.23 
  dout[72] (out)                                                                  0.00    39.06     1.00     0.00     3.10 &   451.90 r
  data arrival time                                                                                                            451.90

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -451.90
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -335.23


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[38] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.10     339.10
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/clk (d04fyj03yd0b0)                         48.63                       0.00     339.10 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/o (d04fyj03yd0b0)                          104.55     1.00            108.16 &   447.26 r
  check_ecc_alu0/data_rxc[38] (net)                                2    11.60 
  dout[38] (out)                                                                  0.00   104.69     1.00     0.00     4.61 &   451.87 r
  dout[38] (net)                                                   2 
  data arrival time                                                                                                            451.87

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -451.87
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -335.20


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_32_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[32] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  338.92     338.92
  check_ecc_alu0/secded_alu0_data_rxc_reg_32_/clk (d04fyj03nd0b0)                         48.51                       0.00     338.92 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_32_/o (d04fyj03nd0b0)                           35.83     1.00             68.08 &   407.00 r
  check_ecc_alu0/data_rxc[32] (net)                                2     2.70 
  U19781/a (d04bfn00yd0c7)                                                        0.00    35.86     1.00     0.00     0.70 &   407.71 r
  U19781/o (d04bfn00yd0c7)                                                                35.15     1.00             40.69 &   448.39 r
  dout[32] (net)                                                   1    10.35 
  dout[32] (out)                                                                  0.00    35.39     1.00     0.00     3.10 &   451.50 r
  data arrival time                                                                                                            451.50

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -451.50
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -334.83


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[61] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.52     328.52
  check_ecc_alu0/secded_alu0_data_rxc_reg_61_/clk (d04fyj03yd0b0)                         46.02                       0.00     328.52 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_61_/o (d04fyj03yd0b0)                           38.72     1.00             59.50 &   388.02 r
  check_ecc_alu0/data_rxc[61] (net)                                2     4.11 
  U12291/a (d04bfn00ld0h0)                                                        0.00    38.77     1.00     0.00     0.91 &   388.92 r
  U12291/o (d04bfn00ld0h0)                                                                32.03     1.00             59.27 &   448.20 r
  dout[61] (net)                                                   1    10.40 
  dout[61] (out)                                                                  0.00    32.28     1.00     0.00     2.99 &   451.19 r
  data arrival time                                                                                                            451.19

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -451.19
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -334.52


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_92_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[92] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  338.97     338.97
  check_ecc_alu0/secded_alu0_data_rxc_reg_92_/clk (d04fyj03yd0b0)                         48.54                       0.00     338.97 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_92_/o (d04fyj03yd0b0)                          104.12     1.00            107.48 &   446.45 r
  check_ecc_alu0/data_rxc[92] (net)                                2    11.56 
  dout[92] (out)                                                                  0.00   104.29     1.00     0.00     4.63 &   451.09 r
  dout[92] (net)                                                   2 
  data arrival time                                                                                                            451.09

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -451.09
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -334.42


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[35] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  338.65     338.65
  check_ecc_alu0/secded_alu0_data_rxc_reg_35_/clk (d04fyj03nd0b0)                         48.33                       0.00     338.65 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_35_/o (d04fyj03nd0b0)                           35.30     1.00             67.14 &   405.80 r
  check_ecc_alu0/data_rxc[35] (net)                                2     2.66 
  U12306/a (d04bfn00yn0c5)                                                        0.00    35.31     1.00     0.00     0.44 &   406.23 r
  U12306/o (d04bfn00yn0c5)                                                                36.86     1.00             41.00 &   447.24 r
  dout[35] (net)                                                   1    10.45 
  dout[35] (out)                                                                  0.00    37.06     1.00     0.00     3.26 &   450.50 r
  data arrival time                                                                                                            450.50

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -450.50
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -333.83


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_101_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[101] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   335.83     335.83
  check_ecc_alu0/secded_alu0_data_rxc_reg_101_/clk (d04fyj03yd0b0)                         40.67                       0.00     335.83 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_101_/o (d04fyj03yd0b0)                          109.55     1.00            106.19 &   442.02 r
  check_ecc_alu0/data_rxc[101] (net)                                2    12.01 
  dout[101] (out)                                                                  0.00   110.28     1.00     0.00     8.04 &   450.06 r
  dout[101] (net)                                                   2 
  data arrival time                                                                                                             450.06

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -450.06
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -333.39


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_102_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[102] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   335.76     335.76
  check_ecc_alu0/secded_alu0_data_rxc_reg_102_/clk (d04fyj03yd0b0)                         40.64                       0.00     335.76 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_102_/o (d04fyj03yd0b0)                          108.73     1.00            106.35 &   442.12 r
  check_ecc_alu0/data_rxc[102] (net)                                2    11.92 
  dout[102] (out)                                                                  0.00   109.48     1.00     0.00     7.58 &   449.70 r
  dout[102] (net)                                                   2 
  data arrival time                                                                                                             449.70

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -449.70
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -333.03


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_34_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[34] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.00     339.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_34_/clk (d04fyj03nd0b0)                         48.56                       0.00     339.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_34_/o (d04fyj03nd0b0)                           33.85     1.00             65.80 &   404.80 r
  check_ecc_alu0/data_rxc[34] (net)                                2     2.51 
  U12304/a (d04bfn00yn0c5)                                                        0.94    33.86     1.00     0.34     0.75 &   405.54 r
  U12304/o (d04bfn00yn0c5)                                                                36.49     1.00             40.73 &   446.27 r
  dout[34] (net)                                                   1    10.39 
  dout[34] (out)                                                                  0.00    36.79     1.00     0.00     3.04 &   449.31 r
  data arrival time                                                                                                            449.31

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -449.31
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -332.65


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_96_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[96] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  336.05     336.05
  check_ecc_alu0/secded_alu0_data_rxc_reg_96_/clk (d04fyj03yd0b0)                         40.79                       0.00     336.05 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_96_/o (d04fyj03yd0b0)                          107.49     1.00            106.63 &   442.68 r
  check_ecc_alu0/data_rxc[96] (net)                                2    11.87 
  dout[96] (out)                                                                  0.00   107.74     1.00     0.00     6.29 &   448.96 r
  dout[96] (net)                                                   2 
  data arrival time                                                                                                            448.96

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -448.96
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -332.29


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_54_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[54] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.42     328.42
  check_ecc_alu0/secded_alu0_data_rxc_reg_54_/clk (d04fyj03yd0b0)                         45.97                       0.00     328.42 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_54_/o (d04fyj03yd0b0)                           29.61     1.00             53.07 &   381.49 r
  check_ecc_alu0/data_rxc[54] (net)                                2     2.68 
  U12293/a (d04bfn00wnud5)                                                        0.00    29.61     1.00     0.00     0.30 &   381.79 r
  U12293/o (d04bfn00wnud5)                                                                46.64     1.00             64.03 &   445.82 r
  dout[54] (net)                                                   1    10.29 
  dout[54] (out)                                                                  0.00    46.78     1.00     0.00     2.88 &   448.70 r
  data arrival time                                                                                                            448.70

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -448.70
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -332.03


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_29_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[29] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  336.03     336.03
  check_ecc_alu0/secded_alu0_data_rxc_reg_29_/clk (d04fyj03yd0b0)                         40.78                       0.00     336.03 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_29_/o (d04fyj03yd0b0)                          106.31     1.00            107.34 &   443.37 r
  check_ecc_alu0/data_rxc[29] (net)                                2    11.80 
  dout[29] (out)                                                                  0.00   106.62     1.00     0.00     4.98 &   448.35 r
  dout[29] (net)                                                   2 
  data arrival time                                                                                                            448.35

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -448.35
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -331.68


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 341.69     341.69
  check_ecc_alu0/secded_alu0_data_rxc_reg_1_/clk (d04fyj03nd0b0)                         46.01                       0.00     341.69 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_1_/o (d04fyj03nd0b0)                           31.49     1.00             62.89 &   404.58 r
  check_ecc_alu0/data_rxc[1] (net)                                2     2.26 
  U19824/a (d04bfn00yn0c5)                                                       0.44    31.49     1.00     0.16     0.40 &   404.98 r
  U19824/o (d04bfn00yn0c5)                                                               36.19     1.00             40.17 &   445.15 r
  dout[1] (net)                                                   1    10.30 
  dout[1] (out)                                                                  0.00    36.48     1.00     0.00     3.00 &   448.15 r
  data arrival time                                                                                                           448.15

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -448.15
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -331.48


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_83_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[83] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.56     328.56
  check_ecc_alu0/secded_alu0_data_rxc_reg_83_/clk (d04fyj03yd0b0)                         46.04                       0.00     328.56 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_83_/o (d04fyj03yd0b0)                          114.70     1.00            108.28 &   436.84 r
  check_ecc_alu0/data_rxc[83] (net)                                2    12.42 
  dout[83] (out)                                                                  0.00   115.69     1.00     0.00    11.12 &   447.96 r
  dout[83] (net)                                                   2 
  data arrival time                                                                                                            447.96

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -447.96
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -331.29


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_31_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[31] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  335.67     335.67
  check_ecc_alu0/secded_alu0_data_rxc_reg_31_/clk (d04fyj03yd0b0)                         40.58                       0.00     335.67 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_31_/o (d04fyj03yd0b0)                           31.97     1.00             54.63 &   390.29 r
  check_ecc_alu0/data_rxc[31] (net)                                2     2.99 
  U12313/a (d04bfn00nnub5)                                                        0.00    31.99     1.00     0.00     0.61 &   390.90 r
  U12313/o (d04bfn00nnub5)                                                                52.74     1.00             53.71 &   444.61 r
  dout[31] (net)                                                   1    10.34 
  dout[31] (out)                                                                  0.00    52.87     1.00     0.00     3.23 &   447.84 r
  data arrival time                                                                                                            447.84

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -447.84
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -331.18


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[41] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  345.66     345.66
  check_ecc_alu0/secded_alu0_data_rxc_reg_41_/clk (d04fyj03nd0c0)                         45.96                       0.00     345.66 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_41_/o (d04fyj03nd0c0)                           66.96     1.00             97.45 &   443.11 r
  check_ecc_alu0/data_rxc[41] (net)                                2    11.60 
  dout[41] (out)                                                                  0.00    67.29     1.00     0.00     4.62 &   447.73 r
  dout[41] (net)                                                   2 
  data arrival time                                                                                                            447.73

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -447.73
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -331.06


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[56] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.21     329.21
  check_ecc_alu0/secded_alu0_data_rxc_reg_56_/clk (d04fyj03yd0b0)                         48.48                       0.00     329.21 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_56_/o (d04fyj03yd0b0)                           37.44     1.00             59.51 &   388.72 r
  check_ecc_alu0/data_rxc[56] (net)                                2     3.84 
  U12296/a (d04bfn00lnud5)                                                        6.12    37.47     1.00     2.29     3.00 &   391.72 r
  U12296/o (d04bfn00lnud5)                                                                39.49     1.00             52.55 &   444.27 r
  dout[56] (net)                                                   1    10.40 
  dout[56] (out)                                                                  0.00    39.70     1.00     0.00     3.25 &   447.52 r
  data arrival time                                                                                                            447.52

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -447.52
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -330.85


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_30_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[30] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  335.99     335.99
  check_ecc_alu0/secded_alu0_data_rxc_reg_30_/clk (d04fyj03yd0b0)                         40.76                       0.00     335.99 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_30_/o (d04fyj03yd0b0)                          104.65     1.00            106.26 &   442.25 r
  check_ecc_alu0/data_rxc[30] (net)                                2    11.59 
  dout[30] (out)                                                                  0.00   105.06     1.00     0.00     4.96 &   447.21 r
  dout[30] (net)                                                   2 
  data arrival time                                                                                                            447.21

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -447.21
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -330.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[70] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.49     328.49
  check_ecc_alu0/secded_alu0_data_rxc_reg_70_/clk (d04fyj03yd0b0)                         46.00                       0.00     328.49 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_70_/o (d04fyj03yd0b0)                           36.57     1.00             59.77 &   388.26 r
  check_ecc_alu0/data_rxc[70] (net)                                2     3.58 
  U12249/a (d04bfn00nn0d0)                                                        3.99    36.62     1.00     1.45     2.38 &   390.64 r
  U12249/o (d04bfn00nn0d0)                                                                38.91     1.00             53.15 &   443.79 r
  dout[70] (net)                                                   1    10.37 
  dout[70] (out)                                                                  0.00    39.18     1.00     0.00     3.26 &   447.05 r
  data arrival time                                                                                                            447.05

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -447.05
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -330.38


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_57_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[57] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.06     329.06
  check_ecc_alu0/secded_alu0_data_rxc_reg_57_/clk (d04fyj03yd0b0)                         48.38                       0.00     329.06 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_57_/o (d04fyj03yd0b0)                          111.91     1.00            111.26 &   440.32 r
  check_ecc_alu0/data_rxc[57] (net)                                2    12.38 
  dout[57] (out)                                                                  0.00   112.31     1.00     0.00     6.58 &   446.90 r
  dout[57] (net)                                                   2 
  data arrival time                                                                                                            446.90

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -446.90
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -330.23


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_52_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[52] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.15     329.15
  check_ecc_alu0/secded_alu0_data_rxc_reg_52_/clk (d04fyj03yd0b0)                         48.44                       0.00     329.15 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_52_/o (d04fyj03yd0b0)                           38.13     1.00             60.07 &   389.23 r
  check_ecc_alu0/data_rxc[52] (net)                                2     3.94 
  U19799/a (d04bfn00lnud5)                                                        0.00    38.16     1.00     0.00     0.78 &   390.00 r
  U19799/o (d04bfn00lnud5)                                                                39.36     1.00             52.68 &   442.69 r
  dout[52] (net)                                                   1    10.36 
  dout[52] (out)                                                                  0.00    39.62     1.00     0.00     3.28 &   445.96 r
  data arrival time                                                                                                            445.96

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -445.96
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -329.29


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 348.75     348.75
  check_ecc_alu0/secded_alu0_data_rxc_reg_4_/clk (d04fyj03yd0b0)                         43.22                       0.00     348.75 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_4_/o (d04fyj03yd0b0)                           30.04     1.00             53.26 &   402.01 r
  check_ecc_alu0/data_rxc[4] (net)                                2     2.74 
  U19846/a (d04bfn00yn0c5)                                                       0.00    30.05     1.00     0.00     0.52 &   402.53 r
  U19846/o (d04bfn00yn0c5)                                                               36.58     1.00             39.97 &   442.50 r
  dout[4] (net)                                                   1    10.37 
  dout[4] (out)                                                                  0.00    36.88     1.00     0.00     3.23 &   445.73 r
  data arrival time                                                                                                           445.73

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -445.73
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -329.07


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 348.61     348.61
  check_ecc_alu0/secded_alu0_data_rxc_reg_9_/clk (d04fyj03yd0b0)                         43.14                       0.00     348.61 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_9_/o (d04fyj03yd0b0)                           38.14     1.00             59.99 &   408.59 r
  check_ecc_alu0/data_rxc[9] (net)                                2     3.87 
  U12289/a (d04bfn00yn0e0)                                                       0.00    38.18     1.00     0.00     0.88 &   409.48 r
  U12289/o (d04bfn00yn0e0)                                                               25.45     1.00             32.57 &   442.04 r
  dout[9] (net)                                                   1    10.44 
  dout[9] (out)                                                                  0.00    26.13     1.00     0.00     3.63 &   445.68 r
  data arrival time                                                                                                           445.68

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -445.68
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -329.01


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_120_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[120] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   348.45     348.45
  check_ecc_alu0/secded_alu0_data_rxc_reg_120_/clk (d04fyj03yd0b0)                         43.06                       0.00     348.45 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_120_/o (d04fyj03yd0b0)                           37.86     1.00             59.74 &   408.20 r
  check_ecc_alu0/data_rxc[120] (net)                                2     3.83 
  U19966/a (d04bfn00yn0e0)                                                         1.12    37.91     1.00     0.40     1.33 &   409.52 r
  U19966/o (d04bfn00yn0e0)                                                                 24.75     1.00             32.72 &   442.24 r
  dout[120] (net)                                                   1    10.30 
  dout[120] (out)                                                                  0.00    25.20     1.00     0.00     2.87 &   445.12 r
  data arrival time                                                                                                             445.12

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -445.12
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -328.45


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[60] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.49     328.49
  check_ecc_alu0/secded_alu0_data_rxc_reg_60_/clk (d04fyj03yd0b0)                         46.00                       0.00     328.49 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_60_/o (d04fyj03yd0b0)                          110.75     1.00            105.91 &   434.40 r
  check_ecc_alu0/data_rxc[60] (net)                                2    11.95 
  dout[60] (out)                                                                  0.00   111.88     1.00     0.00    10.51 &   444.91 r
  dout[60] (net)                                                   2 
  data arrival time                                                                                                            444.91

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -444.91
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -328.24


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_53_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[53] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.20     329.20
  check_ecc_alu0/secded_alu0_data_rxc_reg_53_/clk (d04fyj03yd0b0)                         48.47                       0.00     329.20 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_53_/o (d04fyj03yd0b0)                          109.05     1.00            108.35 &   437.55 r
  check_ecc_alu0/data_rxc[53] (net)                                2    11.94 
  dout[53] (out)                                                                  0.00   109.56     1.00     0.00     7.30 &   444.85 r
  dout[53] (net)                                                   2 
  data arrival time                                                                                                            444.85

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -444.85
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -328.18


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_77_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[77] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  326.21     326.21
  check_ecc_alu0/secded_alu0_data_rxc_reg_77_/clk (d04fyj03yd0b0)                         44.63                       0.00     326.21 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_77_/o (d04fyj03yd0b0)                          114.48     1.00            109.81 &   436.01 r
  check_ecc_alu0/data_rxc[77] (net)                                2    12.54 
  dout[77] (out)                                                                  0.00   115.24     1.00     0.00     8.81 &   444.83 r
  dout[77] (net)                                                   2 
  data arrival time                                                                                                            444.83

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -444.83
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -328.16


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[73] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.04     329.04
  check_ecc_alu0/secded_alu0_data_rxc_reg_73_/clk (d04fyj03yd0b0)                         48.36                       0.00     329.04 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_73_/o (d04fyj03yd0b0)                           37.12     1.00             59.24 &   388.28 r
  check_ecc_alu0/data_rxc[73] (net)                                2     3.80 
  U19978/a (d04bfn00lnud5)                                                        0.00    37.15     1.00     0.00     0.82 &   389.10 r
  U19978/o (d04bfn00lnud5)                                                                38.96     1.00             52.30 &   441.40 r
  dout[73] (net)                                                   1    10.29 
  dout[73] (out)                                                                  0.00    39.16     1.00     0.00     3.04 &   444.45 r
  data arrival time                                                                                                            444.45

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -444.45
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -327.78


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[55] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.55     329.55
  check_ecc_alu0/secded_alu0_data_rxc_reg_55_/clk (d04fyj03yd0b0)                         48.68                       0.00     329.55 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_55_/o (d04fyj03yd0b0)                          106.88     1.00            109.47 &   439.03 r
  check_ecc_alu0/data_rxc[55] (net)                                2    11.86 
  dout[55] (out)                                                                  0.00   107.14     1.00     0.00     4.91 &   443.93 r
  dout[55] (net)                                                   2 
  data arrival time                                                                                                            443.93

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -443.93
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -327.27


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[51] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.34     329.34
  check_ecc_alu0/secded_alu0_data_rxc_reg_51_/clk (d04fyj03yd0b0)                         48.57                       0.00     329.34 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_51_/o (d04fyj03yd0b0)                          106.87     1.00            108.16 &   437.50 r
  check_ecc_alu0/data_rxc[51] (net)                                2    11.77 
  dout[51] (out)                                                                  0.00   107.13     1.00     0.00     6.23 &   443.73 r
  dout[51] (net)                                                   2 
  data arrival time                                                                                                            443.73

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -443.73
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -327.06


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_93_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[93] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  338.88     338.88
  check_ecc_alu0/secded_alu0_data_rxc_reg_93_/clk (d04fyj03nd0c0)                         48.48                       0.00     338.88 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_93_/o (d04fyj03nd0c0)                           69.58     1.00             97.41 &   436.29 r
  check_ecc_alu0/data_rxc[93] (net)                                2    11.90 
  dout[93] (out)                                                                  0.00    70.32     1.00     0.00     7.28 &   443.57 r
  dout[93] (net)                                                   2 
  data arrival time                                                                                                            443.57

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -443.57
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -326.91


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[48] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.24     328.24
  check_ecc_alu0/secded_alu0_data_rxc_reg_48_/clk (d04fyj03yd0b0)                         45.88                       0.00     328.24 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_48_/o (d04fyj03yd0b0)                          108.99     1.00            107.05 &   435.29 r
  check_ecc_alu0/data_rxc[48] (net)                                2    11.90 
  dout[48] (out)                                                                  0.00   109.86     1.00     0.00     8.15 &   443.44 r
  dout[48] (net)                                                   2 
  data arrival time                                                                                                            443.44

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -443.44
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -326.77


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_111_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[111] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.73     340.73
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/clk (d04fyj03nd0c0)                         43.26                       0.00     340.73 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/o (d04fyj03nd0c0)                           68.86     1.00             95.85 &   436.58 r
  check_ecc_alu0/data_rxc[111] (net)                                2    11.83 
  dout[111] (out)                                                                  0.00    69.63     1.00     0.00     6.78 &   443.36 r
  dout[111] (net)                                                   2 
  data arrival time                                                                                                             443.36

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -443.36
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -326.70


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[75] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.62     328.62
  check_ecc_alu0/secded_alu0_data_rxc_reg_75_/clk (d04fyj03yd0b0)                         46.07                       0.00     328.62 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_75_/o (d04fyj03yd0b0)                          107.32     1.00            108.32 &   436.94 r
  check_ecc_alu0/data_rxc[75] (net)                                2    11.86 
  dout[75] (out)                                                                  0.00   107.70     1.00     0.00     5.88 &   442.82 r
  dout[75] (net)                                                   2 
  data arrival time                                                                                                            442.82

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -442.82
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -326.15


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_74_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[74] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.60     329.60
  check_ecc_alu0/secded_alu0_data_rxc_reg_74_/clk (d04fyj03yd0b0)                         48.70                       0.00     329.60 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_74_/o (d04fyj03yd0b0)                          105.07     1.00            107.61 &   437.21 r
  check_ecc_alu0/data_rxc[74] (net)                                2    11.61 
  dout[74] (out)                                                                  0.00   105.32     1.00     0.00     5.41 &   442.62 r
  dout[74] (net)                                                   2 
  data arrival time                                                                                                            442.62

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -442.62
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -325.95


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.69     339.69
  check_ecc_alu0/secded_alu0_data_rxc_reg_10_/clk (d04fyj03yd0b0)                         40.65                       0.00     339.69 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_10_/o (d04fyj03yd0b0)                           34.91     1.00             57.30 &   396.99 r
  check_ecc_alu0/data_rxc[10] (net)                                2     3.40 
  U19817/a (d04bfn00yn0c5)                                                        0.95    34.97     1.00     0.34     1.36 &   398.35 r
  U19817/o (d04bfn00yn0c5)                                                                36.78     1.00             40.88 &   439.23 r
  dout[10] (net)                                                   1    10.43 
  dout[10] (out)                                                                  0.00    37.14     1.00     0.00     3.29 &   442.52 r
  data arrival time                                                                                                            442.52

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -442.52
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -325.85


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_110_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[110] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.68     340.68
  check_ecc_alu0/secded_alu0_data_rxc_reg_110_/clk (d04fyj03nd0c0)                         43.24                       0.00     340.68 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_110_/o (d04fyj03nd0c0)                           67.20     1.00             96.49 &   437.17 r
  check_ecc_alu0/data_rxc[110] (net)                                2    11.55 
  dout[110] (out)                                                                  0.00    67.57     1.00     0.00     5.14 &   442.31 r
  dout[110] (net)                                                   2 
  data arrival time                                                                                                             442.31

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -442.31
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -325.65


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_109_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[109] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.80     340.80
  check_ecc_alu0/secded_alu0_data_rxc_reg_109_/clk (d04fyj03nd0c0)                         43.31                       0.00     340.80 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_109_/o (d04fyj03nd0c0)                           67.06     1.00             96.44 &   437.24 r
  check_ecc_alu0/data_rxc[109] (net)                                2    11.52 
  dout[109] (out)                                                                  0.00    67.43     1.00     0.00     5.03 &   442.27 r
  dout[109] (net)                                                   2 
  data arrival time                                                                                                             442.27

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -442.27
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -325.60


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_17_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[17] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  348.50     348.50
  check_ecc_alu0/secded_alu0_data_rxc_reg_17_/clk (d04fyj03yd0b0)                         43.08                       0.00     348.50 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_17_/o (d04fyj03yd0b0)                           27.28     1.00             50.62 &   399.12 r
  check_ecc_alu0/data_rxc[17] (net)                                2     2.38 
  U19913/a (d04bfn00yn0c5)                                                        0.72    27.29     1.00     0.26     0.64 &   399.76 r
  U19913/o (d04bfn00yn0c5)                                                                36.16     1.00             39.49 &   439.25 r
  dout[17] (net)                                                   1    10.30 
  dout[17] (out)                                                                  0.00    36.32     1.00     0.00     2.94 &   442.19 r
  data arrival time                                                                                                            442.19

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -442.19
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -325.52


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[49] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.59     328.59
  check_ecc_alu0/secded_alu0_data_rxc_reg_49_/clk (d04fyj03yd0b0)                         46.05                       0.00     328.59 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_49_/o (d04fyj03yd0b0)                          106.48     1.00            107.95 &   436.54 r
  check_ecc_alu0/data_rxc[49] (net)                                2    11.77 
  dout[49] (out)                                                                  0.00   106.85     1.00     0.00     5.56 &   442.10 r
  dout[49] (net)                                                   2 
  data arrival time                                                                                                            442.10

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -442.10
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -325.43


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_106_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[106] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.79     340.79
  check_ecc_alu0/secded_alu0_data_rxc_reg_106_/clk (d04fyj03nd0c0)                         43.30                       0.00     340.79 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_106_/o (d04fyj03nd0c0)                           66.55     1.00             96.31 &   437.10 r
  check_ecc_alu0/data_rxc[106] (net)                                2    11.43 
  dout[106] (out)                                                                  0.00    66.84     1.00     0.00     4.96 &   442.06 r
  dout[106] (net)                                                   2 
  data arrival time                                                                                                             442.06

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -442.06
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -325.40


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[50] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.66     328.66
  check_ecc_alu0/secded_alu0_data_rxc_reg_50_/clk (d04fyj03yd0b0)                         46.09                       0.00     328.66 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_50_/o (d04fyj03yd0b0)                          106.22     1.00            107.65 &   436.31 r
  check_ecc_alu0/data_rxc[50] (net)                                2    11.73 
  dout[50] (out)                                                                  0.00   106.46     1.00     0.00     5.73 &   442.04 r
  dout[50] (net)                                                   2 
  data arrival time                                                                                                            442.04

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -442.04
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -325.37


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_98_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[98] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  338.66     338.66
  check_ecc_alu0/secded_alu0_data_rxc_reg_98_/clk (d04fyj03nd0c0)                         48.33                       0.00     338.66 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_98_/o (d04fyj03nd0c0)                           67.27     1.00             98.14 &   436.80 r
  check_ecc_alu0/data_rxc[98] (net)                                2    11.56 
  dout[98] (out)                                                                  0.00    67.75     1.00     0.00     5.20 &   441.99 r
  dout[98] (net)                                                   2 
  data arrival time                                                                                                            441.99

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -441.99
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -325.32


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_107_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[107] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.85     340.85
  check_ecc_alu0/secded_alu0_data_rxc_reg_107_/clk (d04fyj03nd0c0)                         43.35                       0.00     340.85 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_107_/o (d04fyj03nd0c0)                           66.14     1.00             96.70 &   437.55 r
  check_ecc_alu0/data_rxc[107] (net)                                2    11.42 
  dout[107] (out)                                                                  0.00    66.58     1.00     0.00     4.34 &   441.90 r
  dout[107] (net)                                                   2 
  data arrival time                                                                                                             441.90

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -441.90
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -325.23


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[20] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  348.47     348.47
  check_ecc_alu0/secded_alu0_data_rxc_reg_20_/clk (d04fyj03yd0b0)                         43.07                       0.00     348.47 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_20_/o (d04fyj03yd0b0)                           26.90     1.00             50.23 &   398.70 r
  check_ecc_alu0/data_rxc[20] (net)                                2     2.33 
  U19871/a (d04bfn00yn0c5)                                                        0.80    26.91     1.00     0.28     0.55 &   399.25 r
  U19871/o (d04bfn00yn0c5)                                                                36.38     1.00             39.29 &   438.54 r
  dout[20] (net)                                                   1    10.32 
  dout[20] (out)                                                                  0.00    36.67     1.00     0.00     3.26 &   441.80 r
  data arrival time                                                                                                            441.80

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -441.80
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -325.13


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_124_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[124] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   348.44     348.44
  check_ecc_alu0/secded_alu0_data_rxc_reg_124_/clk (d04fyj03yd0b0)                         43.05                       0.00     348.44 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_124_/o (d04fyj03yd0b0)                           24.81     1.00             48.66 &   397.10 r
  check_ecc_alu0/data_rxc[124] (net)                                2     2.03 
  U19923/a (d04bfn00yd0c7)                                                         0.00    24.82     1.00     0.00     0.24 &   397.34 r
  U19923/o (d04bfn00yd0c7)                                                                 37.80     1.00             38.18 &   435.52 r
  dout[124] (net)                                                   1    10.84 
  dout[124] (out)                                                                  0.00    38.84     1.00     0.00     5.78 &   441.30 r
  data arrival time                                                                                                             441.30

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -441.30
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -324.63


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_108_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[108] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.78     340.78
  check_ecc_alu0/secded_alu0_data_rxc_reg_108_/clk (d04fyj03nd0c0)                         43.30                       0.00     340.78 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_108_/o (d04fyj03nd0c0)                           65.67     1.00             96.13 &   436.92 r
  check_ecc_alu0/data_rxc[108] (net)                                2    11.41 
  dout[108] (out)                                                                  0.00    65.87     1.00     0.00     3.96 &   440.88 r
  dout[108] (net)                                                   2 
  data arrival time                                                                                                             440.88

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -440.88
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -324.21


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_79_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[79] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.12     314.12
  check_ecc_alu0/secded_alu0_data_rxc_reg_79_/clk (d04fyj03nd0b0)                         41.73                       0.00     314.12 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_79_/o (d04fyj03nd0b0)                           41.36     1.00             69.49 &   383.61 r
  check_ecc_alu0/data_rxc[79] (net)                                2     3.45 
  U12273/a (d04bfn00lnud5)                                                        0.00    41.37     1.00     0.00     0.36 &   383.97 r
  U12273/o (d04bfn00lnud5)                                                                38.89     1.00             53.75 &   437.72 r
  dout[79] (net)                                                   1    10.27 
  dout[79] (out)                                                                  0.00    39.12     1.00     0.00     2.95 &   440.67 r
  data arrival time                                                                                                            440.67

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -440.67
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -324.01


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_59_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[59] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.22     328.22
  check_ecc_alu0/secded_alu0_data_rxc_reg_59_/clk (d04fyj03yd0b0)                         45.87                       0.00     328.22 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_59_/o (d04fyj03yd0b0)                          104.93     1.00            106.68 &   434.90 r
  check_ecc_alu0/data_rxc[59] (net)                                2    11.58 
  dout[59] (out)                                                                  0.00   105.39     1.00     0.00     5.63 &   440.53 r
  dout[59] (net)                                                   2 
  data arrival time                                                                                                            440.53

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -440.53
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -323.86


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_126_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[126] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   348.47     348.47
  check_ecc_alu0/secded_alu0_data_rxc_reg_126_/clk (d04fyj03yd0c0)                         43.06                       0.00     348.47 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_126_/o (d04fyj03yd0c0)                           20.88     1.00             50.15 &   398.61 r
  check_ecc_alu0/data_rxc[126] (net)                                2     2.95 
  U19945/a (d04bfn00yn0c5)                                                         0.00    20.93     1.00     0.00     0.68 &   399.29 r
  U19945/o (d04bfn00yn0c5)                                                                 35.91     1.00             38.29 &   437.58 r
  dout[126] (net)                                                   1    10.24 
  dout[126] (out)                                                                  0.00    36.13     1.00     0.00     2.93 &   440.51 r
  data arrival time                                                                                                             440.51

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -440.51
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -323.85


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_28_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[28] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  335.91     335.91
  check_ecc_alu0/secded_alu0_data_rxc_reg_28_/clk (d04fyj03nd0b0)                         40.72                       0.00     335.91 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_28_/o (d04fyj03nd0b0)                           39.41     1.00             68.10 &   404.01 r
  check_ecc_alu0/data_rxc[28] (net)                                2     3.20 
  U12308/a (d04bfn00yn0e0)                                                        0.00    39.42     1.00     0.00     0.56 &   404.57 r
  U12308/o (d04bfn00yn0e0)                                                                24.81     1.00             32.88 &   437.45 r
  dout[28] (net)                                                   1    10.27 
  dout[28] (out)                                                                  0.00    25.30     1.00     0.00     3.01 &   440.46 r
  data arrival time                                                                                                            440.46

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -440.46
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -323.79


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_105_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[105] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.86     340.86
  check_ecc_alu0/secded_alu0_data_rxc_reg_105_/clk (d04fyj03yd0b0)                         43.35                       0.00     340.86 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_105_/o (d04fyj03yd0b0)                           30.48     1.00             53.68 &   394.54 r
  check_ecc_alu0/data_rxc[105] (net)                                2     2.78 
  U12161/a (d04bfn00yn0c5)                                                         6.35    30.49     1.00     2.26     2.69 &   397.23 r
  U12161/o (d04bfn00yn0c5)                                                                 36.39     1.00             40.05 &   437.28 r
  dout[105] (net)                                                   1    10.35 
  dout[105] (out)                                                                  0.00    36.70     1.00     0.00     3.09 &   440.37 r
  data arrival time                                                                                                             440.37

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -440.37
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -323.70


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[71] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.42     328.42
  check_ecc_alu0/secded_alu0_data_rxc_reg_71_/clk (d04fyj03yd0b0)                         45.97                       0.00     328.42 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_71_/o (d04fyj03yd0b0)                          103.51     1.00            107.43 &   435.85 r
  check_ecc_alu0/data_rxc[71] (net)                                2    11.51 
  dout[71] (out)                                                                  0.00   103.55     1.00     0.00     4.10 &   439.95 r
  dout[71] (net)                                                   2 
  data arrival time                                                                                                            439.95

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -439.95
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -323.28


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[68] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.52     328.52
  check_ecc_alu0/secded_alu0_data_rxc_reg_68_/clk (d04fyj03yd0b0)                         46.02                       0.00     328.52 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_68_/o (d04fyj03yd0b0)                           32.03     1.00             55.85 &   384.37 r
  check_ecc_alu0/data_rxc[68] (net)                                2     2.95 
  U12248/a (d04bfn00nn0d0)                                                        0.00    32.04     1.00     0.00     0.55 &   384.92 r
  U12248/o (d04bfn00nn0d0)                                                                38.59     1.00             51.62 &   436.54 r
  dout[68] (net)                                                   1    10.30 
  dout[68] (out)                                                                  0.00    38.88     1.00     0.00     3.24 &   439.78 r
  data arrival time                                                                                                            439.78

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -439.78
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -323.11


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_121_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[121] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.49     340.49
  check_ecc_alu0/secded_alu0_data_rxc_reg_121_/clk (d04fyj03yd0b0)                         41.15                       0.00     340.49 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_121_/o (d04fyj03yd0b0)                           36.44     1.00             57.45 &   397.94 r
  check_ecc_alu0/data_rxc[121] (net)                                2     3.72 
  U12277/a (d04bfn00nnue3)                                                         2.77    36.47     1.00     1.01     1.74 &   399.68 r
  U12277/o (d04bfn00nnue3)                                                                 24.31     1.00             37.04 &   436.72 r
  dout[121] (net)                                                   1    10.26 
  dout[121] (out)                                                                  0.00    24.75     1.00     0.00     3.01 &   439.73 r
  data arrival time                                                                                                             439.73

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -439.73
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -323.06


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.73     339.73
  check_ecc_alu0/secded_alu0_data_rxc_reg_12_/clk (d04fyj03yd0b0)                         40.68                       0.00     339.73 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_12_/o (d04fyj03yd0b0)                           32.24     1.00             54.97 &   394.69 r
  check_ecc_alu0/data_rxc[12] (net)                                2     3.04 
  U19881/a (d04bfn00yn0c5)                                                        0.86    32.28     1.00     0.30     1.15 &   395.84 r
  U19881/o (d04bfn00yn0c5)                                                                36.22     1.00             40.36 &   436.20 r
  dout[12] (net)                                                   1    10.32 
  dout[12] (out)                                                                  0.00    36.51     1.00     0.00     2.97 &   439.17 r
  data arrival time                                                                                                            439.17

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -439.17
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -322.51


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_125_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[125] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   341.55     341.55
  check_ecc_alu0/secded_alu0_data_rxc_reg_125_/clk (d04fyj03yd0b0)                         45.93                       0.00     341.55 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_125_/o (d04fyj03yd0b0)                           30.13     1.00             53.81 &   395.35 r
  check_ecc_alu0/data_rxc[125] (net)                                2     2.74 
  U19943/a (d04bfn00yn0c5)                                                         0.00    30.14     1.00     0.00     0.50 &   395.85 r
  U19943/o (d04bfn00yn0c5)                                                                 36.65     1.00             40.03 &   435.88 r
  dout[125] (net)                                                   1    10.40 
  dout[125] (out)                                                                  0.00    36.95     1.00     0.00     3.24 &   439.12 r
  data arrival time                                                                                                             439.12

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -439.12
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -322.45


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_116_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[116] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.69     340.69
  check_ecc_alu0/secded_alu0_data_rxc_reg_116_/clk (d04fyj03yd0b0)                         43.24                       0.00     340.69 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_116_/o (d04fyj03yd0b0)                           28.19     1.00             51.48 &   392.17 r
  check_ecc_alu0/data_rxc[116] (net)                                2     2.48 
  U20355/a (d04bfn00ynub5)                                                         0.00    28.19     1.00     0.00     0.24 &   392.41 r
  U20355/o (d04bfn00ynub5)                                                                 46.33     1.00             41.24 &   433.65 r
  dout[116] (net)                                                   1    10.65 
  dout[116] (out)                                                                  0.00    46.90     1.00     0.00     5.23 &   438.88 r
  data arrival time                                                                                                             438.88

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -438.88
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -322.21


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 342.12     342.12
  check_ecc_alu0/secded_alu0_data_rxc_reg_2_/clk (d04fyj03yd0b0)                         46.20                       0.00     342.12 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_2_/o (d04fyj03yd0b0)                           29.30     1.00             53.07 &   395.19 r
  check_ecc_alu0/data_rxc[2] (net)                                2     2.63 
  U19825/a (d04bfn00yn0c5)                                                       0.00    29.32     1.00     0.00     0.48 &   395.67 r
  U19825/o (d04bfn00yn0c5)                                                               36.79     1.00             39.79 &   435.47 r
  dout[2] (net)                                                   1    10.40 
  dout[2] (out)                                                                  0.00    37.10     1.00     0.00     3.41 &   438.88 r
  data arrival time                                                                                                           438.88

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -438.88
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -322.21


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_104_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[104] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   335.83     335.83
  check_ecc_alu0/secded_alu0_data_rxc_reg_104_/clk (d04fyj03nd0b0)                         40.67                       0.00     335.83 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_104_/o (d04fyj03nd0b0)                           29.55     1.00             60.14 &   395.97 r
  check_ecc_alu0/data_rxc[104] (net)                                2     2.04 
  U12217/a (d04bfn00yd0c7)                                                         0.00    29.55     1.00     0.00     0.24 &   396.21 r
  U12217/o (d04bfn00yd0c7)                                                                 34.81     1.00             39.51 &   435.73 r
  dout[104] (net)                                                   1    10.28 
  dout[104] (out)                                                                  0.00    35.00     1.00     0.00     2.99 &   438.71 r
  data arrival time                                                                                                             438.71

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -438.71
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -322.05


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_123_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[123] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   339.80     339.80
  check_ecc_alu0/secded_alu0_data_rxc_reg_123_/clk (d04fyj03yd0b0)                         40.72                       0.00     339.80 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_123_/o (d04fyj03yd0b0)                           38.94     1.00             60.26 &   400.06 r
  check_ecc_alu0/data_rxc[123] (net)                                2     3.99 
  U19971/a (d04bfn00yn0e0)                                                         3.05    38.99     1.00     1.10     2.07 &   402.14 r
  U19971/o (d04bfn00yn0e0)                                                                 25.21     1.00             32.87 &   435.01 r
  dout[123] (net)                                                   1    10.43 
  dout[123] (out)                                                                  0.00    25.77     1.00     0.00     3.26 &   438.26 r
  data arrival time                                                                                                             438.26

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -438.26
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -321.60


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_119_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[119] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   341.81     341.81
  check_ecc_alu0/secded_alu0_data_rxc_reg_119_/clk (d04fyj03yd0b0)                         46.07                       0.00     341.81 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_119_/o (d04fyj03yd0b0)                           29.02     1.00             52.78 &   394.59 r
  check_ecc_alu0/data_rxc[119] (net)                                2     2.60 
  U19921/a (d04bfn00yn0c5)                                                         0.00    29.04     1.00     0.00     0.45 &   395.05 r
  U19921/o (d04bfn00yn0c5)                                                                 36.59     1.00             39.84 &   434.88 r
  dout[119] (net)                                                   1    10.40 
  dout[119] (out)                                                                  0.00    36.91     1.00     0.00     3.21 &   438.10 r
  data arrival time                                                                                                             438.10

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -438.10
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -321.43


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.73     339.73
  check_ecc_alu0/secded_alu0_data_rxc_reg_11_/clk (d04fyj03yd0b0)                         40.67                       0.00     339.73 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_11_/o (d04fyj03yd0b0)                           29.68     1.00             52.47 &   392.19 r
  check_ecc_alu0/data_rxc[11] (net)                                2     2.69 
  U19818/a (d04bfn00yn0c5)                                                        5.25    29.69     1.00     1.90     2.34 &   394.54 r
  U19818/o (d04bfn00yn0c5)                                                                37.12     1.00             39.83 &   434.36 r
  dout[11] (net)                                                   1    10.46 
  dout[11] (out)                                                                  0.00    37.45     1.00     0.00     3.67 &   438.03 r
  data arrival time                                                                                                            438.03

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -438.03
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -321.37


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[65] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.17     329.17
  check_ecc_alu0/secded_alu0_data_rxc_reg_65_/clk (d04fyj03yd0b0)                         48.45                       0.00     329.17 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_65_/o (d04fyj03yd0b0)                           39.38     1.00             61.47 &   390.63 r
  check_ecc_alu0/data_rxc[65] (net)                                2     3.58 
  U20006/a (d04bfn00yn0d0)                                                        0.00    39.85     1.00     0.00     1.42 &   392.05 r
  U20006/o (d04bfn00yn0d0)                                                                32.45     1.00             42.64 &   434.69 r
  dout[65] (net)                                                   1    10.28 
  dout[65] (out)                                                                  0.00    32.87     1.00     0.00     3.19 &   437.88 r
  data arrival time                                                                                                            437.88

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -437.88
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -321.22


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_76_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[76] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.55     328.55
  check_ecc_alu0/secded_alu0_data_rxc_reg_76_/clk (d04fyj03yd0b0)                         46.03                       0.00     328.55 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_76_/o (d04fyj03yd0b0)                           30.01     1.00             53.95 &   382.50 r
  check_ecc_alu0/data_rxc[76] (net)                                2     2.69 
  U12272/a (d04bfn00nn0d0)                                                        2.57    30.02     1.00     0.94     1.36 &   383.86 r
  U12272/o (d04bfn00nn0d0)                                                                38.20     1.00             50.97 &   434.84 r
  dout[76] (net)                                                   1    10.22 
  dout[76] (out)                                                                  0.00    38.38     1.00     0.00     3.00 &   437.83 r
  data arrival time                                                                                                            437.83

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -437.83
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -321.17


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_95_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[95] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  338.96     338.96
  check_ecc_alu0/secded_alu0_data_rxc_reg_95_/clk (d04fyj03yd0b0)                         48.54                       0.00     338.96 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_95_/o (d04fyj03yd0b0)                           31.13     1.00             55.20 &   394.16 r
  check_ecc_alu0/data_rxc[95] (net)                                2     2.85 
  U12184/a (d04bfn00yn0c5)                                                        0.00    31.15     1.00     0.00     0.50 &   394.66 r
  U12184/o (d04bfn00yn0c5)                                                                36.18     1.00             40.13 &   434.79 r
  dout[95] (net)                                                   1    10.30 
  dout[95] (out)                                                                  0.00    36.46     1.00     0.00     2.98 &   437.76 r
  data arrival time                                                                                                            437.76

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -437.76
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -321.09


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_112_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[112] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   341.83     341.83
  check_ecc_alu0/secded_alu0_data_rxc_reg_112_/clk (d04fyj03yd0b0)                         46.08                       0.00     341.83 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_112_/o (d04fyj03yd0b0)                           28.68     1.00             52.43 &   394.26 r
  check_ecc_alu0/data_rxc[112] (net)                                2     2.54 
  U12140/a (d04bfn00yn0c5)                                                         0.83    28.68     1.00     0.30     0.64 &   394.90 r
  U12140/o (d04bfn00yn0c5)                                                                 36.16     1.00             39.77 &   434.66 r
  dout[112] (net)                                                   1    10.32 
  dout[112] (out)                                                                  0.00    36.47     1.00     0.00     2.95 &   437.61 r
  data arrival time                                                                                                             437.61

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -437.61
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -320.94


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[66] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.14     329.14
  check_ecc_alu0/secded_alu0_data_rxc_reg_66_/clk (d04fyj03yd0b0)                         48.44                       0.00     329.14 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_66_/o (d04fyj03yd0b0)                           31.86     1.00             56.09 &   385.24 r
  check_ecc_alu0/data_rxc[66] (net)                                2     2.95 
  U12252/a (d04bfn00yd0c0)                                                        0.00    31.89     1.00     0.00     0.77 &   386.01 r
  U12252/o (d04bfn00yd0c0)                                                                48.68     1.00             47.81 &   433.82 r
  dout[66] (net)                                                   1    10.36 
  dout[66] (out)                                                                  0.00    48.73     1.00     0.00     3.10 &   436.92 r
  data arrival time                                                                                                            436.92

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -436.92
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -320.26


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_81_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[81] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  320.48     320.48
  check_ecc_alu0/secded_alu0_data_rxc_reg_81_/clk (d04fyj03yd0b0)                         45.57                       0.00     320.48 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_81_/o (d04fyj03yd0b0)                           34.89     1.00             58.54 &   379.02 r
  check_ecc_alu0/data_rxc[81] (net)                                2     3.34 
  U19983/a (d04bfn00nd0c7)                                                        5.27    34.95     1.00     1.91     2.95 &   381.97 r
  U19983/o (d04bfn00nd0c7)                                                                42.22     1.00             51.89 &   433.86 r
  dout[81] (net)                                                   1    10.32 
  dout[81] (out)                                                                  0.00    42.49     1.00     0.00     3.00 &   436.86 r
  data arrival time                                                                                                            436.86

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -436.86
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -320.19


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_118_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[118] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.82     340.82
  check_ecc_alu0/secded_alu0_data_rxc_reg_118_/clk (d04fyj03yd0b0)                         43.32                       0.00     340.82 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_118_/o (d04fyj03yd0b0)                           29.04     1.00             52.33 &   393.15 r
  check_ecc_alu0/data_rxc[118] (net)                                2     2.61 
  U20395/a (d04bfn00yn0c5)                                                         0.00    29.05     1.00     0.00     0.46 &   393.61 r
  U20395/o (d04bfn00yn0c5)                                                                 36.68     1.00             39.79 &   433.39 r
  dout[118] (net)                                                   1    10.39 
  dout[118] (out)                                                                  0.00    36.98     1.00     0.00     3.32 &   436.71 r
  data arrival time                                                                                                             436.71

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -436.71
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -320.04


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_63_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[63] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.11     314.11
  check_ecc_alu0/secded_alu0_data_rxc_reg_63_/clk (d04fyj03nd0b0)                         41.73                       0.00     314.11 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_63_/o (d04fyj03nd0b0)                           32.64     1.00             63.23 &   377.34 r
  check_ecc_alu0/data_rxc[63] (net)                                2     2.37 
  U19986/a (d04bfn00nn0d0)                                                        0.00    32.65     1.00     0.00     0.29 &   377.63 r
  U19986/o (d04bfn00nn0d0)                                                                43.14     1.00             50.17 &   427.81 r
  dout[63] (net)                                                   1    10.97 
  dout[63] (out)                                                                  0.00    45.19     1.00     0.00     8.83 &   436.64 r
  data arrival time                                                                                                            436.64

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -436.64
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -319.97


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_19_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[19] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.79     339.79
  check_ecc_alu0/secded_alu0_data_rxc_reg_19_/clk (d04fyj03yd0b0)                         40.71                       0.00     339.79 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_19_/o (d04fyj03yd0b0)                           28.51     1.00             51.35 &   391.14 r
  check_ecc_alu0/data_rxc[19] (net)                                2     2.54 
  U19866/a (d04bfn00yn0c5)                                                        5.14    28.52     1.00     1.86     2.21 &   393.35 r
  U19866/o (d04bfn00yn0c5)                                                                37.04     1.00             39.50 &   432.85 r
  dout[19] (net)                                                   1    10.42 
  dout[19] (out)                                                                  0.00    37.37     1.00     0.00     3.73 &   436.58 r
  data arrival time                                                                                                            436.58

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -436.58
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -319.92


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_25_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[25] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  340.71     340.71
  check_ecc_alu0/secded_alu0_data_rxc_reg_25_/clk (d04fyj03yd0b0)                         43.25                       0.00     340.71 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_25_/o (d04fyj03yd0b0)                           29.13     1.00             52.40 &   393.11 r
  check_ecc_alu0/data_rxc[25] (net)                                2     2.62 
  U20344/a (d04bfn00yn0c5)                                                        0.00    29.14     1.00     0.00     0.46 &   393.58 r
  U20344/o (d04bfn00yn0c5)                                                                36.46     1.00             39.86 &   433.43 r
  dout[25] (net)                                                   1    10.38 
  dout[25] (out)                                                                  0.00    36.78     1.00     0.00     3.12 &   436.55 r
  data arrival time                                                                                                            436.55

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -436.55
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -319.89


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_100_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[100] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   336.01     336.01
  check_ecc_alu0/secded_alu0_data_rxc_reg_100_/clk (d04fyj03nd0c0)                         40.77                       0.00     336.01 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_100_/o (d04fyj03nd0c0)                           66.20     1.00             95.95 &   431.96 r
  check_ecc_alu0/data_rxc[100] (net)                                2    11.44 
  dout[100] (out)                                                                  0.00    66.52     1.00     0.00     4.22 &   436.18 r
  dout[100] (net)                                                   2 
  data arrival time                                                                                                             436.18

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -436.18
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -319.51


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[45] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  320.55     320.55
  check_ecc_alu0/secded_alu0_data_rxc_reg_45_/clk (d04fyj03yd0b0)                         45.61                       0.00     320.55 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_45_/o (d04fyj03yd0b0)                          109.76     1.00            108.05 &   428.59 r
  check_ecc_alu0/data_rxc[45] (net)                                2    12.03 
  dout[45] (out)                                                                  0.00   110.28     1.00     0.00     7.52 &   436.11 r
  dout[45] (net)                                                   2 
  data arrival time                                                                                                            436.11

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -436.11
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -319.45


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_122_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[122] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.56     340.56
  check_ecc_alu0/secded_alu0_data_rxc_reg_122_/clk (d04fyj03yd0b0)                         41.18                       0.00     340.56 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_122_/o (d04fyj03yd0b0)                           35.06     1.00             56.96 &   397.52 r
  check_ecc_alu0/data_rxc[122] (net)                                2     3.46 
  U19970/a (d04bfn00yn0e0)                                                         3.36    35.09     1.00     1.21     1.97 &   399.49 r
  U19970/o (d04bfn00yn0e0)                                                                 24.81     1.00             32.23 &   431.72 r
  dout[122] (net)                                                   1    10.35 
  dout[122] (out)                                                                  0.00    25.28     1.00     0.00     2.98 &   434.70 r
  data arrival time                                                                                                             434.70

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -434.70
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -318.04


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.75     339.75
  check_ecc_alu0/secded_alu0_data_rxc_reg_14_/clk (d04fyj03yd0b0)                         40.68                       0.00     339.75 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_14_/o (d04fyj03yd0b0)                           35.86     1.00             56.14 &   395.89 r
  check_ecc_alu0/data_rxc[14] (net)                                2     3.27 
  U12288/a (d04bfn00yn0f0)                                                        0.00    36.67     1.00     0.00     1.75 &   397.64 r
  U12288/o (d04bfn00yn0f0)                                                                22.85     1.00             32.04 &   429.69 r
  dout[14] (net)                                                   1    10.59 
  dout[14] (out)                                                                  0.00    24.11     1.00     0.00     4.63 &   434.32 r
  data arrival time                                                                                                            434.32

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -434.32
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -317.65


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_114_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[114] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   340.79     340.79
  check_ecc_alu0/secded_alu0_data_rxc_reg_114_/clk (d04fyj03yd0b0)                         43.30                       0.00     340.79 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_114_/o (d04fyj03yd0b0)                           26.74     1.00             50.14 &   390.92 r
  check_ecc_alu0/data_rxc[114] (net)                                2     2.31 
  U20353/a (d04bfn00yn0c5)                                                         0.00    26.75     1.00     0.00     0.32 &   391.25 r
  U20353/o (d04bfn00yn0c5)                                                                 36.17     1.00             39.30 &   430.55 r
  dout[114] (net)                                                   1    10.28 
  dout[114] (out)                                                                  0.00    36.34     1.00     0.00     3.05 &   433.59 r
  data arrival time                                                                                                             433.59

  clock clk (rise edge)                                                                                              500.00     500.00
  clock network delay (propagated)                                                                                     0.00     500.00
  clock reconvergence pessimism                                                                                        0.00     500.00
  clock uncertainty                                                                                                  -50.00     450.00
  output external delay                                                                                             -333.33     116.67
  data required time                                                                                                            116.67
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            116.67
  data arrival time                                                                                                            -433.59
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                             -316.93


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[62] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  320.45     320.45
  check_ecc_alu0/secded_alu0_data_rxc_reg_62_/clk (d04fyj03nd0b0)                         45.55                       0.00     320.45 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_62_/o (d04fyj03nd0b0)                           35.94     1.00             67.81 &   388.26 r
  check_ecc_alu0/data_rxc[62] (net)                                2     2.67 
  U12250/a (d04bfn00yn0d0)                                                        0.00    35.95     1.00     0.00     0.55 &   388.81 r
  U12250/o (d04bfn00yn0d0)                                                                32.06     1.00             41.85 &   430.66 r
  dout[62] (net)                                                   1    10.21 
  dout[62] (out)                                                                  0.00    32.35     1.00     0.00     2.92 &   433.58 r
  data arrival time                                                                                                            433.58

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -433.58
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -316.91


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[64] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.24     329.24
  check_ecc_alu0/secded_alu0_data_rxc_reg_64_/clk (d04fyj03yd0b0)                         48.50                       0.00     329.24 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_64_/o (d04fyj03yd0b0)                           46.54     1.00             63.77 &   393.01 r
  check_ecc_alu0/data_rxc[64] (net)                                2     4.49 
  U19995/a (d04bfn00ynud5)                                                        5.79    48.64     1.00     2.07     6.34 &   399.35 r
  U19995/o (d04bfn00ynud5)                                                                23.86     1.00             30.91 &   430.27 r
  dout[64] (net)                                                   1    10.29 
  dout[64] (out)                                                                  0.00    24.34     1.00     0.00     2.96 &   433.22 r
  data arrival time                                                                                                            433.22

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -433.22
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -316.56


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 339.94     339.94
  check_ecc_alu0/secded_alu0_data_rxc_reg_6_/clk (d04fyj03yd0b0)                         40.80                       0.00     339.94 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_6_/o (d04fyj03yd0b0)                           27.36     1.00             50.29 &   390.23 r
  check_ecc_alu0/data_rxc[6] (net)                                2     2.39 
  U19803/a (d04bfn00yn0c5)                                                       0.00    27.36     1.00     0.00     0.32 &   390.55 r
  U19803/o (d04bfn00yn0c5)                                                               36.39     1.00             39.41 &   429.96 r
  dout[6] (net)                                                   1    10.33 
  dout[6] (out)                                                                  0.00    36.65     1.00     0.00     3.21 &   433.17 r
  data arrival time                                                                                                           433.17

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -433.17
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -316.50


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[23] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  341.70     341.70
  check_ecc_alu0/secded_alu0_data_rxc_reg_23_/clk (d04fyj03yd0b0)                         46.02                       0.00     341.70 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_23_/o (d04fyj03yd0b0)                           33.14     1.00             55.76 &   397.47 r
  check_ecc_alu0/data_rxc[23] (net)                                2     3.24 
  U12157/a (d04bfn00yn0e0)                                                        0.00    33.18     1.00     0.00     0.75 &   398.21 r
  U12157/o (d04bfn00yn0e0)                                                                24.54     1.00             31.87 &   430.08 r
  dout[23] (net)                                                   1    10.25 
  dout[23] (out)                                                                  0.00    24.96     1.00     0.00     2.87 &   432.95 r
  data arrival time                                                                                                            432.95

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -432.95
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -316.28


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                              0.00       0.00
  clock network delay (propagated)                                                                                 339.34     339.34
  check_ecc_alu0/secded_alu0_data_rxc_reg_5_/clk (d04fyj03yd0b0)                         40.44                       0.00     339.34 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_5_/o (d04fyj03yd0b0)                           36.30     1.00             56.75 &   396.09 r
  check_ecc_alu0/data_rxc[5] (net)                                2     3.35 
  U19859/a (d04bfn00yn0e0)                                                       0.00    37.09     1.00     0.00     1.37 &   397.46 r
  U19859/o (d04bfn00yn0e0)                                                               24.76     1.00             32.53 &   429.99 r
  dout[5] (net)                                                   1    10.28 
  dout[5] (out)                                                                  0.00    25.22     1.00     0.00     2.94 &   432.93 r
  data arrival time                                                                                                           432.93

  clock clk (rise edge)                                                                                            500.00     500.00
  clock network delay (propagated)                                                                                   0.00     500.00
  clock reconvergence pessimism                                                                                      0.00     500.00
  clock uncertainty                                                                                                -50.00     450.00
  output external delay                                                                                           -333.33     116.67
  data required time                                                                                                          116.67
  -------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          116.67
  data arrival time                                                                                                          -432.93
  -------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -316.26


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[69] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.05     329.05
  check_ecc_alu0/secded_alu0_data_rxc_reg_69_/clk (d04fyj03yd0b0)                         48.37                       0.00     329.05 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_69_/o (d04fyj03yd0b0)                           39.35     1.00             59.94 &   388.99 r
  check_ecc_alu0/data_rxc[69] (net)                                2     3.70 
  U20010/a (d04bfn00nnud5)                                                        0.00    40.25     1.00     0.00     1.83 &   390.82 r
  U20010/o (d04bfn00nnud5)                                                                28.13     1.00             38.25 &   429.07 r
  dout[69] (net)                                                   1    10.30 
  dout[69] (out)                                                                  0.00    28.46     1.00     0.00     2.95 &   432.02 r
  data arrival time                                                                                                            432.02

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -432.02
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -315.35


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_99_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[99] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  336.06     336.06
  check_ecc_alu0/secded_alu0_data_rxc_reg_99_/clk (d04fyj03yd0b0)                         40.79                       0.00     336.06 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_99_/o (d04fyj03yd0b0)                           26.94     1.00             49.97 &   386.03 r
  check_ecc_alu0/data_rxc[99] (net)                                2     2.33 
  U12186/a (d04bfn00yn0d0)                                                        0.00    26.94     1.00     0.00     0.28 &   386.31 r
  U12186/o (d04bfn00yn0d0)                                                                32.02     1.00             40.01 &   426.32 r
  dout[99] (net)                                                   1    10.26 
  dout[99] (out)                                                                  0.00    32.40     1.00     0.00     3.01 &   429.32 r
  data arrival time                                                                                                            429.32

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -429.32
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -312.66


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_80_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[80] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.49     314.49
  check_ecc_alu0/secded_alu0_data_rxc_reg_80_/clk (d04fyj03yd0b0)                         41.93                       0.00     314.49 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_80_/o (d04fyj03yd0b0)                          108.00     1.00            107.93 &   422.42 r
  check_ecc_alu0/data_rxc[80] (net)                                2    11.94 
  dout[80] (out)                                                                  0.00   108.23     1.00     0.00     5.78 &   428.19 r
  dout[80] (net)                                                   2 
  data arrival time                                                                                                            428.19

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -428.19
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -311.53


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[67] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  328.50     328.50
  check_ecc_alu0/secded_alu0_data_rxc_reg_67_/clk (d04fyj03yd0b0)                         46.01                       0.00     328.50 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_67_/o (d04fyj03yd0b0)                           30.13     1.00             52.39 &   380.89 r
  check_ecc_alu0/data_rxc[67] (net)                                2     2.89 
  U12268/a (d04bfn00nn0e0)                                                        0.00    30.14     1.00     0.00     0.40 &   381.29 r
  U12268/o (d04bfn00nn0e0)                                                                32.94     1.00             38.65 &   419.95 r
  dout[67] (net)                                                   1    11.08 
  dout[67] (out)                                                                  0.00    35.06     1.00     0.00     7.55 &   427.50 r
  data arrival time                                                                                                            427.50

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -427.50
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -310.83


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_82_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[82] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.36     314.36
  check_ecc_alu0/secded_alu0_data_rxc_reg_82_/clk (d04fyj03yd0b0)                         41.86                       0.00     314.36 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_82_/o (d04fyj03yd0b0)                          104.62     1.00            106.82 &   421.18 r
  check_ecc_alu0/data_rxc[82] (net)                                2    11.66 
  dout[82] (out)                                                                  0.00   104.71     1.00     0.00     4.35 &   425.52 r
  dout[82] (net)                                                   2 
  data arrival time                                                                                                            425.52

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -425.52
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -308.85


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[43] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  320.38     320.38
  check_ecc_alu0/secded_alu0_data_rxc_reg_43_/clk (d04fyj03nd0c0)                         45.51                       0.00     320.38 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_43_/o (d04fyj03nd0c0)                           70.19     1.00             97.51 &   417.89 r
  check_ecc_alu0/data_rxc[43] (net)                                2    11.99 
  dout[43] (out)                                                                  0.00    71.01     1.00     0.00     7.21 &   425.10 r
  dout[43] (net)                                                   2 
  data arrival time                                                                                                            425.10

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -425.10
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -308.43


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_21_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[21] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  341.91     341.91
  check_ecc_alu0/secded_alu0_data_rxc_reg_21_/clk (d04fyj03yd0c0)                         46.11                       0.00     341.91 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_21_/o (d04fyj03yd0c0)                           56.42     1.00             78.64 &   420.55 r
  check_ecc_alu0/data_rxc[21] (net)                                2    11.58 
  dout[21] (out)                                                                  0.00    56.85     1.00     0.00     4.17 &   424.72 r
  dout[21] (net)                                                   2 
  data arrival time                                                                                                            424.72

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -424.72
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -308.05


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_84_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[84] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  320.48     320.48
  check_ecc_alu0/secded_alu0_data_rxc_reg_84_/clk (d04fyj03nd0c0)                         45.57                       0.00     320.48 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_84_/o (d04fyj03nd0c0)                           70.06     1.00             96.71 &   417.19 r
  check_ecc_alu0/data_rxc[84] (net)                                2    12.02 
  dout[84] (out)                                                                  0.00    71.17     1.00     0.00     7.42 &   424.60 r
  dout[84] (net)                                                   2 
  data arrival time                                                                                                            424.60

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -424.60
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -307.94


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[36] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  339.08     339.08
  check_ecc_alu0/secded_alu0_data_rxc_reg_36_/clk (d04fyj03yd0c0)                         48.61                       0.00     339.08 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_36_/o (d04fyj03yd0c0)                           58.63     1.00             79.33 &   418.41 r
  check_ecc_alu0/data_rxc[36] (net)                                2    11.97 
  dout[36] (out)                                                                  0.00    59.42     1.00     0.00     5.72 &   424.13 r
  dout[36] (net)                                                   2 
  data arrival time                                                                                                            424.13

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -424.13
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -307.47


  Startpoint: check_ecc_in1_secded_in0_flag_ded_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: flag_ded1 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            318.14     318.14
  check_ecc_in1_secded_in0_flag_ded_reg/clk (d04fyj03yd0g0)                         36.91                       0.00     318.14 r
  check_ecc_in1_secded_in0_flag_ded_reg/o (d04fyj03yd0g0)                           28.67     1.00             63.54 &   381.68 r
  n20059 (net)                                               2     8.01 
  place953/a (d04bfn00ynue3)                                                0.00    34.11     1.00     0.00    10.33 &   392.01 r
  place953/o (d04bfn00ynue3)                                                        20.72     1.00             28.55 &   420.57 r
  flag_ded1 (net)                                            1    10.27 
  flag_ded1 (out)                                                           0.00    21.28     1.00     0.00     3.04 &   423.60 r
  data arrival time                                                                                                      423.60

  clock clk (rise edge)                                                                                       500.00     500.00
  clock network delay (propagated)                                                                              0.00     500.00
  clock reconvergence pessimism                                                                                 0.00     500.00
  clock uncertainty                                                                                           -50.00     450.00
  output external delay                                                                                      -333.33     116.67
  data required time                                                                                                     116.67
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     116.67
  data arrival time                                                                                                     -423.60
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                      -306.94


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_33_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[33] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  338.99     338.99
  check_ecc_alu0/secded_alu0_data_rxc_reg_33_/clk (d04fyj03yd0c0)                         48.56                       0.00     338.99 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_33_/o (d04fyj03yd0c0)                           57.09     1.00             79.24 &   418.23 r
  check_ecc_alu0/data_rxc[33] (net)                                2    11.70 
  dout[33] (out)                                                                  0.00    57.65     1.00     0.00     4.74 &   422.98 r
  dout[33] (net)                                                   2 
  data arrival time                                                                                                            422.98

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -422.98
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -306.31


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_78_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[78] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.42     314.42
  check_ecc_alu0/secded_alu0_data_rxc_reg_78_/clk (d04fyj03nd0c0)                         41.90                       0.00     314.42 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_78_/o (d04fyj03nd0c0)                           69.42     1.00             97.73 &   412.15 r
  check_ecc_alu0/data_rxc[78] (net)                                2    12.04 
  dout[78] (out)                                                                  0.00    69.85     1.00     0.00     5.46 &   417.62 r
  dout[78] (net)                                                   2 
  data arrival time                                                                                                            417.62

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -417.62
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -300.95


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_47_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[47] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.42     314.42
  check_ecc_alu0/secded_alu0_data_rxc_reg_47_/clk (d04fyj03nd0c0)                         41.89                       0.00     314.42 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_47_/o (d04fyj03nd0c0)                           68.72     1.00             97.05 &   411.47 r
  check_ecc_alu0/data_rxc[47] (net)                                2    11.87 
  dout[47] (out)                                                                  0.00    69.18     1.00     0.00     5.64 &   417.11 r
  dout[47] (net)                                                   2 
  data arrival time                                                                                                            417.11

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -417.11
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -300.44


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_46_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[46] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  320.46     320.46
  check_ecc_alu0/secded_alu0_data_rxc_reg_46_/clk (d04fyj03yd0b0)                         45.56                       0.00     320.46 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_46_/o (d04fyj03yd0b0)                           40.28     1.00             60.52 &   380.99 r
  check_ecc_alu0/data_rxc[46] (net)                                2     3.85 
  U12164/a (d04bfn00yn0d5)                                                        0.00    41.30     1.00     0.00     1.87 &   382.86 r
  U12164/o (d04bfn00yn0d5)                                                                24.29     1.00             31.05 &   413.91 r
  dout[46] (net)                                                   1    10.36 
  dout[46] (out)                                                                  0.00    24.76     1.00     0.00     3.04 &   416.94 r
  data arrival time                                                                                                            416.94

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -416.94
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -300.28


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_85_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[85] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.43     314.43
  check_ecc_alu0/secded_alu0_data_rxc_reg_85_/clk (d04fyj03nd0c0)                         41.90                       0.00     314.43 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_85_/o (d04fyj03nd0c0)                           68.39     1.00             95.26 &   409.68 r
  check_ecc_alu0/data_rxc[85] (net)                                2    11.63 
  dout[85] (out)                                                                  0.00    69.21     1.00     0.00     6.87 &   416.55 r
  dout[85] (net)                                                   2 
  data arrival time                                                                                                            416.55

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -416.55
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -299.88


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_86_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[86] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.39     314.39
  check_ecc_alu0/secded_alu0_data_rxc_reg_86_/clk (d04fyj03nd0c0)                         41.88                       0.00     314.39 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_86_/o (d04fyj03nd0c0)                           67.87     1.00             94.99 &   409.38 r
  check_ecc_alu0/data_rxc[86] (net)                                2    11.53 
  dout[86] (out)                                                                  0.00    68.61     1.00     0.00     6.67 &   416.05 r
  dout[86] (net)                                                   2 
  data arrival time                                                                                                            416.05

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -416.05
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -299.38


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[42] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.02     314.02
  check_ecc_alu0/secded_alu0_data_rxc_reg_42_/clk (d04fyj03nd0c0)                         41.67                       0.00     314.02 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_42_/o (d04fyj03nd0c0)                           67.75     1.00             97.12 &   411.15 r
  check_ecc_alu0/data_rxc[42] (net)                                2    11.75 
  dout[42] (out)                                                                  0.00    68.04     1.00     0.00     4.63 &   415.77 r
  dout[42] (net)                                                   2 
  data arrival time                                                                                                            415.77

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -415.77
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -299.11


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_44_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[44] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.43     314.43
  check_ecc_alu0/secded_alu0_data_rxc_reg_44_/clk (d04fyj03nd0c0)                         41.90                       0.00     314.43 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_44_/o (d04fyj03nd0c0)                           66.48     1.00             96.70 &   411.13 r
  check_ecc_alu0/data_rxc[44] (net)                                2    11.51 
  dout[44] (out)                                                                  0.00    66.80     1.00     0.00     4.17 &   415.31 r
  dout[44] (net)                                                   2 
  data arrival time                                                                                                            415.31

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -415.31
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -298.64


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[58] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  329.57     329.57
  check_ecc_alu0/secded_alu0_data_rxc_reg_58_/clk (d04fyj03yd0c0)                         48.69                       0.00     329.57 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_58_/o (d04fyj03yd0c0)                           57.08     1.00             78.72 &   408.29 r
  check_ecc_alu0/data_rxc[58] (net)                                2    11.61 
  dout[58] (out)                                                                  0.00    57.67     1.00     0.00     5.07 &   413.36 r
  dout[58] (net)                                                   2 
  data arrival time                                                                                                            413.36

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -413.36
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -296.70


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[27] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  335.91     335.91
  check_ecc_alu0/secded_alu0_data_rxc_reg_27_/clk (d04fyj03yd0g0)                         40.72                       0.00     335.91 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_27_/o (d04fyj03yd0g0)                           34.72     1.00             71.71 &   407.62 r
  check_ecc_alu0/data_rxc[27] (net)                                2    11.48 
  dout[27] (out)                                                                  0.00    35.20     1.00     0.00     3.60 &   411.22 r
  dout[27] (net)                                                   2 
  data arrival time                                                                                                            411.22

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -411.22
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -294.55


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_87_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[87] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  314.05     314.05
  check_ecc_alu0/secded_alu0_data_rxc_reg_87_/clk (d04fyj03yd0c0)                         41.69                       0.00     314.05 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_87_/o (d04fyj03yd0c0)                           57.10     1.00             76.78 &   390.83 r
  check_ecc_alu0/data_rxc[87] (net)                                2    11.59 
  dout[87] (out)                                                                  0.00    57.72     1.00     0.00     5.59 &   396.42 r
  dout[87] (net)                                                   2 
  data arrival time                                                                                                            396.42

  clock clk (rise edge)                                                                                             500.00     500.00
  clock network delay (propagated)                                                                                    0.00     500.00
  clock reconvergence pessimism                                                                                       0.00     500.00
  clock uncertainty                                                                                                 -50.00     450.00
  output external delay                                                                                            -333.33     116.67
  data required time                                                                                                           116.67
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           116.67
  data arrival time                                                                                                           -396.42
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -279.75


1
