#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Dec 10 00:23:33 2016
# Process ID: 11824
# Current directory: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26056 D:\Users\James\Box Sync\School\CMPEN 331\frazier_lab7\frazier_lab.xpr
# Log file: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/vivado.log
# Journal file: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:1]
[Sat Dec 10 02:02:39 2016] Launched synth_1...
Run output will be captured here: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:1]
[Sat Dec 10 02:03:37 2016] Launched synth_1...
Run output will be captured here: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMux
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_two_left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WN_Input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:46]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:178]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto cc8b131b6cf243a88dd34e1bfa2f40fd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMux
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.shift_two_left
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.pcMux
Compiling module xil_defaultlib.WN_Input_Mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MIPSALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/James/Box -notrace
couldn't read file "D:/Users/James/Box": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 10 02:04:24 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/Lab6Waveform.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config D:/Users/James/Box
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box.wcfg'.
open_wave_config Sync/School/CMPEN
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/Sync/School/CMPEN.wcfg'.
open_wave_config 331/frazier_lab7/Lab6Waveform.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/331/frazier_lab7/Lab6Waveform.wcfg'.
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25ns
register[31] <= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 888.758 ; gain = 2.164
open_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
run 375 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 375 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:1]
[Sat Dec 10 02:21:31 2016] Launched synth_1...
Run output will be captured here: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1/runme.log
save_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMux
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_two_left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WN_Input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:46]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:178]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto cc8b131b6cf243a88dd34e1bfa2f40fd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMux
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.shift_two_left
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.pcMux
Compiling module xil_defaultlib.WN_Input_Mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MIPSALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/James/Box -notrace
couldn't read file "D:/Users/James/Box": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 10 02:22:23 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/Lab6Waveform.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config D:/Users/James/Box
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box.wcfg'.
open_wave_config Sync/School/CMPEN
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/Sync/School/CMPEN.wcfg'.
open_wave_config 331/frazier_lab7/Lab6Waveform.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/331/frazier_lab7/Lab6Waveform.wcfg'.
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25ns
register[31] <= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25ns
open_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:1]
[Sat Dec 10 02:44:10 2016] Launched synth_1...
Run output will be captured here: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1/runme.log
save_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMux
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_two_left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WN_Input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:46]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:178]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto cc8b131b6cf243a88dd34e1bfa2f40fd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMux
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.shift_two_left
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.pcMux
Compiling module xil_defaultlib.WN_Input_Mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MIPSALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/James/Box -notrace
couldn't read file "D:/Users/James/Box": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 10 02:45:19 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/Lab6Waveform.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config D:/Users/James/Box
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box.wcfg'.
open_wave_config Sync/School/CMPEN
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/Sync/School/CMPEN.wcfg'.
open_wave_config 331/frazier_lab7/Lab6Waveform.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/331/frazier_lab7/Lab6Waveform.wcfg'.
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25ns
register[31] <= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.410 ; gain = 0.000
open_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:1]
[Sat Dec 10 02:59:07 2016] Launched synth_1...
Run output will be captured here: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMux
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_two_left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WN_Input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:46]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:178]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto cc8b131b6cf243a88dd34e1bfa2f40fd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 31 into instruction is out of bounds [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMux
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.shift_two_left
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.pcMux
Compiling module xil_defaultlib.WN_Input_Mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MIPSALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/James/Box -notrace
couldn't read file "D:/Users/James/Box": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 10 03:00:06 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/Lab6Waveform.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config D:/Users/James/Box
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box.wcfg'.
open_wave_config Sync/School/CMPEN
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/Sync/School/CMPEN.wcfg'.
open_wave_config 331/frazier_lab7/Lab6Waveform.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/331/frazier_lab7/Lab6Waveform.wcfg'.
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25ns
register[31] <= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25ns
open_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v" into library work [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:1]
[Sat Dec 10 03:36:20 2016] Launched synth_1...
Run output will be captured here: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1/runme.log
save_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_two_left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WN_Input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:46]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:178]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto cc8b131b6cf243a88dd34e1bfa2f40fd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 31 into instruction is out of bounds [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMux
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.shift_two_left
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.pcMux
Compiling module xil_defaultlib.WN_Input_Mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MIPSALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/James/Box -notrace
couldn't read file "D:/Users/James/Box": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 10 03:37:25 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/Lab6Waveform.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config D:/Users/James/Box
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box.wcfg'.
open_wave_config Sync/School/CMPEN
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/Sync/School/CMPEN.wcfg'.
open_wave_config 331/frazier_lab7/Lab6Waveform.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/331/frazier_lab7/Lab6Waveform.wcfg'.
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25ns
register[31] <= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25ns
open_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:05 ; elapsed = 03:23:17 . Memory (MB): peak = 1263.305 ; gain = 1052.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v:12]
INFO: [Synth 8-638] synthesizing module 'dataMux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:12]
WARNING: [Synth 8-153] case item 2'b1x will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:21]
INFO: [Synth 8-256] done synthesizing module 'dataMux' (1#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:12]
INFO: [Synth 8-638] synthesizing module 'data_memory' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:12]
WARNING: [Synth 8-567] referenced signal 'wmem' should be on the sensitivity list [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:23]
WARNING: [Synth 8-567] referenced signal 'write_data' should be on the sensitivity list [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (2#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:12]
INFO: [Synth 8-638] synthesizing module 'shift_two_left' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v:13]
INFO: [Synth 8-256] done synthesizing module 'shift_two_left' (3#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v:13]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v:12]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU_A_Mux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_A_Mux' (5#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU_B_Mux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_B_Mux' (6#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v:12]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v:13]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v:13]
INFO: [Synth 8-638] synthesizing module 'pcMux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v:13]
INFO: [Synth 8-256] done synthesizing module 'pcMux' (8#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v:13]
INFO: [Synth 8-638] synthesizing module 'WN_Input_Mux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v:13]
WARNING: [Synth 8-153] case item 2'b1x will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v:21]
INFO: [Synth 8-256] done synthesizing module 'WN_Input_Mux' (9#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v:13]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v:12]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (10#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v:12]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:13]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (11#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:13]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:13]
WARNING: [Synth 8-567] referenced signal 'ALUOp' should be on the sensitivity list [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:323]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (12#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:13]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:12]
WARNING: [Synth 8-324] index 0 out of range [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:43]
WARNING: [Synth 8-5788] Register register_reg[11] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[12] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[13] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[14] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[15] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[16] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[17] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[18] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[19] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[20] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[21] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[22] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[23] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[24] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[25] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[26] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[27] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[28] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[29] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[30] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[31] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
INFO: [Synth 8-256] done synthesizing module 'regfile' (13#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:12]
INFO: [Synth 8-638] synthesizing module 'MIPSALU' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:12]
WARNING: [Synth 8-153] case item 4'bx000 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx100 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx001 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx101 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx010 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx110 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
INFO: [Synth 8-256] done synthesizing module 'MIPSALU' (14#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:12]
WARNING: [Synth 8-3848] Net bogus in module/entity CPU does not have driver. [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v:15]
INFO: [Synth 8-256] done synthesizing module 'CPU' (15#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v:12]
WARNING: [Synth 8-3331] design MIPSALU has unconnected port branch
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[31]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[30]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[29]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[28]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[27]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[26]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[25]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[24]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[23]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[22]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[21]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[20]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[19]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[18]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[17]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[16]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[15]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[14]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[13]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[12]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[11]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[10]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[9]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[8]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[7]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[6]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[5]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[4]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[3]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[2]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[1]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[0]
WARNING: [Synth 8-3331] design CPU has unconnected port bogus
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:06 ; elapsed = 03:23:18 . Memory (MB): peak = 1310.441 ; gain = 1100.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:07 ; elapsed = 03:23:19 . Memory (MB): peak = 1310.441 ; gain = 1100.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc]
Finished Parsing XDC File [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:06:20 ; elapsed = 03:23:27 . Memory (MB): peak = 1649.125 ; gain = 1438.727
36 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1649.125 ; gain = 431.508
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
register[31] <= xxxxxxxx
save_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 03:54:14 2016...
