m255
K4
z2
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/sim
vlight_status
Z2 2C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/top.sv|C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/testbench.sv
Z3 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z4 !s110 1756678669
!i10b 1
!s100 99mM<Jb9QMgLSm1BThFha0
I5i9n1;7WL1Z:;OWjOJLkL0
S1
R1
Z5 w1756678355
Z6 8C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/top.sv
Z7 FC:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/top.sv
!i122 0
L0 21 30
Z8 VDg1SIo80bB@j0V0VzS_@n1
Z9 OL;L;2024.2;79
r1
!s85 0
31
Z10 !s108 1756678669.000000
Z11 !s107 C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/testbench.sv|C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/top.sv|
Z12 !s90 -reportprogress|300|-L|work|-sv|+noacc+pmi_work.*|+noacc+ovi_ice40up.*|-L|pmi_work|-L|ovi_ice40up|C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/top.sv|C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/testbench.sv|-work|qrun.out/work|-statslog|qrun.out/stats_log|-writesessionid|+qrun.out/top_dus|-csession=incr|
!i113 0
Z13 o-L work -sv +noacc+pmi_work.* +noacc+ovi_ice40up.* -L pmi_work -L ovi_ice40up -work qrun.out/work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z14 tCvgOpt 0
Tqrun_opt
R4
VgoVXI[V9D>5JA_1eFZ]XC2
04 9 4 work testbench fast 0
R0
!s12f OEM25U3 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-suppress vopt-7033 -L work +acc +noacc+pmi_work.* +noacc+ovi_ice40up.* -L pmi_work -L ovi_ice40up -work qrun.out/work
R14
nqrun_opt
OL;O;2024.2;79
vssegdisp
R2
R3
R4
!i10b 1
!s100 45T[cOICLRC2jeL<2eAW70
IGN6I]^kih4_mSYJlKb[<U0
S1
R1
R5
R6
R7
!i122 0
L0 53 29
R8
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R14
vtestbench
R2
R3
R4
!i10b 1
!s100 R^HoOJMRXSHTdhGQ_]W[X2
I?g9_nAGIEAJlMjWc<Ac6H2
S1
R1
w1756678435
8C:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/testbench.sv
FC:/Users/sojayaweera/E155/lab1/fpga/sevensegdisp_v3/source/impl_1/testbench.sv
!i122 0
L0 7 52
R8
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R14
vtop
R2
R3
R4
!i10b 1
!s100 eoF;]4MlN7XOTUjFD2CYi0
IJQ]227Kd>N42Q:haM2KJP3
S1
R1
R5
R6
R7
!i122 0
L0 5 11
R8
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R14
