#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b000007cd0 .scope module, "testbenchCPU" "testbenchCPU" 2 8;
 .timescale 0 0;
v0x55b000049500_0 .var "ADDRESS", 7 0;
v0x55b000049610_0 .net "BUSY_WAIT", 0 0, v0x55b000047fe0_0;  1 drivers
v0x55b0000496e0_0 .var "CLK", 0 0;
v0x55b0000497b0_0 .net "READ_DATA", 7 0, v0x55b000048980_0;  1 drivers
v0x55b000049850_0 .var "RESET", 0 0;
v0x55b000049990_0 .var "WRITE_DATA", 7 0;
v0x55b000049a30_0 .var "memReadEn", 0 0;
v0x55b000049ad0_0 .var "memWriteEn", 0 0;
S_0x55affffd30b0 .scope module, "myCacheMemory" "cache_memory" 2 23, 3 3 0, S_0x55b000007cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "writedata"
    .port_info 6 /OUTPUT 8 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
P_0x55affffd3230 .param/l "IDLE" 0 3 31, C4<00>;
P_0x55affffd3270 .param/l "MEM_READ" 0 3 31, C4<01>;
P_0x55affffd32b0 .param/l "MEM_WRITE" 0 3 31, C4<10>;
v0x55b0000478e0_0 .var "CURRENT_DIRTY", 0 0;
v0x55b0000479c0_0 .var "CURRENT_VALID", 0 0;
v0x55b000047a80_0 .var "MAIN_MEM_ADDRESS", 5 0;
v0x55b000047b20_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, v0x55b000046f40_0;  1 drivers
v0x55b000047bc0_0 .var "MAIN_MEM_READ", 0 0;
v0x55b000047c60_0 .net "MAIN_MEM_READ_DATA", 31 0, v0x55b0000473e0_0;  1 drivers
v0x55b000047d00_0 .var "MAIN_MEM_WRITE", 0 0;
v0x55b000047dd0_0 .var "MAIN_MEM_WRITE_DATA", 31 0;
v0x55b000047ea0_0 .var "TAG_MATCH", 0 0;
v0x55b000047f40_0 .net "address", 7 0, v0x55b000049500_0;  1 drivers
v0x55b000047fe0_0 .var "busywait", 0 0;
v0x55b000048080_0 .net "clock", 0 0, v0x55b0000496e0_0;  1 drivers
v0x55b000048150 .array "data_array", 0 8, 31 0;
v0x55b000048310 .array "dirtyBit_array", 0 8, 1 0;
v0x55b000048540_0 .var/i "i", 31 0;
v0x55b000048620_0 .net "index", 2 0, L_0x55b000049cc0;  1 drivers
v0x55b000048700_0 .var "next_state", 1 0;
v0x55b0000487e0_0 .net "offset", 1 0, L_0x55b000049d60;  1 drivers
v0x55b0000488c0_0 .net "read", 0 0, v0x55b000049a30_0;  1 drivers
v0x55b000048980_0 .var "readdata", 7 0;
v0x55b000048a60_0 .net "reset", 0 0, v0x55b000049850_0;  1 drivers
v0x55b000048b30_0 .var "state", 1 0;
v0x55b000048bf0_0 .net "tag", 2 0, L_0x55b000049ba0;  1 drivers
v0x55b000048cd0 .array "tag_array", 0 8, 2 0;
v0x55b000048f00_0 .var "tempory_data", 7 0;
v0x55b000048fe0 .array "validBit_array", 0 8, 1 0;
v0x55b000049210_0 .net "write", 0 0, v0x55b000049ad0_0;  1 drivers
v0x55b0000492d0_0 .net "writedata", 7 0, v0x55b000049990_0;  1 drivers
E_0x55b000013e80/0 .event edge, v0x55b0000474c0_0;
E_0x55b000013e80/1 .event posedge, v0x55b000047000_0;
E_0x55b000013e80 .event/or E_0x55b000013e80/0, E_0x55b000013e80/1;
v0x55b000048cd0_0 .array/port v0x55b000048cd0, 0;
E_0x55b000013070/0 .event edge, v0x55b000048b30_0, v0x55b0000488c0_0, v0x55b000048620_0, v0x55b000048cd0_0;
v0x55b000048cd0_1 .array/port v0x55b000048cd0, 1;
v0x55b000048cd0_2 .array/port v0x55b000048cd0, 2;
v0x55b000048cd0_3 .array/port v0x55b000048cd0, 3;
v0x55b000048cd0_4 .array/port v0x55b000048cd0, 4;
E_0x55b000013070/1 .event edge, v0x55b000048cd0_1, v0x55b000048cd0_2, v0x55b000048cd0_3, v0x55b000048cd0_4;
v0x55b000048cd0_5 .array/port v0x55b000048cd0, 5;
v0x55b000048cd0_6 .array/port v0x55b000048cd0, 6;
v0x55b000048cd0_7 .array/port v0x55b000048cd0, 7;
v0x55b000048cd0_8 .array/port v0x55b000048cd0, 8;
E_0x55b000013070/2 .event edge, v0x55b000048cd0_5, v0x55b000048cd0_6, v0x55b000048cd0_7, v0x55b000048cd0_8;
v0x55b000048fe0_0 .array/port v0x55b000048fe0, 0;
v0x55b000048fe0_1 .array/port v0x55b000048fe0, 1;
v0x55b000048fe0_2 .array/port v0x55b000048fe0, 2;
E_0x55b000013070/3 .event edge, v0x55b000048bf0_0, v0x55b000048fe0_0, v0x55b000048fe0_1, v0x55b000048fe0_2;
v0x55b000048fe0_3 .array/port v0x55b000048fe0, 3;
v0x55b000048fe0_4 .array/port v0x55b000048fe0, 4;
v0x55b000048fe0_5 .array/port v0x55b000048fe0, 5;
v0x55b000048fe0_6 .array/port v0x55b000048fe0, 6;
E_0x55b000013070/4 .event edge, v0x55b000048fe0_3, v0x55b000048fe0_4, v0x55b000048fe0_5, v0x55b000048fe0_6;
v0x55b000048fe0_7 .array/port v0x55b000048fe0, 7;
v0x55b000048fe0_8 .array/port v0x55b000048fe0, 8;
v0x55b000048310_0 .array/port v0x55b000048310, 0;
v0x55b000048310_1 .array/port v0x55b000048310, 1;
E_0x55b000013070/5 .event edge, v0x55b000048fe0_7, v0x55b000048fe0_8, v0x55b000048310_0, v0x55b000048310_1;
v0x55b000048310_2 .array/port v0x55b000048310, 2;
v0x55b000048310_3 .array/port v0x55b000048310, 3;
v0x55b000048310_4 .array/port v0x55b000048310, 4;
v0x55b000048310_5 .array/port v0x55b000048310, 5;
E_0x55b000013070/6 .event edge, v0x55b000048310_2, v0x55b000048310_3, v0x55b000048310_4, v0x55b000048310_5;
v0x55b000048310_6 .array/port v0x55b000048310, 6;
v0x55b000048310_7 .array/port v0x55b000048310, 7;
v0x55b000048310_8 .array/port v0x55b000048310, 8;
E_0x55b000013070/7 .event edge, v0x55b000048310_6, v0x55b000048310_7, v0x55b000048310_8, v0x55b0000487e0_0;
v0x55b000048150_0 .array/port v0x55b000048150, 0;
v0x55b000048150_1 .array/port v0x55b000048150, 1;
v0x55b000048150_2 .array/port v0x55b000048150, 2;
v0x55b000048150_3 .array/port v0x55b000048150, 3;
E_0x55b000013070/8 .event edge, v0x55b000048150_0, v0x55b000048150_1, v0x55b000048150_2, v0x55b000048150_3;
v0x55b000048150_4 .array/port v0x55b000048150, 4;
v0x55b000048150_5 .array/port v0x55b000048150, 5;
v0x55b000048150_6 .array/port v0x55b000048150, 6;
v0x55b000048150_7 .array/port v0x55b000048150, 7;
E_0x55b000013070/9 .event edge, v0x55b000048150_4, v0x55b000048150_5, v0x55b000048150_6, v0x55b000048150_7;
v0x55b000048150_8 .array/port v0x55b000048150, 8;
E_0x55b000013070/10 .event edge, v0x55b000048150_8, v0x55b000047ea0_0, v0x55b0000479c0_0, v0x55b000048f00_0;
E_0x55b000013070 .event/or E_0x55b000013070/0, E_0x55b000013070/1, E_0x55b000013070/2, E_0x55b000013070/3, E_0x55b000013070/4, E_0x55b000013070/5, E_0x55b000013070/6, E_0x55b000013070/7, E_0x55b000013070/8, E_0x55b000013070/9, E_0x55b000013070/10;
E_0x55b000011650/0 .event edge, v0x55b000048b30_0, v0x55b0000479c0_0, v0x55b0000488c0_0, v0x55b000049210_0;
E_0x55b000011650/1 .event edge, v0x55b000047ea0_0, v0x55b0000478e0_0, v0x55b000046f40_0, v0x55b0000473e0_0;
E_0x55b000011650/2 .event edge, v0x55b000048620_0, v0x55b000048bf0_0;
E_0x55b000011650 .event/or E_0x55b000011650/0, E_0x55b000011650/1, E_0x55b000011650/2;
L_0x55b000049ba0 .part v0x55b000049500_0, 5, 3;
L_0x55b000049cc0 .part v0x55b000049500_0, 2, 3;
L_0x55b000049d60 .part v0x55b000049500_0, 0, 2;
S_0x55b0000204d0 .scope module, "myDataMem" "data_memory" 3 48, 4 12 0, S_0x55affffd30b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 6 "address"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x55b000007e50_0 .var *"_s10", 7 0; Local signal
v0x55b000046810_0 .var *"_s3", 7 0; Local signal
v0x55b0000468f0_0 .var *"_s4", 7 0; Local signal
v0x55b0000469b0_0 .var *"_s5", 7 0; Local signal
v0x55b000046a90_0 .var *"_s6", 7 0; Local signal
v0x55b000046bc0_0 .var *"_s7", 7 0; Local signal
v0x55b000046ca0_0 .var *"_s8", 7 0; Local signal
v0x55b000046d80_0 .var *"_s9", 7 0; Local signal
v0x55b000046e60_0 .net "address", 5 0, v0x55b000047a80_0;  1 drivers
v0x55b000046f40_0 .var "busywait", 0 0;
v0x55b000047000_0 .net "clock", 0 0, v0x55b0000496e0_0;  alias, 1 drivers
v0x55b0000470c0_0 .var/i "i", 31 0;
v0x55b0000471a0 .array "memory_array", 0 255, 7 0;
v0x55b000047260_0 .net "read", 0 0, v0x55b000047bc0_0;  1 drivers
v0x55b000047320_0 .var "readaccess", 0 0;
v0x55b0000473e0_0 .var "readdata", 31 0;
v0x55b0000474c0_0 .net "reset", 0 0, v0x55b000049850_0;  alias, 1 drivers
v0x55b000047580_0 .net "write", 0 0, v0x55b000047d00_0;  1 drivers
v0x55b000047640_0 .var "writeaccess", 0 0;
v0x55b000047700_0 .net "writedata", 31 0, v0x55b000047dd0_0;  1 drivers
E_0x55b000011b50 .event posedge, v0x55b0000474c0_0;
E_0x55b000026dd0 .event posedge, v0x55b000047000_0;
E_0x55b0000273e0 .event edge, v0x55b000047580_0, v0x55b000047260_0;
    .scope S_0x55b0000204d0;
T_0 ;
    %wait E_0x55b0000273e0;
    %load/vec4 v0x55b000047260_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55b000047580_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_0.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 9;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 9;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %store/vec4 v0x55b000046f40_0, 0, 1;
    %load/vec4 v0x55b000047260_0;
    %load/vec4 v0x55b000047580_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %pad/s 1;
    %store/vec4 v0x55b000047320_0, 0, 1;
    %load/vec4 v0x55b000047260_0;
    %nor/r;
    %load/vec4 v0x55b000047580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/s 1;
    %store/vec4 v0x55b000047640_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b0000204d0;
T_1 ;
    %wait E_0x55b000026dd0;
    %load/vec4 v0x55b000047320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55b000046e60_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b0000471a0, 4;
    %store/vec4 v0x55b000046810_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b000046810_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b0000473e0_0, 4, 8;
    %load/vec4 v0x55b000046e60_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b0000471a0, 4;
    %store/vec4 v0x55b0000468f0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b0000468f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b0000473e0_0, 4, 8;
    %load/vec4 v0x55b000046e60_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b0000471a0, 4;
    %store/vec4 v0x55b0000469b0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b0000469b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b0000473e0_0, 4, 8;
    %load/vec4 v0x55b000046e60_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55b0000471a0, 4;
    %store/vec4 v0x55b000046a90_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b000046a90_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b0000473e0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000046f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047320_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x55b000047640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55b000047700_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b000046bc0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b000046bc0_0;
    %load/vec4 v0x55b000046e60_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b0000471a0, 4, 0;
    %load/vec4 v0x55b000047700_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55b000046ca0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b000046ca0_0;
    %load/vec4 v0x55b000046e60_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b0000471a0, 4, 0;
    %load/vec4 v0x55b000047700_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55b000046d80_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b000046d80_0;
    %load/vec4 v0x55b000046e60_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b0000471a0, 4, 0;
    %load/vec4 v0x55b000047700_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55b000007e50_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55b000007e50_0;
    %load/vec4 v0x55b000046e60_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55b0000471a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000046f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047640_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b0000204d0;
T_2 ;
    %wait E_0x55b000011b50;
    %load/vec4 v0x55b0000474c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b0000470c0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55b0000470c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55b0000470c0_0;
    %store/vec4a v0x55b0000471a0, 4, 0;
    %load/vec4 v0x55b0000470c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b0000470c0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000046f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047640_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b0000471a0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55affffd30b0;
T_3 ;
    %wait E_0x55b000011650;
    %load/vec4 v0x55b000048b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x55b0000479c0_0;
    %nor/r;
    %load/vec4 v0x55b0000488c0_0;
    %and;
    %load/vec4 v0x55b000049210_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b000048700_0, 0, 2;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55b0000479c0_0;
    %load/vec4 v0x55b000047ea0_0;
    %and;
    %load/vec4 v0x55b0000488c0_0;
    %and;
    %load/vec4 v0x55b000049210_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b000048700_0, 0, 2;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55b0000479c0_0;
    %load/vec4 v0x55b0000478e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55b000047ea0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55b0000488c0_0;
    %and;
    %load/vec4 v0x55b000049210_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b000048700_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x55b0000479c0_0;
    %load/vec4 v0x55b0000478e0_0;
    %and;
    %load/vec4 v0x55b000047ea0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55b0000488c0_0;
    %and;
    %load/vec4 v0x55b000049210_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b000048700_0, 0, 2;
T_3.10 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x55b000047b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b000048700_0, 0, 2;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b000048700_0, 0, 2;
    %load/vec4 v0x55b000047c60_0;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b000048150, 4, 0;
    %load/vec4 v0x55b000048bf0_0;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b000048cd0, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b000048fe0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b000048310, 4, 0;
T_3.13 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55b000047b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b000048700_0, 0, 2;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b000048700_0, 0, 2;
T_3.15 ;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55affffd30b0;
T_4 ;
    %wait E_0x55b000013070;
    %load/vec4 v0x55b000048b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047d00_0, 0, 1;
    %load/vec4 v0x55b0000488c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %delay 1, 0;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b000048cd0, 4;
    %load/vec4 v0x55b000048bf0_0;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b000047ea0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047ea0_0, 0, 1;
T_4.7 ;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b000048fe0, 4;
    %pad/u 1;
    %store/vec4 v0x55b0000479c0_0, 0, 1;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b000048310, 4;
    %pad/u 1;
    %store/vec4 v0x55b0000478e0_0, 0, 1;
    %load/vec4 v0x55b0000487e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b000048150, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b000048f00_0, 0, 8;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b000048150, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55b000048f00_0, 0, 8;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b000048150, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55b000048f00_0, 0, 8;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x55b000048620_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b000048150, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55b000048f00_0, 0, 8;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %delay 1, 0;
    %load/vec4 v0x55b000047ea0_0;
    %load/vec4 v0x55b0000479c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x55b000048f00_0;
    %store/vec4 v0x55b000048980_0, 0, 8;
T_4.13 ;
T_4.4 ;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b000047bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047d00_0, 0, 1;
    %load/vec4 v0x55b000048bf0_0;
    %load/vec4 v0x55b000048620_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b000047a80_0, 0, 6;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b000047d00_0, 0, 1;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55affffd30b0;
T_5 ;
    %wait E_0x55b000013e80;
    %load/vec4 v0x55b000048a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b000048b30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b000048700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000047fe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b000048540_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55b000048540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55b000048540_0;
    %store/vec4a v0x55b000048150, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55b000048540_0;
    %store/vec4a v0x55b000048fe0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55b000048540_0;
    %store/vec4a v0x55b000048310, 4, 0;
    %load/vec4 v0x55b000048540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b000048540_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b000048700_0;
    %store/vec4 v0x55b000048b30_0, 0, 2;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b000007cd0;
T_6 ;
    %vpi_call 2 35 "$dumpfile", "cache_wavedata.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b000007cd0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55b000007cd0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b0000496e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b000049850_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000049850_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55b000049500_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b000049a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000049ad0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55b000049500_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b000049a30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b000049a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x55b000049500_0, 0, 8;
    %delay 400, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55b000007cd0;
T_8 ;
    %delay 4, 0;
    %load/vec4 v0x55b0000496e0_0;
    %inv;
    %store/vec4 v0x55b0000496e0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbenchCPU.v";
    "./cache_memory.v";
    "./data_memory.v";
