# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../verilog/clock_divider.v"
verilog xil_defaultlib  "../../../../simulation/clock_divider_testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
