// Seed: 323897307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input tri id_5,
    output wire id_6,
    input wand id_7,
    input wire id_8,
    input supply0 id_9,
    output wand id_10,
    input tri id_11,
    input wand id_12,
    output tri1 id_13
    , id_24,
    input wire id_14,
    output uwire id_15,
    output supply0 id_16,
    input tri0 id_17,
    input wand id_18,
    input uwire id_19,
    input wand id_20,
    input tri0 id_21,
    input supply1 id_22
);
  nor (
      id_13,
      id_5,
      id_2,
      id_14,
      id_24,
      id_17,
      id_20,
      id_9,
      id_8,
      id_18,
      id_1,
      id_22,
      id_11,
      id_0,
      id_7,
      id_19,
      id_12,
      id_21
  );
  module_0(
      id_24, id_24, id_24, id_24
  );
endmodule
