// Seed: 4162063007
module module_0;
  assign id_1 = 1 - id_1 ? 1 : 1 ? 1 : ~id_1;
  logic [7:0] id_2;
  id_3(
      .id_0(id_1 - 1), .id_1(1'b0), .id_2(id_2), .id_3(1), .id_4(id_2[1]), .id_5(id_1)
  );
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri   id_3,
    output wand  id_4
);
  always @(*) begin
    id_0 <= 1;
  end
  module_0();
endmodule
