
source ../../scripts/adi_env.tcl
source $ad_hdl_dir/library/scripts/adi_ip_xilinx.tcl

adi_ip_create spi_axis_reorder
adi_ip_files spi_axis_reorder [list \
	"spi_axis_reorder.v" \
]

adi_ip_properties_lite spi_axis_reorder
# Remove all inferred interfaces
ipx::remove_all_bus_interface [ipx::current_core]

# Interface definitions

adi_add_bus "s_axis" "slave" \
	"xilinx.com:interface:axis_rtl:1.0" \
	"xilinx.com:interface:axis:1.0" \
	[list {"s_axis_ready" "TREADY"} \
	      {"s_axis_valid" "TVALID"} \
	      {"s_axis_data" "TDATA"}]

adi_add_bus "m_axis" "master" \
	"xilinx.com:interface:axis_rtl:1.0" \
	"xilinx.com:interface:axis:1.0" \
	[list {"m_axis_ready" "TREADY"} \
	      {"m_axis_valid" "TVALID"} \
	      {"m_axis_data" "TDATA"}]

adi_add_bus_clock "axis_aclk" "s_axis:m_axis" "axis_aresetn"

ipx::save_core [ipx::current_core]

