$date
	Tue Oct 14 12:22:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_tb $end
$var wire 1 ! dif $end
$var wire 1 " brw $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % bin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % bin $end
$var wire 1 " brw $end
$var wire 1 & cin $end
$var wire 1 ' difout1 $end
$var wire 1 ( difout $end
$var wire 1 ! dif $end
$var wire 1 ) brw2 $end
$var wire 1 * brw1 $end
$scope module h1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 * brw $end
$var wire 1 ( dif $end
$upscope $end
$scope module h2 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ) brw $end
$var wire 1 ! dif $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x*
x)
x(
z'
z&
x%
x$
x#
x"
x!
$end
#10
0*
0(
0%
0$
0#
#20
1%
#30
1"
1(
1*
0%
1$
#40
1%
#50
x"
0*
0%
0$
1#
#60
1%
#70
0(
0%
1$
#80
1%
#90
