# UART on Genesys2
***
## 1. Create a new project
![uart](/FPGA/IF_UART/Img/1.PNG)
***
![uart](/FPGA/IF_UART/Img/2.PNG)
***
![uart](/FPGA/IF_UART/Img/3.PNG)
***
![uart](/FPGA/IF_UART/Img/4.PNG)
***
## 2. Create a block design
![uart](/FPGA/IF_UART/Img/5.PNG)
***
## 3. Import Microblaze IP and Run Block Automation 
![uart](/FPGA/IF_UART/Img/7.PNG)
*** 
![uart](/FPGA/IF_UART/Img/8.PNG)
***
## 4. Configure the Clock Wizard
![uart](/FPGA/IF_UART/Img/9.PNG)
*** 
![uart](/FPGA/IF_UART/Img/10.PNG)

## 5. Import Uartlite IP
![uart](/FPGA/IF_UART/Img/11.PNG)

## 6. Run Connection Automation
![uart](/FPGA/IF_UART/Img/12.PNG)
*** 
![uart](/FPGA/IF_UART/Img/13.PNG)
***
## 7. Configure Interrupts
![uart](/FPGA/IF_UART/Img/14.PNG)
*** 
![uart](/FPGA/IF_UART/Img/15.PNG)
***
## 8. Create HDL wrapper
![uart](/FPGA/IF_UART/Img/16.PNG)
*** 
![uart](/FPGA/IF_UART/Img/17.PNG)
***
## 9. Generate bit stream & correct errors if pop up
![uart](/FPGA/IF_UART/Img/18.PNG)
*** 
![uart](/FPGA/IF_UART/Img/19.PNG)
***
## 10. Export Hardware
![uart](/FPGA/IF_UART/Img/21.PNG)
*** 
![uart](/FPGA/IF_UART/Img/22.PNG)
*** 
![uart](/FPGA/IF_UART/Img/23.PNG)
***
## 11. Lunch Vitis IDE
![uart](/FPGA/IF_UART/Img/24.PNG)
*** 
![uart](/FPGA/IF_UART/Img/25.PNG)
***
## 11. Create a platform
![uart](/FPGA/IF_UART/Img/26.PNG)
*** 
![uart](/FPGA/IF_UART/Img/27.PNG)
*** 
![uart](/FPGA/IF_UART/Img/28.PNG)
***
## 11. Create an application
![uart](/FPGA/IF_UART/Img/29.PNG)
*** 
![uart](/FPGA/IF_UART/Img/30.PNG)
*** 
![uart](/FPGA/IF_UART/Img/31.PNG)
*** 
![uart](/FPGA/IF_UART/Img/32.PNG)
*** 
![uart](/FPGA/IF_UART/Img/33.PNG)
*** 
![uart](/FPGA/IF_UART/Img/34.PNG)
*** 
![uart](/FPGA/IF_UART/Img/35.PNG)
***
## 11. Program the FPGA and run
![uart](/FPGA/IF_UART/Img/36.PNG)
*** 
![uart](/FPGA/IF_UART/Img/37.PNG)
*** 
![uart](/FPGA/IF_UART/Img/38.PNG)
***
## 12. Download [MobaXtrem](https://mobaxterm.mobatek.net/download.html)
![uart](/FPGA/IF_UART/Img/39.PNG)
***
![uart](/FPGA/IF_UART/Img/40.PNG)
