
D:\TrueSTUDIO\larm\larm\Debug\larm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bb0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08004d50  08004d50  00014d50  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004e70  08004e70  00014e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004e74  08004e74  00014e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000080  20000000  08004e78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000290  20000080  08004ef8  00020080  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000310  08004ef8  00020310  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
  9 .debug_info   00011bfe  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002451  00000000  00000000  00031cae  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000093e9  00000000  00000000  000340ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000be8  00000000  00000000  0003d4e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f60  00000000  00000000  0003e0d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000632a  00000000  00000000  0003f030  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003ec4  00000000  00000000  0004535a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0004921e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000280c  00000000  00000000  0004929c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004d38 	.word	0x08004d38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08004d38 	.word	0x08004d38

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb0:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000bb2:	4b08      	ldr	r3, [pc, #32]	; (8000bd4 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb4:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000bb6:	6818      	ldr	r0, [r3, #0]
 8000bb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bbc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bc0:	f000 faa6 	bl	8001110 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	4621      	mov	r1, r4
 8000bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bcc:	f000 fa60 	bl	8001090 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	bd10      	pop	{r4, pc}
 8000bd4:	20000014 	.word	0x20000014

08000bd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd8:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bda:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <HAL_Init+0x30>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000be2:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000bea:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000bf2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf4:	2003      	movs	r0, #3
 8000bf6:	f000 fa39 	bl	800106c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f7ff ffd8 	bl	8000bb0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000c00:	f003 f88e 	bl	8003d20 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000c04:	2000      	movs	r0, #0
 8000c06:	bd08      	pop	{r3, pc}
 8000c08:	40023c00 	.word	0x40023c00

08000c0c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000c0c:	4a02      	ldr	r2, [pc, #8]	; (8000c18 <HAL_IncTick+0xc>)
 8000c0e:	6813      	ldr	r3, [r2, #0]
 8000c10:	3301      	adds	r3, #1
 8000c12:	6013      	str	r3, [r2, #0]
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	200000e8 	.word	0x200000e8

08000c1c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c1c:	4b01      	ldr	r3, [pc, #4]	; (8000c24 <HAL_GetTick+0x8>)
 8000c1e:	6818      	ldr	r0, [r3, #0]
}
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	200000e8 	.word	0x200000e8

08000c28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000c28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000c2a:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c2c:	f7ff fff6 	bl	8000c1c <HAL_GetTick>
  uint32_t wait = Delay;
 8000c30:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c32:	1c63      	adds	r3, r4, #1
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
  uint32_t tickstart = HAL_GetTick();
 8000c34:	4605      	mov	r5, r0
  uint32_t wait = Delay;
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 8000c36:	bf18      	it	ne
 8000c38:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c3a:	f7ff ffef 	bl	8000c1c <HAL_GetTick>
 8000c3e:	1b40      	subs	r0, r0, r5
 8000c40:	42a0      	cmp	r0, r4
 8000c42:	d3fa      	bcc.n	8000c3a <HAL_Delay+0x12>
  {
  }
}
 8000c44:	b003      	add	sp, #12
 8000c46:	bd30      	pop	{r4, r5, pc}

08000c48 <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c48:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c4a:	4604      	mov	r4, r0
 8000c4c:	2800      	cmp	r0, #0
 8000c4e:	f000 809e 	beq.w	8000d8e <HAL_ADC_Init+0x146>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000c52:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000c54:	b923      	cbnz	r3, 8000c60 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c56:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000c58:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c5c:	f003 f890 	bl	8003d80 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000c60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c62:	06db      	lsls	r3, r3, #27
 8000c64:	f100 808e 	bmi.w	8000d84 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c68:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c6a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c6e:	f023 0302 	bic.w	r3, r3, #2
 8000c72:	f043 0302 	orr.w	r3, r3, #2
 8000c76:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000c78:	4b46      	ldr	r3, [pc, #280]	; (8000d94 <HAL_ADC_Init+0x14c>)
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000c80:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000c82:	6859      	ldr	r1, [r3, #4]
 8000c84:	6862      	ldr	r2, [r4, #4]
 8000c86:	430a      	orrs	r2, r1
 8000c88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000c8a:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000c8c:	6921      	ldr	r1, [r4, #16]
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000c8e:	685a      	ldr	r2, [r3, #4]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c90:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000c92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000c96:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000c9e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000ca0:	685a      	ldr	r2, [r3, #4]
 8000ca2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000ca6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000ca8:	6859      	ldr	r1, [r3, #4]
 8000caa:	68a2      	ldr	r2, [r4, #8]
 8000cac:	430a      	orrs	r2, r1
 8000cae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000cb0:	689a      	ldr	r2, [r3, #8]
 8000cb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000cb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000cb8:	6899      	ldr	r1, [r3, #8]
 8000cba:	68e2      	ldr	r2, [r4, #12]
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000cc0:	4a35      	ldr	r2, [pc, #212]	; (8000d98 <HAL_ADC_Init+0x150>)
 8000cc2:	4290      	cmp	r0, r2
 8000cc4:	d00e      	beq.n	8000ce4 <HAL_ADC_Init+0x9c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000cc6:	6899      	ldr	r1, [r3, #8]
 8000cc8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000ccc:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000cce:	689a      	ldr	r2, [r3, #8]
 8000cd0:	4302      	orrs	r2, r0
 8000cd2:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000cd4:	689a      	ldr	r2, [r3, #8]
 8000cd6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000cda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000cdc:	6899      	ldr	r1, [r3, #8]
 8000cde:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	e006      	b.n	8000cf2 <HAL_ADC_Init+0xaa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000ce4:	689a      	ldr	r2, [r3, #8]
 8000ce6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000cea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000cf2:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000cf4:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000cf6:	69a1      	ldr	r1, [r4, #24]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000cf8:	f022 0202 	bic.w	r2, r2, #2
 8000cfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000cfe:	689a      	ldr	r2, [r3, #8]
 8000d00:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000d04:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000d06:	6a22      	ldr	r2, [r4, #32]
 8000d08:	b19a      	cbz	r2, 8000d32 <HAL_ADC_Init+0xea>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000d0a:	685a      	ldr	r2, [r3, #4]
 8000d0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000d10:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000d12:	685a      	ldr	r2, [r3, #4]
 8000d14:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000d18:	605a      	str	r2, [r3, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d1a:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8000d1e:	fa92 f2a2 	rbit	r2, r2
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000d22:	fab2 f182 	clz	r1, r2
 8000d26:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d28:	6858      	ldr	r0, [r3, #4]
 8000d2a:	3a01      	subs	r2, #1
 8000d2c:	408a      	lsls	r2, r1
 8000d2e:	4302      	orrs	r2, r0
 8000d30:	e002      	b.n	8000d38 <HAL_ADC_Init+0xf0>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000d32:	685a      	ldr	r2, [r3, #4]
 8000d34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000d38:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d3c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000d40:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000d42:	69e2      	ldr	r2, [r4, #28]
 8000d44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d46:	3a01      	subs	r2, #1
 8000d48:	ea41 5202 	orr.w	r2, r1, r2, lsl #20
 8000d4c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000d4e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000d50:	6b21      	ldr	r1, [r4, #48]	; 0x30
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000d52:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000d56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000d58:	689a      	ldr	r2, [r3, #8]
 8000d5a:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8000d5e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000d60:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000d62:	6961      	ldr	r1, [r4, #20]
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000d64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000d68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000d6a:	689a      	ldr	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d6c:	2000      	movs	r0, #0
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000d6e:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000d72:	609a      	str	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d74:	6460      	str	r0, [r4, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000d78:	f023 0303 	bic.w	r3, r3, #3
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	6423      	str	r3, [r4, #64]	; 0x40
 8000d82:	e000      	b.n	8000d86 <HAL_ADC_Init+0x13e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000d84:	2001      	movs	r0, #1
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000d86:	2300      	movs	r3, #0
 8000d88:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000d8c:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 8000d8e:	2001      	movs	r0, #1
  /* Release Lock */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8000d90:	bd10      	pop	{r4, pc}
 8000d92:	bf00      	nop
 8000d94:	40012300 	.word	0x40012300
 8000d98:	0f000001 	.word	0x0f000001

08000d9c <HAL_ADC_Start>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000d9c:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000da2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d04d      	beq.n	8000e46 <HAL_ADC_Start+0xaa>
 8000daa:	2301      	movs	r3, #1
 8000dac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000db0:	6803      	ldr	r3, [r0, #0]
 8000db2:	689a      	ldr	r2, [r3, #8]
 8000db4:	07d1      	lsls	r1, r2, #31
 8000db6:	d503      	bpl.n	8000dc0 <HAL_ADC_Start+0x24>
      counter--;
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000db8:	689a      	ldr	r2, [r3, #8]
 8000dba:	07d2      	lsls	r2, r2, #31
 8000dbc:	d412      	bmi.n	8000de4 <HAL_ADC_Start+0x48>
 8000dbe:	e037      	b.n	8000e30 <HAL_ADC_Start+0x94>
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000dc0:	689a      	ldr	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000dc2:	4922      	ldr	r1, [pc, #136]	; (8000e4c <HAL_ADC_Start+0xb0>)
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000dc4:	f042 0201 	orr.w	r2, r2, #1
 8000dc8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000dca:	4a21      	ldr	r2, [pc, #132]	; (8000e50 <HAL_ADC_Start+0xb4>)
 8000dcc:	6812      	ldr	r2, [r2, #0]
 8000dce:	fbb2 f2f1 	udiv	r2, r2, r1
 8000dd2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    while(counter != 0U)
    {
      counter--;
 8000dd6:	9201      	str	r2, [sp, #4]
    __HAL_ADC_ENABLE(hadc);
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
    while(counter != 0U)
 8000dd8:	9a01      	ldr	r2, [sp, #4]
 8000dda:	2a00      	cmp	r2, #0
 8000ddc:	d0ec      	beq.n	8000db8 <HAL_ADC_Start+0x1c>
    {
      counter--;
 8000dde:	9a01      	ldr	r2, [sp, #4]
 8000de0:	3a01      	subs	r2, #1
 8000de2:	e7f8      	b.n	8000dd6 <HAL_ADC_Start+0x3a>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000de4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000de6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000dea:	f022 0201 	bic.w	r2, r2, #1
 8000dee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000df2:	6402      	str	r2, [r0, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000df4:	685a      	ldr	r2, [r3, #4]
 8000df6:	0551      	lsls	r1, r2, #21
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000df8:	bf41      	itttt	mi
 8000dfa:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 8000dfc:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000e00:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000e04:	6402      	strmi	r2, [r0, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e06:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000e08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000e0c:	bf1c      	itt	ne
 8000e0e:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 8000e10:	f022 0206 	bicne.w	r2, r2, #6
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e14:	6442      	str	r2, [r0, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000e16:	2200      	movs	r2, #0
 8000e18:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000e1c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000e20:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000e22:	4a0c      	ldr	r2, [pc, #48]	; (8000e54 <HAL_ADC_Start+0xb8>)
 8000e24:	6852      	ldr	r2, [r2, #4]
 8000e26:	06d2      	lsls	r2, r2, #27
 8000e28:	d004      	beq.n	8000e34 <HAL_ADC_Start+0x98>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000e2a:	4a0b      	ldr	r2, [pc, #44]	; (8000e58 <HAL_ADC_Start+0xbc>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d001      	beq.n	8000e34 <HAL_ADC_Start+0x98>
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8000e30:	2000      	movs	r0, #0
 8000e32:	e009      	b.n	8000e48 <HAL_ADC_Start+0xac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000e34:	6898      	ldr	r0, [r3, #8]
 8000e36:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8000e3a:	d1f9      	bne.n	8000e30 <HAL_ADC_Start+0x94>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e3c:	689a      	ldr	r2, [r3, #8]
 8000e3e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	e000      	b.n	8000e48 <HAL_ADC_Start+0xac>
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e46:	2002      	movs	r0, #2
    }
  }
  
  /* Return function status */
  return HAL_OK;
}
 8000e48:	b002      	add	sp, #8
 8000e4a:	4770      	bx	lr
 8000e4c:	000f4240 	.word	0x000f4240
 8000e50:	20000014 	.word	0x20000014
 8000e54:	40012300 	.word	0x40012300
 8000e58:	40012000 	.word	0x40012000

08000e5c <HAL_ADC_Stop>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e5c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d017      	beq.n	8000e94 <HAL_ADC_Stop+0x38>
 8000e64:	2301      	movs	r3, #1
 8000e66:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8000e6a:	6803      	ldr	r3, [r0, #0]
 8000e6c:	689a      	ldr	r2, [r3, #8]
 8000e6e:	f022 0201 	bic.w	r2, r2, #1
 8000e72:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	07db      	lsls	r3, r3, #31
 8000e78:	d407      	bmi.n	8000e8a <HAL_ADC_Stop+0x2e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e7a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000e7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e80:	f023 0301 	bic.w	r3, r3, #1
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	6403      	str	r3, [r0, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000e90:	4618      	mov	r0, r3
 8000e92:	4770      	bx	lr
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e94:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return HAL_OK;
}
 8000e96:	4770      	bx	lr

08000e98 <HAL_ADC_PollForConversion>:
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000e98:	6803      	ldr	r3, [r0, #0]
 8000e9a:	689a      	ldr	r2, [r3, #8]
  *         the configuration information for the specified ADC.
  * @param  Timeout: Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000e9c:	b570      	push	{r4, r5, r6, lr}
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000e9e:	0556      	lsls	r6, r2, #21
  *         the configuration information for the specified ADC.
  * @param  Timeout: Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000ea0:	4604      	mov	r4, r0
 8000ea2:	460d      	mov	r5, r1
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000ea4:	d50b      	bpl.n	8000ebe <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8000ea6:	689b      	ldr	r3, [r3, #8]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000ea8:	05d8      	lsls	r0, r3, #23
 8000eaa:	d508      	bpl.n	8000ebe <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000eac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000eae:	f043 0320 	orr.w	r3, r3, #32
 8000eb2:	6423      	str	r3, [r4, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    
    return HAL_ERROR;
 8000eba:	2001      	movs	r0, #1
 8000ebc:	bd70      	pop	{r4, r5, r6, pc}
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8000ebe:	f7ff fead 	bl	8000c1c <HAL_GetTick>
 8000ec2:	4606      	mov	r6, r0

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000ec4:	6823      	ldr	r3, [r4, #0]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	0792      	lsls	r2, r2, #30
 8000eca:	d411      	bmi.n	8000ef0 <HAL_ADC_PollForConversion+0x58>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000ecc:	1c69      	adds	r1, r5, #1
 8000ece:	d0fa      	beq.n	8000ec6 <HAL_ADC_PollForConversion+0x2e>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000ed0:	b945      	cbnz	r5, 8000ee4 <HAL_ADC_PollForConversion+0x4c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000ed2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ed4:	f043 0304 	orr.w	r3, r3, #4
 8000ed8:	6423      	str	r3, [r4, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000eda:	2300      	movs	r3, #0
 8000edc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	bd70      	pop	{r4, r5, r6, pc}
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000ee4:	f7ff fe9a 	bl	8000c1c <HAL_GetTick>
 8000ee8:	1b80      	subs	r0, r0, r6
 8000eea:	4285      	cmp	r5, r0
 8000eec:	d2ea      	bcs.n	8000ec4 <HAL_ADC_PollForConversion+0x2c>
 8000eee:	e7f0      	b.n	8000ed2 <HAL_ADC_PollForConversion+0x3a>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000ef0:	f06f 0212 	mvn.w	r2, #18
 8000ef4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ef6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000ef8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000efc:	6422      	str	r2, [r4, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000efe:	689a      	ldr	r2, [r3, #8]
 8000f00:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8000f04:	d001      	beq.n	8000f0a <HAL_ADC_PollForConversion+0x72>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000f06:	2000      	movs	r0, #0
 8000f08:	bd70      	pop	{r4, r5, r6, pc}
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000f0a:	69a2      	ldr	r2, [r4, #24]
 8000f0c:	2a00      	cmp	r2, #0
 8000f0e:	d1fa      	bne.n	8000f06 <HAL_ADC_PollForConversion+0x6e>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000f12:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8000f16:	d002      	beq.n	8000f1e <HAL_ADC_PollForConversion+0x86>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000f18:	689b      	ldr	r3, [r3, #8]
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000f1a:	055b      	lsls	r3, r3, #21
 8000f1c:	d4f3      	bmi.n	8000f06 <HAL_ADC_PollForConversion+0x6e>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000f1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f24:	6423      	str	r3, [r4, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f26:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000f28:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8000f2c:	d1eb      	bne.n	8000f06 <HAL_ADC_PollForConversion+0x6e>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6423      	str	r3, [r4, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 8000f36:	bd70      	pop	{r4, r5, r6, pc}

08000f38 <HAL_ADC_GetValue>:
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8000f38:	6803      	ldr	r3, [r0, #0]
 8000f3a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000f3c:	4770      	bx	lr
	...

08000f40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8000f42:	2300      	movs	r3, #0
 8000f44:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f46:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d069      	beq.n	8001022 <HAL_ADC_ConfigChannel+0xe2>
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000f4e:	680d      	ldr	r5, [r1, #0]
 8000f50:	6804      	ldr	r4, [r0, #0]
 8000f52:	688f      	ldr	r7, [r1, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f54:	2301      	movs	r3, #1
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000f56:	2d09      	cmp	r5, #9
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f58:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8000f5c:	b2ae      	uxth	r6, r5
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000f5e:	d910      	bls.n	8000f82 <HAL_ADC_ConfigChannel+0x42>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000f60:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8000f64:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8000f68:	f1a2 031e 	sub.w	r3, r2, #30
 8000f6c:	2207      	movs	r2, #7
 8000f6e:	409a      	lsls	r2, r3
 8000f70:	ea2e 0202 	bic.w	r2, lr, r2
 8000f74:	60e2      	str	r2, [r4, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000f76:	68e2      	ldr	r2, [r4, #12]
 8000f78:	fa07 f303 	lsl.w	r3, r7, r3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	60e3      	str	r3, [r4, #12]
 8000f80:	e00e      	b.n	8000fa0 <HAL_ADC_ConfigChannel+0x60>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000f82:	6922      	ldr	r2, [r4, #16]
 8000f84:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000f88:	f04f 0e07 	mov.w	lr, #7
 8000f8c:	fa0e fe03 	lsl.w	lr, lr, r3
 8000f90:	ea22 020e 	bic.w	r2, r2, lr
 8000f94:	6122      	str	r2, [r4, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000f96:	6922      	ldr	r2, [r4, #16]
 8000f98:	fa07 f303 	lsl.w	r3, r7, r3
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	6123      	str	r3, [r4, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000fa0:	684b      	ldr	r3, [r1, #4]
 8000fa2:	2b06      	cmp	r3, #6
 8000fa4:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000fa8:	d80d      	bhi.n	8000fc6 <HAL_ADC_ConfigChannel+0x86>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000faa:	4413      	add	r3, r2
 8000fac:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8000fae:	1f59      	subs	r1, r3, #5
 8000fb0:	231f      	movs	r3, #31
 8000fb2:	408b      	lsls	r3, r1
 8000fb4:	ea27 0303 	bic.w	r3, r7, r3
 8000fb8:	6363      	str	r3, [r4, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000fba:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000fbc:	fa06 f101 	lsl.w	r1, r6, r1
 8000fc0:	4311      	orrs	r1, r2
 8000fc2:	6361      	str	r1, [r4, #52]	; 0x34
 8000fc4:	e01d      	b.n	8001002 <HAL_ADC_ConfigChannel+0xc2>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000fc6:	2b0c      	cmp	r3, #12
 8000fc8:	d80e      	bhi.n	8000fe8 <HAL_ADC_ConfigChannel+0xa8>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000fca:	4413      	add	r3, r2
 8000fcc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000fce:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8000fd2:	231f      	movs	r3, #31
 8000fd4:	4093      	lsls	r3, r2
 8000fd6:	ea21 0303 	bic.w	r3, r1, r3
 8000fda:	6323      	str	r3, [r4, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000fdc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000fde:	fa06 f202 	lsl.w	r2, r6, r2
 8000fe2:	431a      	orrs	r2, r3
 8000fe4:	6322      	str	r2, [r4, #48]	; 0x30
 8000fe6:	e00c      	b.n	8001002 <HAL_ADC_ConfigChannel+0xc2>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000fe8:	4413      	add	r3, r2
 8000fea:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8000fec:	3b41      	subs	r3, #65	; 0x41
 8000fee:	221f      	movs	r2, #31
 8000ff0:	409a      	lsls	r2, r3
 8000ff2:	ea27 0202 	bic.w	r2, r7, r2
 8000ff6:	62e2      	str	r2, [r4, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000ff8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000ffa:	fa06 f203 	lsl.w	r2, r6, r3
 8000ffe:	430a      	orrs	r2, r1
 8001000:	62e2      	str	r2, [r4, #44]	; 0x2c
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001002:	4b16      	ldr	r3, [pc, #88]	; (800105c <HAL_ADC_ConfigChannel+0x11c>)
 8001004:	429c      	cmp	r4, r3
 8001006:	d004      	beq.n	8001012 <HAL_ADC_ConfigChannel+0xd2>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001008:	2300      	movs	r3, #0
 800100a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800100e:	4618      	mov	r0, r3
 8001010:	e022      	b.n	8001058 <HAL_ADC_ConfigChannel+0x118>
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001012:	2d12      	cmp	r5, #18
 8001014:	d107      	bne.n	8001026 <HAL_ADC_ConfigChannel+0xe6>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001016:	4a12      	ldr	r2, [pc, #72]	; (8001060 <HAL_ADC_ConfigChannel+0x120>)
 8001018:	6853      	ldr	r3, [r2, #4]
 800101a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800101e:	6053      	str	r3, [r2, #4]
 8001020:	e001      	b.n	8001026 <HAL_ADC_ConfigChannel+0xe6>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001022:	2002      	movs	r0, #2
 8001024:	e018      	b.n	8001058 <HAL_ADC_ConfigChannel+0x118>
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001026:	f1a5 0310 	sub.w	r3, r5, #16
 800102a:	2b01      	cmp	r3, #1
 800102c:	d8ec      	bhi.n	8001008 <HAL_ADC_ConfigChannel+0xc8>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800102e:	4a0c      	ldr	r2, [pc, #48]	; (8001060 <HAL_ADC_ConfigChannel+0x120>)
 8001030:	6853      	ldr	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001032:	2d10      	cmp	r5, #16
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001034:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001038:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800103a:	d1e5      	bne.n	8001008 <HAL_ADC_ConfigChannel+0xc8>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800103c:	4b09      	ldr	r3, [pc, #36]	; (8001064 <HAL_ADC_ConfigChannel+0x124>)
 800103e:	4a0a      	ldr	r2, [pc, #40]	; (8001068 <HAL_ADC_ConfigChannel+0x128>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	fbb3 f2f2 	udiv	r2, r3, r2
 8001046:	230a      	movs	r3, #10
 8001048:	4353      	muls	r3, r2
      while(counter != 0U)
      {
        counter--;
 800104a:	9301      	str	r3, [sp, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
      while(counter != 0U)
 800104c:	9b01      	ldr	r3, [sp, #4]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0da      	beq.n	8001008 <HAL_ADC_ConfigChannel+0xc8>
      {
        counter--;
 8001052:	9b01      	ldr	r3, [sp, #4]
 8001054:	3b01      	subs	r3, #1
 8001056:	e7f8      	b.n	800104a <HAL_ADC_ConfigChannel+0x10a>
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return HAL_OK;
}
 8001058:	b003      	add	sp, #12
 800105a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800105c:	40012000 	.word	0x40012000
 8001060:	40012300 	.word	0x40012300
 8001064:	20000014 	.word	0x20000014
 8001068:	000f4240 	.word	0x000f4240

0800106c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800106c:	4a07      	ldr	r2, [pc, #28]	; (800108c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800106e:	68d3      	ldr	r3, [r2, #12]
 8001070:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001074:	041b      	lsls	r3, r3, #16
 8001076:	0c1b      	lsrs	r3, r3, #16
 8001078:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800107c:	0200      	lsls	r0, r0, #8
 800107e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001082:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001086:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001088:	60d3      	str	r3, [r2, #12]
 800108a:	4770      	bx	lr
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <HAL_NVIC_SetPriority+0x60>)
 8001092:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001094:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001098:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800109a:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800109e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a0:	2c04      	cmp	r4, #4
 80010a2:	bf28      	it	cs
 80010a4:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010a6:	2d06      	cmp	r5, #6

  return (
 80010a8:	f04f 0501 	mov.w	r5, #1
 80010ac:	fa05 f404 	lsl.w	r4, r5, r4
 80010b0:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b4:	bf8c      	ite	hi
 80010b6:	3b03      	subhi	r3, #3
 80010b8:	2300      	movls	r3, #0

  return (
 80010ba:	400c      	ands	r4, r1
 80010bc:	409c      	lsls	r4, r3
 80010be:	fa05 f303 	lsl.w	r3, r5, r3
 80010c2:	3b01      	subs	r3, #1
 80010c4:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80010c6:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80010c8:	ea42 0204 	orr.w	r2, r2, r4
 80010cc:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d0:	bfaf      	iteee	ge
 80010d2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d6:	f000 000f 	andlt.w	r0, r0, #15
 80010da:	4b06      	ldrlt	r3, [pc, #24]	; (80010f4 <HAL_NVIC_SetPriority+0x64>)
 80010dc:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010de:	bfa5      	ittet	ge
 80010e0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80010e4:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e6:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80010ec:	bd30      	pop	{r4, r5, pc}
 80010ee:	bf00      	nop
 80010f0:	e000ed00 	.word	0xe000ed00
 80010f4:	e000ed14 	.word	0xe000ed14

080010f8 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010f8:	0942      	lsrs	r2, r0, #5
 80010fa:	2301      	movs	r3, #1
 80010fc:	f000 001f 	and.w	r0, r0, #31
 8001100:	fa03 f000 	lsl.w	r0, r3, r0
 8001104:	4b01      	ldr	r3, [pc, #4]	; (800110c <HAL_NVIC_EnableIRQ+0x14>)
 8001106:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800110a:	4770      	bx	lr
 800110c:	e000e100 	.word	0xe000e100

08001110 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001110:	3801      	subs	r0, #1
 8001112:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001116:	d20a      	bcs.n	800112e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800111a:	4a07      	ldr	r2, [pc, #28]	; (8001138 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800111c:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800111e:	21f0      	movs	r1, #240	; 0xf0
 8001120:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001124:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001128:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800112e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	e000e010 	.word	0xe000e010
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800113c:	4b04      	ldr	r3, [pc, #16]	; (8001150 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800113e:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001140:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001142:	bf0c      	ite	eq
 8001144:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001148:	f022 0204 	bicne.w	r2, r2, #4
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	4770      	bx	lr
 8001150:	e000e010 	.word	0xe000e010

08001154 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001154:	4770      	bx	lr

08001156 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001156:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001158:	f7ff fffc 	bl	8001154 <HAL_SYSTICK_Callback>
 800115c:	bd08      	pop	{r3, pc}
	...

08001160 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001164:	4f62      	ldr	r7, [pc, #392]	; (80012f0 <HAL_GPIO_Init+0x190>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001166:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001168:	f8df c18c 	ldr.w	ip, [pc, #396]	; 80012f8 <HAL_GPIO_Init+0x198>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800116c:	b085      	sub	sp, #20

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800116e:	f04f 0801 	mov.w	r8, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	46be      	mov	lr, r7
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001176:	2300      	movs	r3, #0
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8001178:	9a01      	ldr	r2, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800117a:	fa08 f503 	lsl.w	r5, r8, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800117e:	ea35 0202 	bics.w	r2, r5, r2
 8001182:	f040 80ad 	bne.w	80012e0 <HAL_GPIO_Init+0x180>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001186:	684c      	ldr	r4, [r1, #4]
 8001188:	f024 0a10 	bic.w	sl, r4, #16
 800118c:	f1ba 0f02 	cmp.w	sl, #2
 8001190:	d114      	bne.n	80011bc <HAL_GPIO_Init+0x5c>
 8001192:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8001196:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800119a:	f003 0b07 	and.w	fp, r3, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800119e:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011a2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80011a6:	220f      	movs	r2, #15
 80011a8:	fa02 f20b 	lsl.w	r2, r2, fp
 80011ac:	ea26 0602 	bic.w	r6, r6, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011b0:	690a      	ldr	r2, [r1, #16]
 80011b2:	fa02 f20b 	lsl.w	r2, r2, fp
 80011b6:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3U] = temp;
 80011b8:	f8c9 2020 	str.w	r2, [r9, #32]
 80011bc:	ea4f 0b43 	mov.w	fp, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011c0:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011c4:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011c6:	fa09 f90b 	lsl.w	r9, r9, fp
 80011ca:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011ce:	f004 0603 	and.w	r6, r4, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011d2:	ea02 0209 	and.w	r2, r2, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011d6:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011da:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011de:	4332      	orrs	r2, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011e0:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 80011e4:	6002      	str	r2, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011e6:	d80f      	bhi.n	8001208 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011e8:	6882      	ldr	r2, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ea:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011ec:	ea09 0202 	and.w	r2, r9, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011f0:	fa06 f60b 	lsl.w	r6, r6, fp
 80011f4:	4316      	orrs	r6, r2
        GPIOx->OSPEEDR = temp;
 80011f6:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011f8:	6842      	ldr	r2, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011fa:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011fe:	ea22 0205 	bic.w	r2, r2, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001202:	409e      	lsls	r6, r3
 8001204:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8001206:	6042      	str	r2, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001208:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800120a:	ea09 0902 	and.w	r9, r9, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800120e:	688a      	ldr	r2, [r1, #8]
 8001210:	fa02 f20b 	lsl.w	r2, r2, fp
 8001214:	ea42 0209 	orr.w	r2, r2, r9
      GPIOx->PUPDR = temp;
 8001218:	60c2      	str	r2, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800121a:	00e2      	lsls	r2, r4, #3
 800121c:	d560      	bpl.n	80012e0 <HAL_GPIO_Init+0x180>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121e:	2200      	movs	r2, #0
 8001220:	9203      	str	r2, [sp, #12]
 8001222:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001226:	4a33      	ldr	r2, [pc, #204]	; (80012f4 <HAL_GPIO_Init+0x194>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001228:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800122c:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 8001230:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 8001234:	f023 0903 	bic.w	r9, r3, #3
 8001238:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 800123c:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8001240:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 8001244:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001246:	f003 0a03 	and.w	sl, r3, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124a:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800124c:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001250:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001254:	260f      	movs	r6, #15
 8001256:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800125a:	4290      	cmp	r0, r2
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800125c:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001260:	d012      	beq.n	8001288 <HAL_GPIO_Init+0x128>
 8001262:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001266:	4290      	cmp	r0, r2
 8001268:	d010      	beq.n	800128c <HAL_GPIO_Init+0x12c>
 800126a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800126e:	4290      	cmp	r0, r2
 8001270:	d00e      	beq.n	8001290 <HAL_GPIO_Init+0x130>
 8001272:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001276:	4290      	cmp	r0, r2
 8001278:	d00c      	beq.n	8001294 <HAL_GPIO_Init+0x134>
 800127a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800127e:	4290      	cmp	r0, r2
 8001280:	bf14      	ite	ne
 8001282:	2207      	movne	r2, #7
 8001284:	2204      	moveq	r2, #4
 8001286:	e006      	b.n	8001296 <HAL_GPIO_Init+0x136>
 8001288:	2200      	movs	r2, #0
 800128a:	e004      	b.n	8001296 <HAL_GPIO_Init+0x136>
 800128c:	2201      	movs	r2, #1
 800128e:	e002      	b.n	8001296 <HAL_GPIO_Init+0x136>
 8001290:	2202      	movs	r2, #2
 8001292:	e000      	b.n	8001296 <HAL_GPIO_Init+0x136>
 8001294:	2203      	movs	r2, #3
 8001296:	fa02 f20a 	lsl.w	r2, r2, sl
 800129a:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 800129c:	f8c9 2008 	str.w	r2, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012a0:	683a      	ldr	r2, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 80012a2:	43ee      	mvns	r6, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012a4:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 80012a8:	bf0c      	ite	eq
 80012aa:	4032      	andeq	r2, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 80012ac:	432a      	orrne	r2, r5
        }
        EXTI->IMR = temp;
 80012ae:	f8ce 2000 	str.w	r2, [lr]

        temp = EXTI->EMR;
 80012b2:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012b6:	f414 3f00 	tst.w	r4, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 80012ba:	bf0c      	ite	eq
 80012bc:	4032      	andeq	r2, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 80012be:	432a      	orrne	r2, r5
        }
        EXTI->EMR = temp;
 80012c0:	607a      	str	r2, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012c2:	68ba      	ldr	r2, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012c4:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 80012c8:	bf0c      	ite	eq
 80012ca:	4032      	andeq	r2, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 80012cc:	432a      	orrne	r2, r5
        }
        EXTI->RTSR = temp;
 80012ce:	f8ce 2008 	str.w	r2, [lr, #8]

        temp = EXTI->FTSR;
 80012d2:	f8de 200c 	ldr.w	r2, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012d6:	02a4      	lsls	r4, r4, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 80012d8:	bf54      	ite	pl
 80012da:	4032      	andpl	r2, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80012dc:	432a      	orrmi	r2, r5
        }
        EXTI->FTSR = temp;
 80012de:	60fa      	str	r2, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012e0:	3301      	adds	r3, #1
 80012e2:	2b10      	cmp	r3, #16
 80012e4:	f47f af48 	bne.w	8001178 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 80012e8:	b005      	add	sp, #20
 80012ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012ee:	bf00      	nop
 80012f0:	40013c00 	.word	0x40013c00
 80012f4:	40020000 	.word	0x40020000
 80012f8:	40023800 	.word	0x40023800

080012fc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012fc:	6903      	ldr	r3, [r0, #16]
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80012fe:	4219      	tst	r1, r3
}
 8001300:	bf14      	ite	ne
 8001302:	2001      	movne	r0, #1
 8001304:	2000      	moveq	r0, #0
 8001306:	4770      	bx	lr

08001308 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001308:	b902      	cbnz	r2, 800130c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800130a:	0409      	lsls	r1, r1, #16
 800130c:	6181      	str	r1, [r0, #24]
 800130e:	4770      	bx	lr

08001310 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001310:	6802      	ldr	r2, [r0, #0]
 8001312:	6953      	ldr	r3, [r2, #20]
 8001314:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001318:	d00d      	beq.n	8001336 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800131a:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800131e:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001320:	2304      	movs	r3, #4
 8001322:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8001324:	2220      	movs	r2, #32
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
 8001326:	2300      	movs	r3, #0
 8001328:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800132a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 800132e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
 8001332:	2001      	movs	r0, #1
 8001334:	4770      	bx	lr
  }
  return HAL_OK;
 8001336:	4618      	mov	r0, r3
}
 8001338:	4770      	bx	lr

0800133a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800133a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800133e:	4604      	mov	r4, r0
 8001340:	460e      	mov	r6, r1
 8001342:	4617      	mov	r7, r2
 8001344:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001346:	f3c1 4807 	ubfx	r8, r1, #16, #8
 800134a:	6825      	ldr	r5, [r4, #0]
 800134c:	f1b8 0f01 	cmp.w	r8, #1
 8001350:	bf0c      	ite	eq
 8001352:	6968      	ldreq	r0, [r5, #20]
 8001354:	69a8      	ldrne	r0, [r5, #24]
 8001356:	43c0      	mvns	r0, r0
 8001358:	b280      	uxth	r0, r0
 800135a:	4230      	tst	r0, r6
 800135c:	bf14      	ite	ne
 800135e:	2001      	movne	r0, #1
 8001360:	2000      	moveq	r0, #0
 8001362:	b348      	cbz	r0, 80013b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7e>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001364:	696b      	ldr	r3, [r5, #20]
 8001366:	055a      	lsls	r2, r3, #21
 8001368:	d512      	bpl.n	8001390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x56>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800136a:	682b      	ldr	r3, [r5, #0]
 800136c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001370:	602b      	str	r3, [r5, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001372:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001376:	616b      	str	r3, [r5, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001378:	2304      	movs	r3, #4
 800137a:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 800137c:	2220      	movs	r2, #32

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
 800137e:	2300      	movs	r3, #0
 8001380:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001382:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001386:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 800138a:	2001      	movs	r0, #1
 800138c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001390:	1c7b      	adds	r3, r7, #1
 8001392:	d0da      	beq.n	800134a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001394:	b94f      	cbnz	r7, 80013aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x70>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001396:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001398:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 800139a:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800139c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80013a0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT;
 80013a4:	2003      	movs	r0, #3
 80013a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013aa:	f7ff fc37 	bl	8000c1c <HAL_GetTick>
 80013ae:	ebc9 0000 	rsb	r0, r9, r0
 80013b2:	4287      	cmp	r7, r0
 80013b4:	d2c9      	bcs.n	800134a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 80013b6:	e7ee      	b.n	8001396 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 80013b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080013bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80013bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80013c0:	9d08      	ldr	r5, [sp, #32]
 80013c2:	4604      	mov	r4, r0
 80013c4:	460e      	mov	r6, r1
 80013c6:	4690      	mov	r8, r2
 80013c8:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80013ca:	f3c1 4907 	ubfx	r9, r1, #16, #8
 80013ce:	6823      	ldr	r3, [r4, #0]
 80013d0:	f1b9 0f01 	cmp.w	r9, #1
 80013d4:	bf0c      	ite	eq
 80013d6:	6958      	ldreq	r0, [r3, #20]
 80013d8:	6998      	ldrne	r0, [r3, #24]
 80013da:	43c0      	mvns	r0, r0
 80013dc:	b280      	uxth	r0, r0
 80013de:	4230      	tst	r0, r6
 80013e0:	bf0c      	ite	eq
 80013e2:	2301      	moveq	r3, #1
 80013e4:	2300      	movne	r3, #0
 80013e6:	4543      	cmp	r3, r8
 80013e8:	d114      	bne.n	8001414 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80013ea:	1c7b      	adds	r3, r7, #1
 80013ec:	d0ef      	beq.n	80013ce <I2C_WaitOnFlagUntilTimeout+0x12>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013ee:	b95f      	cbnz	r7, 8001408 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80013f0:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80013f2:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80013f4:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80013f6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80013fa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80013fe:	2003      	movs	r0, #3
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001400:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001404:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001408:	f7ff fc08 	bl	8000c1c <HAL_GetTick>
 800140c:	1b40      	subs	r0, r0, r5
 800140e:	4287      	cmp	r7, r0
 8001410:	d2dd      	bcs.n	80013ce <I2C_WaitOnFlagUntilTimeout+0x12>
 8001412:	e7ed      	b.n	80013f0 <I2C_WaitOnFlagUntilTimeout+0x34>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 8001414:	2000      	movs	r0, #0
}
 8001416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800141a <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 800141a:	b570      	push	{r4, r5, r6, lr}
 800141c:	4604      	mov	r4, r0
 800141e:	460d      	mov	r5, r1
 8001420:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001422:	6823      	ldr	r3, [r4, #0]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	061b      	lsls	r3, r3, #24
 8001428:	d419      	bmi.n	800145e <I2C_WaitOnTXEFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800142a:	4620      	mov	r0, r4
 800142c:	f7ff ff70 	bl	8001310 <I2C_IsAcknowledgeFailed>
 8001430:	b9b8      	cbnz	r0, 8001462 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001432:	1c6a      	adds	r2, r5, #1
 8001434:	d0f5      	beq.n	8001422 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001436:	b965      	cbnz	r5, 8001452 <I2C_WaitOnTXEFlagUntilTimeout+0x38>
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001438:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800143a:	f043 0320 	orr.w	r3, r3, #32
 800143e:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001440:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 8001442:	2300      	movs	r3, #0
 8001444:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001446:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800144a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800144e:	2003      	movs	r0, #3
 8001450:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001452:	f7ff fbe3 	bl	8000c1c <HAL_GetTick>
 8001456:	1b80      	subs	r0, r0, r6
 8001458:	4285      	cmp	r5, r0
 800145a:	d2e2      	bcs.n	8001422 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 800145c:	e7ec      	b.n	8001438 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 800145e:	2000      	movs	r0, #0
 8001460:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 8001462:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8001464:	bd70      	pop	{r4, r5, r6, pc}
	...

08001468 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001468:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800146c:	4698      	mov	r8, r3
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800146e:	6803      	ldr	r3, [r0, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001470:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001472:	4616      	mov	r6, r2
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800147a:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001482:	601a      	str	r2, [r3, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001484:	460f      	mov	r7, r1

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001486:	9500      	str	r5, [sp, #0]
 8001488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800148a:	2200      	movs	r2, #0
 800148c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001490:	4604      	mov	r4, r0

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001492:	f7ff ff93 	bl	80013bc <I2C_WaitOnFlagUntilTimeout>
 8001496:	2800      	cmp	r0, #0
 8001498:	d136      	bne.n	8001508 <I2C_RequestMemoryRead+0xa0>
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800149a:	6823      	ldr	r3, [r4, #0]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800149c:	492d      	ldr	r1, [pc, #180]	; (8001554 <I2C_RequestMemoryRead+0xec>)
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800149e:	b2ff      	uxtb	r7, r7
 80014a0:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 80014a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80014a6:	4620      	mov	r0, r4
 80014a8:	462b      	mov	r3, r5
 80014aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80014ac:	f7ff ff45 	bl	800133a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80014b0:	b118      	cbz	r0, 80014ba <I2C_RequestMemoryRead+0x52>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014b4:	2b04      	cmp	r3, #4
 80014b6:	d127      	bne.n	8001508 <I2C_RequestMemoryRead+0xa0>
 80014b8:	e030      	b.n	800151c <I2C_RequestMemoryRead+0xb4>
      return HAL_TIMEOUT;
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014ba:	6823      	ldr	r3, [r4, #0]
 80014bc:	9003      	str	r0, [sp, #12]
 80014be:	695a      	ldr	r2, [r3, #20]
 80014c0:	9203      	str	r2, [sp, #12]
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	9303      	str	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014c6:	462a      	mov	r2, r5
 80014c8:	990a      	ldr	r1, [sp, #40]	; 0x28
      return HAL_TIMEOUT;
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014ca:	9b03      	ldr	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014cc:	4620      	mov	r0, r4
 80014ce:	f7ff ffa4 	bl	800141a <I2C_WaitOnTXEFlagUntilTimeout>
 80014d2:	b9d8      	cbnz	r0, 800150c <I2C_RequestMemoryRead+0xa4>
      return HAL_TIMEOUT;
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80014d4:	f1b8 0f01 	cmp.w	r8, #1
 80014d8:	6823      	ldr	r3, [r4, #0]
 80014da:	d121      	bne.n	8001520 <I2C_RequestMemoryRead+0xb8>
        return HAL_TIMEOUT;
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80014dc:	b2f6      	uxtb	r6, r6
 80014de:	611e      	str	r6, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014e0:	462a      	mov	r2, r5
 80014e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80014e4:	4620      	mov	r0, r4
 80014e6:	f7ff ff98 	bl	800141a <I2C_WaitOnTXEFlagUntilTimeout>
 80014ea:	4602      	mov	r2, r0
 80014ec:	b970      	cbnz	r0, 800150c <I2C_RequestMemoryRead+0xa4>
      return HAL_TIMEOUT;
    }
  }

  /* Generate Restart */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80014ee:	6821      	ldr	r1, [r4, #0]
 80014f0:	680b      	ldr	r3, [r1, #0]
 80014f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014f6:	600b      	str	r3, [r1, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80014f8:	4620      	mov	r0, r4
 80014fa:	9500      	str	r5, [sp, #0]
 80014fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80014fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001502:	f7ff ff5b 	bl	80013bc <I2C_WaitOnFlagUntilTimeout>
 8001506:	b1b0      	cbz	r0, 8001536 <I2C_RequestMemoryRead+0xce>
    {
      return HAL_ERROR;
    }
    else
    {
      return HAL_TIMEOUT;
 8001508:	2003      	movs	r0, #3
 800150a:	e020      	b.n	800154e <I2C_RequestMemoryRead+0xe6>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800150c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800150e:	2b04      	cmp	r3, #4
 8001510:	d1fa      	bne.n	8001508 <I2C_RequestMemoryRead+0xa0>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001512:	6822      	ldr	r2, [r4, #0]
 8001514:	6813      	ldr	r3, [r2, #0]
 8001516:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800151a:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 800151c:	2001      	movs	r0, #1
 800151e:	e016      	b.n	800154e <I2C_RequestMemoryRead+0xe6>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001520:	0a32      	lsrs	r2, r6, #8
 8001522:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001524:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001526:	462a      	mov	r2, r5
 8001528:	4620      	mov	r0, r4
 800152a:	f7ff ff76 	bl	800141a <I2C_WaitOnTXEFlagUntilTimeout>
 800152e:	2800      	cmp	r0, #0
 8001530:	d1ec      	bne.n	800150c <I2C_RequestMemoryRead+0xa4>
        return HAL_TIMEOUT;
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	e7d2      	b.n	80014dc <I2C_RequestMemoryRead+0x74>
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001536:	6823      	ldr	r3, [r4, #0]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001538:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800153a:	4906      	ldr	r1, [pc, #24]	; (8001554 <I2C_RequestMemoryRead+0xec>)
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800153c:	f047 0701 	orr.w	r7, r7, #1
 8001540:	611f      	str	r7, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001542:	4620      	mov	r0, r4
 8001544:	462b      	mov	r3, r5
 8001546:	f7ff fef8 	bl	800133a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800154a:	2800      	cmp	r0, #0
 800154c:	d1b1      	bne.n	80014b2 <I2C_RequestMemoryRead+0x4a>
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}
 800154e:	b004      	add	sp, #16
 8001550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001554:	00010002 	.word	0x00010002

08001558 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8001558:	b570      	push	{r4, r5, r6, lr}
 800155a:	4604      	mov	r4, r0
 800155c:	460d      	mov	r5, r1
 800155e:	4616      	mov	r6, r2

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001560:	6820      	ldr	r0, [r4, #0]
 8001562:	6943      	ldr	r3, [r0, #20]
 8001564:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001568:	d121      	bne.n	80015ae <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800156a:	6942      	ldr	r2, [r0, #20]
 800156c:	06d2      	lsls	r2, r2, #27
 800156e:	d50b      	bpl.n	8001588 <I2C_WaitOnRXNEFlagUntilTimeout+0x30>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001570:	f06f 0210 	mvn.w	r2, #16
 8001574:	6142      	str	r2, [r0, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001576:	2220      	movs	r2, #32
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001578:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800157a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
 800157e:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8001580:	2001      	movs	r0, #1
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001582:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8001586:	bd70      	pop	{r4, r5, r6, pc}
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001588:	b95d      	cbnz	r5, 80015a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800158a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800158c:	f043 0320 	orr.w	r3, r3, #32
 8001590:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001592:	2320      	movs	r3, #32
 8001594:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001598:	2300      	movs	r3, #0
 800159a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 800159e:	2003      	movs	r0, #3
 80015a0:	bd70      	pop	{r4, r5, r6, pc}

      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80015a2:	f7ff fb3b 	bl	8000c1c <HAL_GetTick>
 80015a6:	1b80      	subs	r0, r0, r6
 80015a8:	4285      	cmp	r5, r0
 80015aa:	d2d9      	bcs.n	8001560 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 80015ac:	e7ed      	b.n	800158a <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80015ae:	2000      	movs	r0, #0
}
 80015b0:	bd70      	pop	{r4, r5, r6, pc}

080015b2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80015b2:	b570      	push	{r4, r5, r6, lr}
 80015b4:	4604      	mov	r4, r0
 80015b6:	460d      	mov	r5, r1
 80015b8:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80015ba:	6823      	ldr	r3, [r4, #0]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	075b      	lsls	r3, r3, #29
 80015c0:	d419      	bmi.n	80015f6 <I2C_WaitOnBTFFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80015c2:	4620      	mov	r0, r4
 80015c4:	f7ff fea4 	bl	8001310 <I2C_IsAcknowledgeFailed>
 80015c8:	b9b8      	cbnz	r0, 80015fa <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80015ca:	1c6a      	adds	r2, r5, #1
 80015cc:	d0f5      	beq.n	80015ba <I2C_WaitOnBTFFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80015ce:	b965      	cbnz	r5, 80015ea <I2C_WaitOnBTFFlagUntilTimeout+0x38>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015d2:	f043 0320 	orr.w	r3, r3, #32
 80015d6:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80015d8:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 80015da:	2300      	movs	r3, #0
 80015dc:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015de:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80015e2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015e6:	2003      	movs	r0, #3
 80015e8:	bd70      	pop	{r4, r5, r6, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80015ea:	f7ff fb17 	bl	8000c1c <HAL_GetTick>
 80015ee:	1b80      	subs	r0, r0, r6
 80015f0:	4285      	cmp	r5, r0
 80015f2:	d2e2      	bcs.n	80015ba <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 80015f4:	e7ec      	b.n	80015d0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80015f6:	2000      	movs	r0, #0
 80015f8:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 80015fa:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 80015fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08001600 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001600:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001602:	4604      	mov	r4, r0
 8001604:	2800      	cmp	r0, #0
 8001606:	d063      	beq.n	80016d0 <HAL_I2C_Init+0xd0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001608:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800160c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001610:	b91b      	cbnz	r3, 800161a <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001612:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001616:	f002 fbd5 	bl	8003dc4 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800161a:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800161c:	4d2d      	ldr	r5, [pc, #180]	; (80016d4 <HAL_I2C_Init+0xd4>)
    hi2c->Lock = HAL_UNLOCKED;
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800161e:	2324      	movs	r3, #36	; 0x24
 8001620:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001624:	6813      	ldr	r3, [r2, #0]
 8001626:	f023 0301 	bic.w	r3, r3, #1
 800162a:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800162c:	f000 fcc4 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001630:	6863      	ldr	r3, [r4, #4]
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001632:	6822      	ldr	r2, [r4, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001634:	4928      	ldr	r1, [pc, #160]	; (80016d8 <HAL_I2C_Init+0xd8>)
 8001636:	fbb0 f1f1 	udiv	r1, r0, r1
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800163a:	42ab      	cmp	r3, r5
 800163c:	462e      	mov	r6, r5
 800163e:	bf88      	it	hi
 8001640:	f44f 7596 	movhi.w	r5, #300	; 0x12c
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001644:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001646:	bf82      	ittt	hi
 8001648:	4369      	mulhi	r1, r5
 800164a:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 800164e:	fbb1 f1f5 	udivhi	r1, r1, r5

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001652:	42b3      	cmp	r3, r6
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001654:	f101 0101 	add.w	r1, r1, #1
 8001658:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800165a:	d808      	bhi.n	800166e <HAL_I2C_Init+0x6e>
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001662:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001666:	2b03      	cmp	r3, #3
 8001668:	bf98      	it	ls
 800166a:	2004      	movls	r0, #4
 800166c:	e016      	b.n	800169c <HAL_I2C_Init+0x9c>
 800166e:	68a1      	ldr	r1, [r4, #8]
 8001670:	b949      	cbnz	r1, 8001686 <HAL_I2C_Init+0x86>
 8001672:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001676:	fbb0 f0f3 	udiv	r0, r0, r3
 800167a:	f3c0 030b 	ubfx	r3, r0, #0, #12
 800167e:	b163      	cbz	r3, 800169a <HAL_I2C_Init+0x9a>
 8001680:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001684:	e00a      	b.n	800169c <HAL_I2C_Init+0x9c>
 8001686:	2119      	movs	r1, #25
 8001688:	434b      	muls	r3, r1
 800168a:	fbb0 f0f3 	udiv	r0, r0, r3
 800168e:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001692:	b113      	cbz	r3, 800169a <HAL_I2C_Init+0x9a>
 8001694:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001698:	e000      	b.n	800169c <HAL_I2C_Init+0x9c>
 800169a:	2001      	movs	r0, #1

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800169c:	69e1      	ldr	r1, [r4, #28]
 800169e:	6a23      	ldr	r3, [r4, #32]
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80016a0:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80016a2:	430b      	orrs	r3, r1
 80016a4:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80016a6:	6921      	ldr	r1, [r4, #16]
 80016a8:	68e3      	ldr	r3, [r4, #12]
 80016aa:	430b      	orrs	r3, r1
 80016ac:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80016ae:	6961      	ldr	r1, [r4, #20]
 80016b0:	69a3      	ldr	r3, [r4, #24]
 80016b2:	430b      	orrs	r3, r1
 80016b4:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016b6:	6813      	ldr	r3, [r2, #0]
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016be:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80016c0:	2320      	movs	r3, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016c2:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80016c4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80016c8:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016ca:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 80016ce:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 80016d0:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 80016d2:	bd70      	pop	{r4, r5, r6, pc}
 80016d4:	000186a0 	.word	0x000186a0
 80016d8:	000f4240 	.word	0x000f4240

080016dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016dc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80016e0:	4604      	mov	r4, r0
 80016e2:	461f      	mov	r7, r3
 80016e4:	460d      	mov	r5, r1
 80016e6:	4690      	mov	r8, r2
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80016e8:	f7ff fa98 	bl	8000c1c <HAL_GetTick>

  if(hi2c->State == HAL_I2C_STATE_READY)
 80016ec:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80016f0:	2b20      	cmp	r3, #32
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80016f2:	4606      	mov	r6, r0

  if(hi2c->State == HAL_I2C_STATE_READY)
 80016f4:	d001      	beq.n	80016fa <HAL_I2C_Master_Transmit+0x1e>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80016f6:	2502      	movs	r5, #2
 80016f8:	e0bd      	b.n	8001876 <HAL_I2C_Master_Transmit+0x19a>
  tickstart = HAL_GetTick();

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80016fa:	9000      	str	r0, [sp, #0]
 80016fc:	2319      	movs	r3, #25
 80016fe:	2201      	movs	r2, #1
 8001700:	495f      	ldr	r1, [pc, #380]	; (8001880 <HAL_I2C_Master_Transmit+0x1a4>)
 8001702:	4620      	mov	r0, r4
 8001704:	f7ff fe5a 	bl	80013bc <I2C_WaitOnFlagUntilTimeout>
 8001708:	2800      	cmp	r0, #0
 800170a:	d1f4      	bne.n	80016f6 <HAL_I2C_Master_Transmit+0x1a>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800170c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001710:	2b01      	cmp	r3, #1
 8001712:	d0f0      	beq.n	80016f6 <HAL_I2C_Master_Transmit+0x1a>
 8001714:	2301      	movs	r3, #1
 8001716:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800171a:	6823      	ldr	r3, [r4, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	07d2      	lsls	r2, r2, #31
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001720:	bf5e      	ittt	pl
 8001722:	681a      	ldrpl	r2, [r3, #0]
 8001724:	f042 0201 	orrpl.w	r2, r2, #1
 8001728:	601a      	strpl	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001730:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001732:	2221      	movs	r2, #33	; 0x21
 8001734:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001738:	2210      	movs	r2, #16
 800173a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800173e:	2200      	movs	r2, #0
 8001740:	6422      	str	r2, [r4, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001742:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 8001746:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001748:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800174a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800174c:	8522      	strh	r2, [r4, #40]	; 0x28
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800174e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001750:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001754:	2a04      	cmp	r2, #4
 8001756:	d007      	beq.n	8001768 <HAL_I2C_Master_Transmit+0x8c>
 8001758:	2a01      	cmp	r2, #1
 800175a:	d005      	beq.n	8001768 <HAL_I2C_Master_Transmit+0x8c>
 800175c:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001760:	d002      	beq.n	8001768 <HAL_I2C_Master_Transmit+0x8c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001762:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001764:	2a12      	cmp	r2, #18
 8001766:	d103      	bne.n	8001770 <HAL_I2C_Master_Transmit+0x94>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800176e:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001770:	9600      	str	r6, [sp, #0]
 8001772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001774:	2200      	movs	r2, #0
 8001776:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800177a:	4620      	mov	r0, r4
 800177c:	f7ff fe1e 	bl	80013bc <I2C_WaitOnFlagUntilTimeout>
 8001780:	bb10      	cbnz	r0, 80017c8 <HAL_I2C_Master_Transmit+0xec>
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001782:	6923      	ldr	r3, [r4, #16]
 8001784:	6822      	ldr	r2, [r4, #0]
 8001786:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800178a:	d103      	bne.n	8001794 <HAL_I2C_Master_Transmit+0xb8>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800178c:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8001790:	6115      	str	r5, [r2, #16]
 8001792:	e00f      	b.n	80017b4 <HAL_I2C_Master_Transmit+0xd8>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001794:	11eb      	asrs	r3, r5, #7
 8001796:	f003 0306 	and.w	r3, r3, #6
 800179a:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800179e:	6113      	str	r3, [r2, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80017a0:	4938      	ldr	r1, [pc, #224]	; (8001884 <HAL_I2C_Master_Transmit+0x1a8>)
 80017a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80017a4:	4633      	mov	r3, r6
 80017a6:	4620      	mov	r0, r4
 80017a8:	f7ff fdc7 	bl	800133a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80017ac:	b958      	cbnz	r0, 80017c6 <HAL_I2C_Master_Transmit+0xea>
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80017ae:	6823      	ldr	r3, [r4, #0]
 80017b0:	b2ed      	uxtb	r5, r5
 80017b2:	611d      	str	r5, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80017b4:	4633      	mov	r3, r6
 80017b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80017b8:	4933      	ldr	r1, [pc, #204]	; (8001888 <HAL_I2C_Master_Transmit+0x1ac>)
 80017ba:	4620      	mov	r0, r4
 80017bc:	f7ff fdbd 	bl	800133a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80017c0:	4605      	mov	r5, r0
 80017c2:	2800      	cmp	r0, #0
 80017c4:	d036      	beq.n	8001834 <HAL_I2C_Master_Transmit+0x158>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hi2c->XferSize    = hi2c->XferCount;

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	f04f 0300 	mov.w	r3, #0
 80017d0:	d102      	bne.n	80017d8 <HAL_I2C_Master_Transmit+0xfc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017d2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 80017d6:	e02b      	b.n	8001830 <HAL_I2C_Master_Transmit+0x154>
        return HAL_ERROR;
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017d8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
          return HAL_ERROR;
        }
        else
        {
          return HAL_TIMEOUT;
 80017dc:	2503      	movs	r5, #3
 80017de:	e04a      	b.n	8001876 <HAL_I2C_Master_Transmit+0x19a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80017e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80017e2:	6820      	ldr	r0, [r4, #0]
      hi2c->XferCount--;
      hi2c->XferSize--;
 80017e4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80017e6:	1c4b      	adds	r3, r1, #1
 80017e8:	6263      	str	r3, [r4, #36]	; 0x24
 80017ea:	780b      	ldrb	r3, [r1, #0]
 80017ec:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 80017ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017f0:	3b01      	subs	r3, #1
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80017f6:	6947      	ldr	r7, [r0, #20]
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
      hi2c->XferCount--;
      hi2c->XferSize--;
 80017f8:	1e53      	subs	r3, r2, #1
 80017fa:	b29b      	uxth	r3, r3

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80017fc:	077f      	lsls	r7, r7, #29
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
      hi2c->XferCount--;
      hi2c->XferSize--;
 80017fe:	8523      	strh	r3, [r4, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001800:	d420      	bmi.n	8001844 <HAL_I2C_Master_Transmit+0x168>
        hi2c->XferCount--;
        hi2c->XferSize--;
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001802:	4632      	mov	r2, r6
 8001804:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001806:	4620      	mov	r0, r4
 8001808:	f7ff fed3 	bl	80015b2 <I2C_WaitOnBTFFlagUntilTimeout>
 800180c:	b940      	cbnz	r0, 8001820 <HAL_I2C_Master_Transmit+0x144>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(hi2c->XferSize > 0U)
 800180e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001810:	b32b      	cbz	r3, 800185e <HAL_I2C_Master_Transmit+0x182>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001812:	4632      	mov	r2, r6
 8001814:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001816:	4620      	mov	r0, r4
 8001818:	f7ff fdff 	bl	800141a <I2C_WaitOnTXEFlagUntilTimeout>
 800181c:	2800      	cmp	r0, #0
 800181e:	d0df      	beq.n	80017e0 <HAL_I2C_Master_Transmit+0x104>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001820:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001822:	2b04      	cmp	r3, #4
 8001824:	d1da      	bne.n	80017dc <HAL_I2C_Master_Transmit+0x100>
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001826:	6822      	ldr	r2, [r4, #0]
 8001828:	6813      	ldr	r3, [r2, #0]
 800182a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800182e:	6013      	str	r3, [r2, #0]
          return HAL_ERROR;
 8001830:	2501      	movs	r5, #1
 8001832:	e020      	b.n	8001876 <HAL_I2C_Master_Transmit+0x19a>
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001834:	6823      	ldr	r3, [r4, #0]
 8001836:	9003      	str	r0, [sp, #12]
 8001838:	695a      	ldr	r2, [r3, #20]
 800183a:	9203      	str	r2, [sp, #12]
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	9303      	str	r3, [sp, #12]
 8001840:	9b03      	ldr	r3, [sp, #12]

    while(hi2c->XferSize > 0U)
 8001842:	e7e4      	b.n	800180e <HAL_I2C_Master_Transmit+0x132>
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
      hi2c->XferCount--;
      hi2c->XferSize--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001844:	2b00      	cmp	r3, #0
 8001846:	d0dc      	beq.n	8001802 <HAL_I2C_Master_Transmit+0x126>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001848:	1c8b      	adds	r3, r1, #2
 800184a:	6263      	str	r3, [r4, #36]	; 0x24
 800184c:	784b      	ldrb	r3, [r1, #1]
 800184e:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8001850:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001852:	3b01      	subs	r3, #1
 8001854:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8001856:	3a02      	subs	r2, #2

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
        hi2c->XferCount--;
 8001858:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 800185a:	8522      	strh	r2, [r4, #40]	; 0x28
 800185c:	e7d1      	b.n	8001802 <HAL_I2C_Master_Transmit+0x126>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800185e:	6821      	ldr	r1, [r4, #0]
 8001860:	680a      	ldr	r2, [r1, #0]
 8001862:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001866:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001868:	2220      	movs	r2, #32
 800186a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800186e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001872:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001876:	4628      	mov	r0, r5
 8001878:	b004      	add	sp, #16
 800187a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800187e:	bf00      	nop
 8001880:	00100002 	.word	0x00100002
 8001884:	00010008 	.word	0x00010008
 8001888:	00010002 	.word	0x00010002

0800188c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800188c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001890:	4604      	mov	r4, r0
 8001892:	b086      	sub	sp, #24
 8001894:	469a      	mov	sl, r3
 8001896:	460d      	mov	r5, r1
 8001898:	4691      	mov	r9, r2
 800189a:	9f10      	ldr	r7, [sp, #64]	; 0x40
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800189c:	f7ff f9be 	bl	8000c1c <HAL_GetTick>
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80018a0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80018a4:	2b20      	cmp	r3, #32
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80018a6:	4606      	mov	r6, r0
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80018a8:	d001      	beq.n	80018ae <HAL_I2C_Mem_Read+0x22>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80018aa:	2502      	movs	r5, #2
 80018ac:	e0f3      	b.n	8001a96 <HAL_I2C_Mem_Read+0x20a>
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80018ae:	9000      	str	r0, [sp, #0]
 80018b0:	2319      	movs	r3, #25
 80018b2:	2201      	movs	r2, #1
 80018b4:	497a      	ldr	r1, [pc, #488]	; (8001aa0 <HAL_I2C_Mem_Read+0x214>)
 80018b6:	4620      	mov	r0, r4
 80018b8:	f7ff fd80 	bl	80013bc <I2C_WaitOnFlagUntilTimeout>
 80018bc:	2800      	cmp	r0, #0
 80018be:	d1f4      	bne.n	80018aa <HAL_I2C_Mem_Read+0x1e>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018c0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d0f0      	beq.n	80018aa <HAL_I2C_Mem_Read+0x1e>
 80018c8:	2301      	movs	r3, #1
 80018ca:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018ce:	6823      	ldr	r3, [r4, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	07d2      	lsls	r2, r2, #31
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80018d4:	bf5e      	ittt	pl
 80018d6:	681a      	ldrpl	r2, [r3, #0]
 80018d8:	f042 0201 	orrpl.w	r2, r2, #1
 80018dc:	601a      	strpl	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018e4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80018e6:	2322      	movs	r3, #34	; 0x22
 80018e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018ec:	2340      	movs	r3, #64	; 0x40
 80018ee:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80018f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80018f4:	6263      	str	r3, [r4, #36]	; 0x24
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode      = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018f6:	f04f 0800 	mov.w	r8, #0

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 80018fa:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode      = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018fe:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 8001902:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001904:	4b67      	ldr	r3, [pc, #412]	; (8001aa4 <HAL_I2C_Mem_Read+0x218>)
 8001906:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001908:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800190a:	8523      	strh	r3, [r4, #40]	; 0x28

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800190c:	4629      	mov	r1, r5
 800190e:	9601      	str	r6, [sp, #4]
 8001910:	9700      	str	r7, [sp, #0]
 8001912:	4653      	mov	r3, sl
 8001914:	464a      	mov	r2, r9
 8001916:	4620      	mov	r0, r4
 8001918:	f7ff fda6 	bl	8001468 <I2C_RequestMemoryRead>
 800191c:	4605      	mov	r5, r0
 800191e:	b128      	cbz	r0, 800192c <HAL_I2C_Mem_Read+0xa0>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001920:	6c23      	ldr	r3, [r4, #64]	; 0x40
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001922:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
    hi2c->XferSize    = hi2c->XferCount;

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001926:	2b04      	cmp	r3, #4
 8001928:	d172      	bne.n	8001a10 <HAL_I2C_Mem_Read+0x184>
 800192a:	e073      	b.n	8001a14 <HAL_I2C_Mem_Read+0x188>
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    if(hi2c->XferSize == 0U)
 800192c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800192e:	6823      	ldr	r3, [r4, #0]
 8001930:	b952      	cbnz	r2, 8001948 <HAL_I2C_Mem_Read+0xbc>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001932:	9002      	str	r0, [sp, #8]
 8001934:	695a      	ldr	r2, [r3, #20]
 8001936:	9202      	str	r2, [sp, #8]
 8001938:	699a      	ldr	r2, [r3, #24]
 800193a:	9202      	str	r2, [sp, #8]
 800193c:	9a02      	ldr	r2, [sp, #8]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	e09e      	b.n	8001a86 <HAL_I2C_Mem_Read+0x1fa>
    }
    else if(hi2c->XferSize == 1U)
 8001948:	2a01      	cmp	r2, #1
 800194a:	d10e      	bne.n	800196a <HAL_I2C_Mem_Read+0xde>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001952:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001954:	9003      	str	r0, [sp, #12]
 8001956:	695a      	ldr	r2, [r3, #20]
 8001958:	9203      	str	r2, [sp, #12]
 800195a:	699a      	ldr	r2, [r3, #24]
 800195c:	9203      	str	r2, [sp, #12]
 800195e:	9a03      	ldr	r2, [sp, #12]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	e041      	b.n	80019ee <HAL_I2C_Mem_Read+0x162>
    }
    else if(hi2c->XferSize == 2U)
 800196a:	2a02      	cmp	r2, #2
 800196c:	d10e      	bne.n	800198c <HAL_I2C_Mem_Read+0x100>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001974:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800197c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800197e:	9004      	str	r0, [sp, #16]
 8001980:	695a      	ldr	r2, [r3, #20]
 8001982:	9204      	str	r2, [sp, #16]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	9304      	str	r3, [sp, #16]
 8001988:	9b04      	ldr	r3, [sp, #16]
 800198a:	e030      	b.n	80019ee <HAL_I2C_Mem_Read+0x162>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800198c:	9005      	str	r0, [sp, #20]
 800198e:	695a      	ldr	r2, [r3, #20]
 8001990:	9205      	str	r2, [sp, #20]
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	9305      	str	r3, [sp, #20]
 8001996:	9b05      	ldr	r3, [sp, #20]
 8001998:	e029      	b.n	80019ee <HAL_I2C_Mem_Read+0x162>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 800199a:	2b02      	cmp	r3, #2
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800199c:	9600      	str	r6, [sp, #0]
 800199e:	463b      	mov	r3, r7
 80019a0:	f04f 0200 	mov.w	r2, #0
 80019a4:	4940      	ldr	r1, [pc, #256]	; (8001aa8 <HAL_I2C_Mem_Read+0x21c>)
 80019a6:	4620      	mov	r0, r4
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 80019a8:	d136      	bne.n	8001a18 <HAL_I2C_Mem_Read+0x18c>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80019aa:	f7ff fd07 	bl	80013bc <I2C_WaitOnFlagUntilTimeout>
 80019ae:	2800      	cmp	r0, #0
 80019b0:	d12e      	bne.n	8001a10 <HAL_I2C_Mem_Read+0x184>
          {
            return HAL_TIMEOUT;
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80019b2:	6823      	ldr	r3, [r4, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80019bc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	1c51      	adds	r1, r2, #1
 80019c2:	6261      	str	r1, [r4, #36]	; 0x24
 80019c4:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 80019c6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019c8:	3b01      	subs	r3, #1
 80019ca:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80019cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019ce:	3b01      	subs	r3, #1
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	8563      	strh	r3, [r4, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80019d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	6262      	str	r2, [r4, #36]	; 0x24
 80019da:	6822      	ldr	r2, [r4, #0]
        hi2c->XferCount--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80019dc:	6912      	ldr	r2, [r2, #16]
 80019de:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80019e0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019e2:	3b01      	subs	r3, #1
 80019e4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80019e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019e8:	3b01      	subs	r3, #1
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	8563      	strh	r3, [r4, #42]	; 0x2a
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }

    while(hi2c->XferSize > 0U)
 80019ee:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d048      	beq.n	8001a86 <HAL_I2C_Mem_Read+0x1fa>
    {
      if(hi2c->XferSize <= 3U)
 80019f4:	2b03      	cmp	r3, #3
 80019f6:	d82a      	bhi.n	8001a4e <HAL_I2C_Mem_Read+0x1c2>
      {
        /* One byte */
        if(hi2c->XferSize== 1U)
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d1ce      	bne.n	800199a <HAL_I2C_Mem_Read+0x10e>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80019fc:	4632      	mov	r2, r6
 80019fe:	4639      	mov	r1, r7
 8001a00:	4620      	mov	r0, r4
 8001a02:	f7ff fda9 	bl	8001558 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001a06:	2800      	cmp	r0, #0
 8001a08:	d0e4      	beq.n	80019d4 <HAL_I2C_Mem_Read+0x148>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001a0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001a0c:	2b20      	cmp	r3, #32
 8001a0e:	d101      	bne.n	8001a14 <HAL_I2C_Mem_Read+0x188>
            {
              return HAL_TIMEOUT;
 8001a10:	2503      	movs	r5, #3
 8001a12:	e040      	b.n	8001a96 <HAL_I2C_Mem_Read+0x20a>
            }
            else
            {
              return HAL_ERROR;
 8001a14:	2501      	movs	r5, #1
 8001a16:	e03e      	b.n	8001a96 <HAL_I2C_Mem_Read+0x20a>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a18:	f7ff fcd0 	bl	80013bc <I2C_WaitOnFlagUntilTimeout>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	2800      	cmp	r0, #0
 8001a20:	d1f6      	bne.n	8001a10 <HAL_I2C_Mem_Read+0x184>
          {
            return HAL_TIMEOUT;
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	6819      	ldr	r1, [r3, #0]
 8001a26:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001a2a:	6019      	str	r1, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001a2c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	1c48      	adds	r0, r1, #1
 8001a32:	6260      	str	r0, [r4, #36]	; 0x24
 8001a34:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8001a36:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a38:	9600      	str	r6, [sp, #0]
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001a3e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a40:	4919      	ldr	r1, [pc, #100]	; (8001aa8 <HAL_I2C_Mem_Read+0x21c>)
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;
 8001a42:	3b01      	subs	r3, #1
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	8563      	strh	r3, [r4, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a48:	4620      	mov	r0, r4
 8001a4a:	463b      	mov	r3, r7
 8001a4c:	e7ad      	b.n	80019aa <HAL_I2C_Mem_Read+0x11e>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a4e:	4632      	mov	r2, r6
 8001a50:	4639      	mov	r1, r7
 8001a52:	4620      	mov	r0, r4
 8001a54:	f7ff fd80 	bl	8001558 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001a58:	2800      	cmp	r0, #0
 8001a5a:	d1d6      	bne.n	8001a0a <HAL_I2C_Mem_Read+0x17e>
            return HAL_ERROR;
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001a5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a5e:	1c5a      	adds	r2, r3, #1
 8001a60:	6262      	str	r2, [r4, #36]	; 0x24
 8001a62:	6822      	ldr	r2, [r4, #0]
 8001a64:	6912      	ldr	r2, [r2, #16]
 8001a66:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001a68:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001a6a:	6822      	ldr	r2, [r4, #0]
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
        hi2c->XferSize--;
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001a70:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a72:	3b01      	subs	r3, #1
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	8563      	strh	r3, [r4, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001a78:	6953      	ldr	r3, [r2, #20]
 8001a7a:	075b      	lsls	r3, r3, #29
 8001a7c:	d5b7      	bpl.n	80019ee <HAL_I2C_Mem_Read+0x162>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001a7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a80:	1c59      	adds	r1, r3, #1
 8001a82:	6261      	str	r1, [r4, #36]	; 0x24
 8001a84:	e7aa      	b.n	80019dc <HAL_I2C_Mem_Read+0x150>
          hi2c->XferCount--;
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001a86:	2320      	movs	r3, #32
 8001a88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a92:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001a96:	4628      	mov	r0, r5
 8001a98:	b006      	add	sp, #24
 8001a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a9e:	bf00      	nop
 8001aa0:	00100002 	.word	0x00100002
 8001aa4:	ffff0000 	.word	0xffff0000
 8001aa8:	00010004 	.word	0x00010004

08001aac <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aac:	6803      	ldr	r3, [r0, #0]
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aae:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001ab2:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ab4:	07d8      	lsls	r0, r3, #31
 8001ab6:	d403      	bmi.n	8001ac0 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ab8:	6823      	ldr	r3, [r4, #0]
 8001aba:	0799      	lsls	r1, r3, #30
 8001abc:	d44b      	bmi.n	8001b56 <HAL_RCC_OscConfig+0xaa>
 8001abe:	e09b      	b.n	8001bf8 <HAL_RCC_OscConfig+0x14c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ac0:	4b8c      	ldr	r3, [pc, #560]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	f002 020c 	and.w	r2, r2, #12
 8001ac8:	2a04      	cmp	r2, #4
 8001aca:	d007      	beq.n	8001adc <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001acc:	689a      	ldr	r2, [r3, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ace:	f002 020c 	and.w	r2, r2, #12
 8001ad2:	2a08      	cmp	r2, #8
 8001ad4:	d10b      	bne.n	8001aee <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	025a      	lsls	r2, r3, #9
 8001ada:	d508      	bpl.n	8001aee <HAL_RCC_OscConfig+0x42>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001adc:	4b85      	ldr	r3, [pc, #532]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	039b      	lsls	r3, r3, #14
 8001ae2:	d5e9      	bpl.n	8001ab8 <HAL_RCC_OscConfig+0xc>
 8001ae4:	6863      	ldr	r3, [r4, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1e6      	bne.n	8001ab8 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8001aea:	2001      	movs	r0, #1
 8001aec:	e164      	b.n	8001db8 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aee:	6863      	ldr	r3, [r4, #4]
 8001af0:	4d80      	ldr	r5, [pc, #512]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
 8001af2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001af6:	d006      	beq.n	8001b06 <HAL_RCC_OscConfig+0x5a>
 8001af8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001afc:	d108      	bne.n	8001b10 <HAL_RCC_OscConfig+0x64>
 8001afe:	682b      	ldr	r3, [r5, #0]
 8001b00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b04:	602b      	str	r3, [r5, #0]
 8001b06:	682b      	ldr	r3, [r5, #0]
 8001b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b0c:	602b      	str	r3, [r5, #0]
 8001b0e:	e008      	b.n	8001b22 <HAL_RCC_OscConfig+0x76>
 8001b10:	682a      	ldr	r2, [r5, #0]
 8001b12:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001b16:	602a      	str	r2, [r5, #0]
 8001b18:	682a      	ldr	r2, [r5, #0]
 8001b1a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001b1e:	602a      	str	r2, [r5, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b20:	b16b      	cbz	r3, 8001b3e <HAL_RCC_OscConfig+0x92>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b22:	f7ff f87b 	bl	8000c1c <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b26:	4d73      	ldr	r5, [pc, #460]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b28:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2a:	682b      	ldr	r3, [r5, #0]
 8001b2c:	039f      	lsls	r7, r3, #14
 8001b2e:	d4c3      	bmi.n	8001ab8 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b30:	f7ff f874 	bl	8000c1c <HAL_GetTick>
 8001b34:	1b80      	subs	r0, r0, r6
 8001b36:	2864      	cmp	r0, #100	; 0x64
 8001b38:	d9f7      	bls.n	8001b2a <HAL_RCC_OscConfig+0x7e>
          {
            return HAL_TIMEOUT;
 8001b3a:	2003      	movs	r0, #3
 8001b3c:	e13c      	b.n	8001db8 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3e:	f7ff f86d 	bl	8000c1c <HAL_GetTick>
 8001b42:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b44:	682b      	ldr	r3, [r5, #0]
 8001b46:	0398      	lsls	r0, r3, #14
 8001b48:	d5b6      	bpl.n	8001ab8 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b4a:	f7ff f867 	bl	8000c1c <HAL_GetTick>
 8001b4e:	1b80      	subs	r0, r0, r6
 8001b50:	2864      	cmp	r0, #100	; 0x64
 8001b52:	d9f7      	bls.n	8001b44 <HAL_RCC_OscConfig+0x98>
 8001b54:	e7f1      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b56:	4b67      	ldr	r3, [pc, #412]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
 8001b58:	689a      	ldr	r2, [r3, #8]
 8001b5a:	f012 0f0c 	tst.w	r2, #12
 8001b5e:	d007      	beq.n	8001b70 <HAL_RCC_OscConfig+0xc4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b60:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b62:	f002 020c 	and.w	r2, r2, #12
 8001b66:	2a08      	cmp	r2, #8
 8001b68:	d117      	bne.n	8001b9a <HAL_RCC_OscConfig+0xee>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	0259      	lsls	r1, r3, #9
 8001b6e:	d414      	bmi.n	8001b9a <HAL_RCC_OscConfig+0xee>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b70:	4b60      	ldr	r3, [pc, #384]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	0792      	lsls	r2, r2, #30
 8001b76:	d502      	bpl.n	8001b7e <HAL_RCC_OscConfig+0xd2>
 8001b78:	68e2      	ldr	r2, [r4, #12]
 8001b7a:	2a01      	cmp	r2, #1
 8001b7c:	d1b5      	bne.n	8001aea <HAL_RCC_OscConfig+0x3e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	21f8      	movs	r1, #248	; 0xf8
 8001b82:	fa91 f1a1 	rbit	r1, r1
 8001b86:	6920      	ldr	r0, [r4, #16]
 8001b88:	fab1 f181 	clz	r1, r1
 8001b8c:	fa00 f101 	lsl.w	r1, r0, r1
 8001b90:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001b94:	430a      	orrs	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b98:	e02e      	b.n	8001bf8 <HAL_RCC_OscConfig+0x14c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b9a:	68e2      	ldr	r2, [r4, #12]
 8001b9c:	4b56      	ldr	r3, [pc, #344]	; (8001cf8 <HAL_RCC_OscConfig+0x24c>)
 8001b9e:	b1ea      	cbz	r2, 8001bdc <HAL_RCC_OscConfig+0x130>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba4:	f7ff f83a 	bl	8000c1c <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba8:	4d52      	ldr	r5, [pc, #328]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001baa:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bac:	682b      	ldr	r3, [r5, #0]
 8001bae:	4851      	ldr	r0, [pc, #324]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
 8001bb0:	079b      	lsls	r3, r3, #30
 8001bb2:	d405      	bmi.n	8001bc0 <HAL_RCC_OscConfig+0x114>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bb4:	f7ff f832 	bl	8000c1c <HAL_GetTick>
 8001bb8:	1b80      	subs	r0, r0, r6
 8001bba:	2802      	cmp	r0, #2
 8001bbc:	d9f6      	bls.n	8001bac <HAL_RCC_OscConfig+0x100>
 8001bbe:	e7bc      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc0:	6803      	ldr	r3, [r0, #0]
 8001bc2:	22f8      	movs	r2, #248	; 0xf8
 8001bc4:	fa92 f2a2 	rbit	r2, r2
 8001bc8:	6921      	ldr	r1, [r4, #16]
 8001bca:	fab2 f282 	clz	r2, r2
 8001bce:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	6003      	str	r3, [r0, #0]
 8001bda:	e00d      	b.n	8001bf8 <HAL_RCC_OscConfig+0x14c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bde:	f7ff f81d 	bl	8000c1c <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be2:	4d44      	ldr	r5, [pc, #272]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be4:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be6:	682b      	ldr	r3, [r5, #0]
 8001be8:	079f      	lsls	r7, r3, #30
 8001bea:	d505      	bpl.n	8001bf8 <HAL_RCC_OscConfig+0x14c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bec:	f7ff f816 	bl	8000c1c <HAL_GetTick>
 8001bf0:	1b80      	subs	r0, r0, r6
 8001bf2:	2802      	cmp	r0, #2
 8001bf4:	d9f7      	bls.n	8001be6 <HAL_RCC_OscConfig+0x13a>
 8001bf6:	e7a0      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bf8:	6823      	ldr	r3, [r4, #0]
 8001bfa:	071e      	lsls	r6, r3, #28
 8001bfc:	d403      	bmi.n	8001c06 <HAL_RCC_OscConfig+0x15a>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bfe:	6823      	ldr	r3, [r4, #0]
 8001c00:	075d      	lsls	r5, r3, #29
 8001c02:	d548      	bpl.n	8001c96 <HAL_RCC_OscConfig+0x1ea>
 8001c04:	e01f      	b.n	8001c46 <HAL_RCC_OscConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c06:	6962      	ldr	r2, [r4, #20]
 8001c08:	4b3c      	ldr	r3, [pc, #240]	; (8001cfc <HAL_RCC_OscConfig+0x250>)
 8001c0a:	b172      	cbz	r2, 8001c2a <HAL_RCC_OscConfig+0x17e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c10:	f7ff f804 	bl	8000c1c <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c14:	4d37      	ldr	r5, [pc, #220]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c16:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c18:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001c1a:	0798      	lsls	r0, r3, #30
 8001c1c:	d4ef      	bmi.n	8001bfe <HAL_RCC_OscConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c1e:	f7fe fffd 	bl	8000c1c <HAL_GetTick>
 8001c22:	1b80      	subs	r0, r0, r6
 8001c24:	2802      	cmp	r0, #2
 8001c26:	d9f7      	bls.n	8001c18 <HAL_RCC_OscConfig+0x16c>
 8001c28:	e787      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c2a:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c2c:	f7fe fff6 	bl	8000c1c <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c30:	4d30      	ldr	r5, [pc, #192]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c32:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c34:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001c36:	0799      	lsls	r1, r3, #30
 8001c38:	d5e1      	bpl.n	8001bfe <HAL_RCC_OscConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c3a:	f7fe ffef 	bl	8000c1c <HAL_GetTick>
 8001c3e:	1b80      	subs	r0, r0, r6
 8001c40:	2802      	cmp	r0, #2
 8001c42:	d9f7      	bls.n	8001c34 <HAL_RCC_OscConfig+0x188>
 8001c44:	e779      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	9301      	str	r3, [sp, #4]
 8001c4a:	4b2a      	ldr	r3, [pc, #168]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001c4c:	4d2c      	ldr	r5, [pc, #176]	; (8001d00 <HAL_RCC_OscConfig+0x254>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c50:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c54:	641a      	str	r2, [r3, #64]	; 0x40
 8001c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5c:	9301      	str	r3, [sp, #4]
 8001c5e:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001c60:	682b      	ldr	r3, [r5, #0]
 8001c62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c66:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8001c68:	f7fe ffd8 	bl	8000c1c <HAL_GetTick>
 8001c6c:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c6e:	682b      	ldr	r3, [r5, #0]
 8001c70:	05da      	lsls	r2, r3, #23
 8001c72:	d513      	bpl.n	8001c9c <HAL_RCC_OscConfig+0x1f0>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c74:	68a3      	ldr	r3, [r4, #8]
 8001c76:	4d1f      	ldr	r5, [pc, #124]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d115      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x1fc>
 8001c7c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001c7e:	f043 0301 	orr.w	r3, r3, #1
 8001c82:	672b      	str	r3, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c84:	f7fe ffca 	bl	8000c1c <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c88:	4d1a      	ldr	r5, [pc, #104]	; (8001cf4 <HAL_RCC_OscConfig+0x248>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c8a:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c8c:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c90:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001c92:	079b      	lsls	r3, r3, #30
 8001c94:	d519      	bpl.n	8001cca <HAL_RCC_OscConfig+0x21e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c96:	69a2      	ldr	r2, [r4, #24]
 8001c98:	bba2      	cbnz	r2, 8001d04 <HAL_RCC_OscConfig+0x258>
 8001c9a:	e072      	b.n	8001d82 <HAL_RCC_OscConfig+0x2d6>
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001c9c:	f7fe ffbe 	bl	8000c1c <HAL_GetTick>
 8001ca0:	1b80      	subs	r0, r0, r6
 8001ca2:	2802      	cmp	r0, #2
 8001ca4:	d9e3      	bls.n	8001c6e <HAL_RCC_OscConfig+0x1c2>
 8001ca6:	e748      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ca8:	2b05      	cmp	r3, #5
 8001caa:	d104      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x20a>
 8001cac:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001cae:	f043 0304 	orr.w	r3, r3, #4
 8001cb2:	672b      	str	r3, [r5, #112]	; 0x70
 8001cb4:	e7e2      	b.n	8001c7c <HAL_RCC_OscConfig+0x1d0>
 8001cb6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001cb8:	f022 0201 	bic.w	r2, r2, #1
 8001cbc:	672a      	str	r2, [r5, #112]	; 0x70
 8001cbe:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001cc0:	f022 0204 	bic.w	r2, r2, #4
 8001cc4:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cc6:	b133      	cbz	r3, 8001cd6 <HAL_RCC_OscConfig+0x22a>
 8001cc8:	e7dc      	b.n	8001c84 <HAL_RCC_OscConfig+0x1d8>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cca:	f7fe ffa7 	bl	8000c1c <HAL_GetTick>
 8001cce:	1b80      	subs	r0, r0, r6
 8001cd0:	42b8      	cmp	r0, r7
 8001cd2:	d9dd      	bls.n	8001c90 <HAL_RCC_OscConfig+0x1e4>
 8001cd4:	e731      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd6:	f7fe ffa1 	bl	8000c1c <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cda:	f241 3788 	movw	r7, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cde:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001ce2:	0798      	lsls	r0, r3, #30
 8001ce4:	d5d7      	bpl.n	8001c96 <HAL_RCC_OscConfig+0x1ea>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ce6:	f7fe ff99 	bl	8000c1c <HAL_GetTick>
 8001cea:	1b80      	subs	r0, r0, r6
 8001cec:	42b8      	cmp	r0, r7
 8001cee:	d9f7      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x234>
 8001cf0:	e723      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	42470000 	.word	0x42470000
 8001cfc:	42470e80 	.word	0x42470e80
 8001d00:	40007000 	.word	0x40007000
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d04:	4d2e      	ldr	r5, [pc, #184]	; (8001dc0 <HAL_RCC_OscConfig+0x314>)
 8001d06:	68ab      	ldr	r3, [r5, #8]
 8001d08:	f003 030c 	and.w	r3, r3, #12
 8001d0c:	2b08      	cmp	r3, #8
 8001d0e:	f43f aeec 	beq.w	8001aea <HAL_RCC_OscConfig+0x3e>
 8001d12:	4e2c      	ldr	r6, [pc, #176]	; (8001dc4 <HAL_RCC_OscConfig+0x318>)
 8001d14:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d16:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d18:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d1a:	d141      	bne.n	8001da0 <HAL_RCC_OscConfig+0x2f4>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1c:	f7fe ff7e 	bl	8000c1c <HAL_GetTick>
 8001d20:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d22:	682b      	ldr	r3, [r5, #0]
 8001d24:	4f26      	ldr	r7, [pc, #152]	; (8001dc0 <HAL_RCC_OscConfig+0x314>)
 8001d26:	0199      	lsls	r1, r3, #6
 8001d28:	d42d      	bmi.n	8001d86 <HAL_RCC_OscConfig+0x2da>
 8001d2a:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8001d2e:	fa92 f2a2 	rbit	r2, r2
 8001d32:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d36:	fab2 fe82 	clz	lr, r2
 8001d3a:	fa93 f3a3 	rbit	r3, r3
 8001d3e:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8001d42:	fab3 f583 	clz	r5, r3
 8001d46:	fa92 f2a2 	rbit	r2, r2
 8001d4a:	69e0      	ldr	r0, [r4, #28]
 8001d4c:	6a23      	ldr	r3, [r4, #32]
 8001d4e:	fab2 f182 	clz	r1, r2
 8001d52:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d54:	4303      	orrs	r3, r0
 8001d56:	fa02 f20e 	lsl.w	r2, r2, lr
 8001d5a:	ea43 0002 	orr.w	r0, r3, r2
 8001d5e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d60:	085a      	lsrs	r2, r3, #1
 8001d62:	3a01      	subs	r2, #1
 8001d64:	fa02 f305 	lsl.w	r3, r2, r5
 8001d68:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001d6a:	4303      	orrs	r3, r0
 8001d6c:	408a      	lsls	r2, r1
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	607b      	str	r3, [r7, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d72:	2301      	movs	r3, #1
 8001d74:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d76:	f7fe ff51 	bl	8000c1c <HAL_GetTick>
 8001d7a:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	019a      	lsls	r2, r3, #6
 8001d80:	d508      	bpl.n	8001d94 <HAL_RCC_OscConfig+0x2e8>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001d82:	2000      	movs	r0, #0
 8001d84:	e018      	b.n	8001db8 <HAL_RCC_OscConfig+0x30c>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d86:	f7fe ff49 	bl	8000c1c <HAL_GetTick>
 8001d8a:	ebc8 0000 	rsb	r0, r8, r0
 8001d8e:	2802      	cmp	r0, #2
 8001d90:	d9c7      	bls.n	8001d22 <HAL_RCC_OscConfig+0x276>
 8001d92:	e6d2      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d94:	f7fe ff42 	bl	8000c1c <HAL_GetTick>
 8001d98:	1b00      	subs	r0, r0, r4
 8001d9a:	2802      	cmp	r0, #2
 8001d9c:	d9ee      	bls.n	8001d7c <HAL_RCC_OscConfig+0x2d0>
 8001d9e:	e6cc      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da0:	f7fe ff3c 	bl	8000c1c <HAL_GetTick>
 8001da4:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001da6:	682b      	ldr	r3, [r5, #0]
 8001da8:	019b      	lsls	r3, r3, #6
 8001daa:	d5ea      	bpl.n	8001d82 <HAL_RCC_OscConfig+0x2d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dac:	f7fe ff36 	bl	8000c1c <HAL_GetTick>
 8001db0:	1b00      	subs	r0, r0, r4
 8001db2:	2802      	cmp	r0, #2
 8001db4:	d9f7      	bls.n	8001da6 <HAL_RCC_OscConfig+0x2fa>
 8001db6:	e6c0      	b.n	8001b3a <HAL_RCC_OscConfig+0x8e>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001db8:	b002      	add	sp, #8
 8001dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	42470060 	.word	0x42470060

08001dc8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dc8:	491b      	ldr	r1, [pc, #108]	; (8001e38 <HAL_RCC_GetSysClockFreq+0x70>)
 8001dca:	688b      	ldr	r3, [r1, #8]
 8001dcc:	f003 030c 	and.w	r3, r3, #12
 8001dd0:	2b04      	cmp	r3, #4
 8001dd2:	d02c      	beq.n	8001e2e <HAL_RCC_GetSysClockFreq+0x66>
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d12c      	bne.n	8001e32 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dd8:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dda:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ddc:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001de0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001de4:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001de8:	684b      	ldr	r3, [r1, #4]
 8001dea:	fa92 f2a2 	rbit	r2, r2
 8001dee:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001df2:	fab2 f282 	clz	r2, r2
 8001df6:	ea01 0103 	and.w	r1, r1, r3
 8001dfa:	fa21 f102 	lsr.w	r1, r1, r2
 8001dfe:	bf14      	ite	ne
 8001e00:	4a0e      	ldrne	r2, [pc, #56]	; (8001e3c <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001e02:	4a0f      	ldreq	r2, [pc, #60]	; (8001e40 <HAL_RCC_GetSysClockFreq+0x78>)
 8001e04:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001e08:	4a0b      	ldr	r2, [pc, #44]	; (8001e38 <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001e0a:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001e0e:	6852      	ldr	r2, [r2, #4]
 8001e10:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8001e14:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8001e18:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001e1c:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8001e20:	fa22 f000 	lsr.w	r0, r2, r0
 8001e24:	3001      	adds	r0, #1
 8001e26:	0040      	lsls	r0, r0, #1
 8001e28:	fbb3 f0f0 	udiv	r0, r3, r0
 8001e2c:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e2e:	4803      	ldr	r0, [pc, #12]	; (8001e3c <HAL_RCC_GetSysClockFreq+0x74>)
 8001e30:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e32:	4803      	ldr	r0, [pc, #12]	; (8001e40 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	007a1200 	.word	0x007a1200
 8001e40:	00f42400 	.word	0x00f42400

08001e44 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e44:	4b55      	ldr	r3, [pc, #340]	; (8001f9c <HAL_RCC_ClockConfig+0x158>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	f002 020f 	and.w	r2, r2, #15
 8001e4c:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e52:	4605      	mov	r5, r0
 8001e54:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e56:	d30a      	bcc.n	8001e6e <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e58:	6829      	ldr	r1, [r5, #0]
 8001e5a:	0788      	lsls	r0, r1, #30
 8001e5c:	d511      	bpl.n	8001e82 <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e5e:	4850      	ldr	r0, [pc, #320]	; (8001fa0 <HAL_RCC_ClockConfig+0x15c>)
 8001e60:	6883      	ldr	r3, [r0, #8]
 8001e62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e66:	68ab      	ldr	r3, [r5, #8]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	6083      	str	r3, [r0, #8]
 8001e6c:	e009      	b.n	8001e82 <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6e:	b2ca      	uxtb	r2, r1
 8001e70:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 030f 	and.w	r3, r3, #15
 8001e78:	4299      	cmp	r1, r3
 8001e7a:	d0ed      	beq.n	8001e58 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001e7c:	2001      	movs	r0, #1
 8001e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e82:	07c9      	lsls	r1, r1, #31
 8001e84:	d406      	bmi.n	8001e94 <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e86:	4b45      	ldr	r3, [pc, #276]	; (8001f9c <HAL_RCC_ClockConfig+0x158>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	f002 020f 	and.w	r2, r2, #15
 8001e8e:	4296      	cmp	r6, r2
 8001e90:	d351      	bcc.n	8001f36 <HAL_RCC_ClockConfig+0xf2>
 8001e92:	e057      	b.n	8001f44 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e94:	686b      	ldr	r3, [r5, #4]
 8001e96:	4a42      	ldr	r2, [pc, #264]	; (8001fa0 <HAL_RCC_ClockConfig+0x15c>)
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d103      	bne.n	8001ea4 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e9c:	6812      	ldr	r2, [r2, #0]
 8001e9e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001ea4:	1e99      	subs	r1, r3, #2
 8001ea6:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ea8:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001eaa:	d802      	bhi.n	8001eb2 <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eac:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001eb0:	e001      	b.n	8001eb6 <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb2:	f012 0f02 	tst.w	r2, #2
 8001eb6:	d0e1      	beq.n	8001e7c <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eb8:	4c39      	ldr	r4, [pc, #228]	; (8001fa0 <HAL_RCC_ClockConfig+0x15c>)
 8001eba:	68a2      	ldr	r2, [r4, #8]
 8001ebc:	f022 0203 	bic.w	r2, r2, #3
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ec4:	f7fe feaa 	bl	8000c1c <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ec8:	686b      	ldr	r3, [r5, #4]
 8001eca:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ecc:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ece:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ed2:	d10c      	bne.n	8001eee <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ed4:	68a3      	ldr	r3, [r4, #8]
 8001ed6:	f003 030c 	and.w	r3, r3, #12
 8001eda:	2b04      	cmp	r3, #4
 8001edc:	d0d3      	beq.n	8001e86 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ede:	f7fe fe9d 	bl	8000c1c <HAL_GetTick>
 8001ee2:	1bc0      	subs	r0, r0, r7
 8001ee4:	4540      	cmp	r0, r8
 8001ee6:	d9f5      	bls.n	8001ed4 <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8001ee8:	2003      	movs	r0, #3
 8001eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d10a      	bne.n	8001f08 <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ef2:	68a3      	ldr	r3, [r4, #8]
 8001ef4:	f003 030c 	and.w	r3, r3, #12
 8001ef8:	2b08      	cmp	r3, #8
 8001efa:	d0c4      	beq.n	8001e86 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001efc:	f7fe fe8e 	bl	8000c1c <HAL_GetTick>
 8001f00:	1bc0      	subs	r0, r0, r7
 8001f02:	4540      	cmp	r0, r8
 8001f04:	d9f5      	bls.n	8001ef2 <HAL_RCC_ClockConfig+0xae>
 8001f06:	e7ef      	b.n	8001ee8 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8001f08:	2b03      	cmp	r3, #3
 8001f0a:	d10f      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8001f0c:	68a3      	ldr	r3, [r4, #8]
 8001f0e:	f003 030c 	and.w	r3, r3, #12
 8001f12:	2b0c      	cmp	r3, #12
 8001f14:	d0b7      	beq.n	8001e86 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f16:	f7fe fe81 	bl	8000c1c <HAL_GetTick>
 8001f1a:	1bc0      	subs	r0, r0, r7
 8001f1c:	4540      	cmp	r0, r8
 8001f1e:	d9f5      	bls.n	8001f0c <HAL_RCC_ClockConfig+0xc8>
 8001f20:	e7e2      	b.n	8001ee8 <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f22:	f7fe fe7b 	bl	8000c1c <HAL_GetTick>
 8001f26:	1bc0      	subs	r0, r0, r7
 8001f28:	4540      	cmp	r0, r8
 8001f2a:	d8dd      	bhi.n	8001ee8 <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f2c:	68a3      	ldr	r3, [r4, #8]
 8001f2e:	f013 0f0c 	tst.w	r3, #12
 8001f32:	d1f6      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
 8001f34:	e7a7      	b.n	8001e86 <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f36:	b2f2      	uxtb	r2, r6
 8001f38:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 030f 	and.w	r3, r3, #15
 8001f40:	429e      	cmp	r6, r3
 8001f42:	d19b      	bne.n	8001e7c <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f44:	6829      	ldr	r1, [r5, #0]
 8001f46:	074a      	lsls	r2, r1, #29
 8001f48:	d506      	bpl.n	8001f58 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f4a:	4815      	ldr	r0, [pc, #84]	; (8001fa0 <HAL_RCC_ClockConfig+0x15c>)
 8001f4c:	6883      	ldr	r3, [r0, #8]
 8001f4e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f52:	68eb      	ldr	r3, [r5, #12]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f58:	070b      	lsls	r3, r1, #28
 8001f5a:	d507      	bpl.n	8001f6c <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f5c:	4a10      	ldr	r2, [pc, #64]	; (8001fa0 <HAL_RCC_ClockConfig+0x15c>)
 8001f5e:	6929      	ldr	r1, [r5, #16]
 8001f60:	6893      	ldr	r3, [r2, #8]
 8001f62:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001f66:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f6a:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001f6c:	f7ff ff2c 	bl	8001dc8 <HAL_RCC_GetSysClockFreq>
 8001f70:	4b0b      	ldr	r3, [pc, #44]	; (8001fa0 <HAL_RCC_ClockConfig+0x15c>)
 8001f72:	22f0      	movs	r2, #240	; 0xf0
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	fa92 f2a2 	rbit	r2, r2
 8001f7a:	fab2 f282 	clz	r2, r2
 8001f7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f82:	40d3      	lsrs	r3, r2
 8001f84:	4a07      	ldr	r2, [pc, #28]	; (8001fa4 <HAL_RCC_ClockConfig+0x160>)
 8001f86:	5cd3      	ldrb	r3, [r2, r3]
 8001f88:	40d8      	lsrs	r0, r3
 8001f8a:	4b07      	ldr	r3, [pc, #28]	; (8001fa8 <HAL_RCC_ClockConfig+0x164>)
 8001f8c:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f7fe fe0e 	bl	8000bb0 <HAL_InitTick>
  
  return HAL_OK;
 8001f94:	2000      	movs	r0, #0
}
 8001f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40023c00 	.word	0x40023c00
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	08004e1e 	.word	0x08004e1e
 8001fa8:	20000014 	.word	0x20000014

08001fac <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001fac:	4b01      	ldr	r3, [pc, #4]	; (8001fb4 <HAL_RCC_GetHCLKFreq+0x8>)
 8001fae:	6818      	ldr	r0, [r3, #0]
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	20000014 	.word	0x20000014

08001fb8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8001fb8:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fba:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	fa92 f2a2 	rbit	r2, r2
 8001fc4:	fab2 f282 	clz	r2, r2
 8001fc8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001fcc:	40d3      	lsrs	r3, r2
 8001fce:	4a04      	ldr	r2, [pc, #16]	; (8001fe0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fd0:	5cd3      	ldrb	r3, [r2, r3]
 8001fd2:	4a04      	ldr	r2, [pc, #16]	; (8001fe4 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001fd4:	6810      	ldr	r0, [r2, #0]
}
 8001fd6:	40d8      	lsrs	r0, r3
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	08004e2e 	.word	0x08004e2e
 8001fe4:	20000014 	.word	0x20000014

08001fe8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8001fe8:	4b08      	ldr	r3, [pc, #32]	; (800200c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fea:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	fa92 f2a2 	rbit	r2, r2
 8001ff4:	fab2 f282 	clz	r2, r2
 8001ff8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001ffc:	40d3      	lsrs	r3, r2
 8001ffe:	4a04      	ldr	r2, [pc, #16]	; (8002010 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002000:	5cd3      	ldrb	r3, [r2, r3]
 8002002:	4a04      	ldr	r2, [pc, #16]	; (8002014 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8002004:	6810      	ldr	r0, [r2, #0]
} 
 8002006:	40d8      	lsrs	r0, r3
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40023800 	.word	0x40023800
 8002010:	08004e2e 	.word	0x08004e2e
 8002014:	20000014 	.word	0x20000014

08002018 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002018:	6a03      	ldr	r3, [r0, #32]
 800201a:	f023 0301 	bic.w	r3, r3, #1
 800201e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002020:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002022:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002024:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002026:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002028:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800202a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800202e:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002030:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002034:	688b      	ldr	r3, [r1, #8]
 8002036:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002038:	4c0a      	ldr	r4, [pc, #40]	; (8002064 <TIM_OC1_SetConfig+0x4c>)
 800203a:	42a0      	cmp	r0, r4
 800203c:	d10b      	bne.n	8002056 <TIM_OC1_SetConfig+0x3e>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800203e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002040:	694e      	ldr	r6, [r1, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002042:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002046:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002048:	698c      	ldr	r4, [r1, #24]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800204a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800204e:	4334      	orrs	r4, r6
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002050:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002054:	4322      	orrs	r2, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002056:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002058:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800205a:	6185      	str	r5, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800205c:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800205e:	6203      	str	r3, [r0, #32]
 8002060:	bd70      	pop	{r4, r5, r6, pc}
 8002062:	bf00      	nop
 8002064:	40010000 	.word	0x40010000

08002068 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002068:	6a03      	ldr	r3, [r0, #32]
 800206a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800206e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002070:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002072:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002074:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002076:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002078:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800207a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800207e:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002080:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002082:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002086:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800208a:	4d0c      	ldr	r5, [pc, #48]	; (80020bc <TIM_OC3_SetConfig+0x54>)
 800208c:	42a8      	cmp	r0, r5
 800208e:	d10e      	bne.n	80020ae <TIM_OC3_SetConfig+0x46>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002090:	68cd      	ldr	r5, [r1, #12]
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002092:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002096:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800209a:	694d      	ldr	r5, [r1, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800209c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80020a0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80020a4:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80020a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80020aa:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020ae:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80020b0:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80020b2:	61c4      	str	r4, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80020b4:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020b6:	6203      	str	r3, [r0, #32]
 80020b8:	bd30      	pop	{r4, r5, pc}
 80020ba:	bf00      	nop
 80020bc:	40010000 	.word	0x40010000

080020c0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80020c0:	6a03      	ldr	r3, [r0, #32]
 80020c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020c6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020c8:	6a03      	ldr	r3, [r0, #32]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80020ca:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80020cc:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020ce:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020d0:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80020d2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020d6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80020da:	688d      	ldr	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80020dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80020e0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80020e4:	4d06      	ldr	r5, [pc, #24]	; (8002100 <TIM_OC4_SetConfig+0x40>)
 80020e6:	42a8      	cmp	r0, r5
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80020e8:	bf02      	ittt	eq
 80020ea:	694d      	ldreq	r5, [r1, #20]
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80020ec:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80020f0:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020f4:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80020f6:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80020f8:	684a      	ldr	r2, [r1, #4]
 80020fa:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020fc:	6203      	str	r3, [r0, #32]
 80020fe:	bd30      	pop	{r4, r5, pc}
 8002100:	40010000 	.word	0x40010000

08002104 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002104:	6803      	ldr	r3, [r0, #0]
 8002106:	68da      	ldr	r2, [r3, #12]
 8002108:	f042 0201 	orr.w	r2, r2, #1
 800210c:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	f042 0201 	orr.w	r2, r2, #1
 8002114:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8002116:	2000      	movs	r0, #0
 8002118:	4770      	bx	lr

0800211a <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800211a:	6803      	ldr	r3, [r0, #0]
 800211c:	68da      	ldr	r2, [r3, #12]
 800211e:	f022 0201 	bic.w	r2, r2, #1
 8002122:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002124:	6a19      	ldr	r1, [r3, #32]
 8002126:	f241 1211 	movw	r2, #4369	; 0x1111
 800212a:	400a      	ands	r2, r1
 800212c:	b942      	cbnz	r2, 8002140 <HAL_TIM_Base_Stop_IT+0x26>
 800212e:	6a19      	ldr	r1, [r3, #32]
 8002130:	f240 4244 	movw	r2, #1092	; 0x444
 8002134:	400a      	ands	r2, r1
 8002136:	b91a      	cbnz	r2, 8002140 <HAL_TIM_Base_Stop_IT+0x26>
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	f022 0201 	bic.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 8002140:	2000      	movs	r0, #0
 8002142:	4770      	bx	lr

08002144 <HAL_TIM_PWM_MspInit>:
 8002144:	4770      	bx	lr

08002146 <HAL_TIM_PeriodElapsedCallback>:
 8002146:	4770      	bx	lr

08002148 <HAL_TIM_OC_DelayElapsedCallback>:
 8002148:	4770      	bx	lr

0800214a <HAL_TIM_IC_CaptureCallback>:
 800214a:	4770      	bx	lr

0800214c <HAL_TIM_PWM_PulseFinishedCallback>:
 800214c:	4770      	bx	lr

0800214e <HAL_TIM_TriggerCallback>:
 800214e:	4770      	bx	lr

08002150 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002150:	6803      	ldr	r3, [r0, #0]
 8002152:	691a      	ldr	r2, [r3, #16]
 8002154:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002156:	b510      	push	{r4, lr}
 8002158:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800215a:	d514      	bpl.n	8002186 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800215c:	68da      	ldr	r2, [r3, #12]
 800215e:	0792      	lsls	r2, r2, #30
 8002160:	d511      	bpl.n	8002186 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002162:	f06f 0202 	mvn.w	r2, #2
 8002166:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002168:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800216a:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800216c:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800216e:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002170:	d002      	beq.n	8002178 <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002172:	f7ff ffea 	bl	800214a <HAL_TIM_IC_CaptureCallback>
 8002176:	e004      	b.n	8002182 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002178:	f7ff ffe6 	bl	8002148 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800217c:	4620      	mov	r0, r4
 800217e:	f7ff ffe5 	bl	800214c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002182:	2300      	movs	r3, #0
 8002184:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002186:	6823      	ldr	r3, [r4, #0]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	0750      	lsls	r0, r2, #29
 800218c:	d516      	bpl.n	80021bc <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800218e:	68da      	ldr	r2, [r3, #12]
 8002190:	0751      	lsls	r1, r2, #29
 8002192:	d513      	bpl.n	80021bc <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002194:	f06f 0204 	mvn.w	r2, #4
 8002198:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800219a:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800219c:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800219e:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021a2:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021a4:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021a6:	d002      	beq.n	80021ae <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021a8:	f7ff ffcf 	bl	800214a <HAL_TIM_IC_CaptureCallback>
 80021ac:	e004      	b.n	80021b8 <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ae:	f7ff ffcb 	bl	8002148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021b2:	4620      	mov	r0, r4
 80021b4:	f7ff ffca 	bl	800214c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021b8:	2300      	movs	r3, #0
 80021ba:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021bc:	6823      	ldr	r3, [r4, #0]
 80021be:	691a      	ldr	r2, [r3, #16]
 80021c0:	0712      	lsls	r2, r2, #28
 80021c2:	d515      	bpl.n	80021f0 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	0710      	lsls	r0, r2, #28
 80021c8:	d512      	bpl.n	80021f0 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021ca:	f06f 0208 	mvn.w	r2, #8
 80021ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021d0:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021d2:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021d4:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021d6:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021d8:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021da:	d002      	beq.n	80021e2 <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021dc:	f7ff ffb5 	bl	800214a <HAL_TIM_IC_CaptureCallback>
 80021e0:	e004      	b.n	80021ec <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021e2:	f7ff ffb1 	bl	8002148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80021e6:	4620      	mov	r0, r4
 80021e8:	f7ff ffb0 	bl	800214c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ec:	2300      	movs	r3, #0
 80021ee:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	691a      	ldr	r2, [r3, #16]
 80021f4:	06d2      	lsls	r2, r2, #27
 80021f6:	d516      	bpl.n	8002226 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	06d0      	lsls	r0, r2, #27
 80021fc:	d513      	bpl.n	8002226 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021fe:	f06f 0210 	mvn.w	r2, #16
 8002202:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002204:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002206:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002208:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800220c:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800220e:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002210:	d002      	beq.n	8002218 <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002212:	f7ff ff9a 	bl	800214a <HAL_TIM_IC_CaptureCallback>
 8002216:	e004      	b.n	8002222 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002218:	f7ff ff96 	bl	8002148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800221c:	4620      	mov	r0, r4
 800221e:	f7ff ff95 	bl	800214c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002222:	2300      	movs	r3, #0
 8002224:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002226:	6823      	ldr	r3, [r4, #0]
 8002228:	691a      	ldr	r2, [r3, #16]
 800222a:	07d1      	lsls	r1, r2, #31
 800222c:	d508      	bpl.n	8002240 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800222e:	68da      	ldr	r2, [r3, #12]
 8002230:	07d2      	lsls	r2, r2, #31
 8002232:	d505      	bpl.n	8002240 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002234:	f06f 0201 	mvn.w	r2, #1
 8002238:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800223a:	4620      	mov	r0, r4
 800223c:	f7ff ff83 	bl	8002146 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002240:	6823      	ldr	r3, [r4, #0]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	0610      	lsls	r0, r2, #24
 8002246:	d508      	bpl.n	800225a <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	0611      	lsls	r1, r2, #24
 800224c:	d505      	bpl.n	800225a <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800224e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002252:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002254:	4620      	mov	r0, r4
 8002256:	f000 f97e 	bl	8002556 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800225a:	6823      	ldr	r3, [r4, #0]
 800225c:	691a      	ldr	r2, [r3, #16]
 800225e:	0652      	lsls	r2, r2, #25
 8002260:	d508      	bpl.n	8002274 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002262:	68da      	ldr	r2, [r3, #12]
 8002264:	0650      	lsls	r0, r2, #25
 8002266:	d505      	bpl.n	8002274 <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002268:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800226c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800226e:	4620      	mov	r0, r4
 8002270:	f7ff ff6d 	bl	800214e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002274:	6823      	ldr	r3, [r4, #0]
 8002276:	691a      	ldr	r2, [r3, #16]
 8002278:	0691      	lsls	r1, r2, #26
 800227a:	d50a      	bpl.n	8002292 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800227c:	68da      	ldr	r2, [r3, #12]
 800227e:	0692      	lsls	r2, r2, #26
 8002280:	d507      	bpl.n	8002292 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002282:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002286:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002288:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 800228a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 800228e:	f000 b961 	b.w	8002554 <HAL_TIMEx_CommutationCallback>
 8002292:	bd10      	pop	{r4, pc}

08002294 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002294:	4a22      	ldr	r2, [pc, #136]	; (8002320 <TIM_Base_SetConfig+0x8c>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8002296:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002298:	4290      	cmp	r0, r2
 800229a:	d00e      	beq.n	80022ba <TIM_Base_SetConfig+0x26>
 800229c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80022a0:	d00b      	beq.n	80022ba <TIM_Base_SetConfig+0x26>
 80022a2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80022a6:	4290      	cmp	r0, r2
 80022a8:	d007      	beq.n	80022ba <TIM_Base_SetConfig+0x26>
 80022aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022ae:	4290      	cmp	r0, r2
 80022b0:	d003      	beq.n	80022ba <TIM_Base_SetConfig+0x26>
 80022b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022b6:	4290      	cmp	r0, r2
 80022b8:	d114      	bne.n	80022e4 <TIM_Base_SetConfig+0x50>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80022ba:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80022c0:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80022c2:	4a17      	ldr	r2, [pc, #92]	; (8002320 <TIM_Base_SetConfig+0x8c>)
 80022c4:	4290      	cmp	r0, r2
 80022c6:	d025      	beq.n	8002314 <TIM_Base_SetConfig+0x80>
 80022c8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80022cc:	d022      	beq.n	8002314 <TIM_Base_SetConfig+0x80>
 80022ce:	4a15      	ldr	r2, [pc, #84]	; (8002324 <TIM_Base_SetConfig+0x90>)
 80022d0:	4290      	cmp	r0, r2
 80022d2:	d01f      	beq.n	8002314 <TIM_Base_SetConfig+0x80>
 80022d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022d8:	4290      	cmp	r0, r2
 80022da:	d01b      	beq.n	8002314 <TIM_Base_SetConfig+0x80>
 80022dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022e0:	4290      	cmp	r0, r2
 80022e2:	d017      	beq.n	8002314 <TIM_Base_SetConfig+0x80>
 80022e4:	4a10      	ldr	r2, [pc, #64]	; (8002328 <TIM_Base_SetConfig+0x94>)
 80022e6:	4290      	cmp	r0, r2
 80022e8:	d014      	beq.n	8002314 <TIM_Base_SetConfig+0x80>
 80022ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022ee:	4290      	cmp	r0, r2
 80022f0:	d010      	beq.n	8002314 <TIM_Base_SetConfig+0x80>
 80022f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022f6:	4290      	cmp	r0, r2
 80022f8:	d00c      	beq.n	8002314 <TIM_Base_SetConfig+0x80>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80022fa:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022fc:	688b      	ldr	r3, [r1, #8]
 80022fe:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002300:	680b      	ldr	r3, [r1, #0]
 8002302:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002304:	4b06      	ldr	r3, [pc, #24]	; (8002320 <TIM_Base_SetConfig+0x8c>)
 8002306:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002308:	bf04      	itt	eq
 800230a:	690b      	ldreq	r3, [r1, #16]
 800230c:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800230e:	2301      	movs	r3, #1
 8002310:	6143      	str	r3, [r0, #20]
}
 8002312:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002314:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800231a:	4313      	orrs	r3, r2
 800231c:	e7ed      	b.n	80022fa <TIM_Base_SetConfig+0x66>
 800231e:	bf00      	nop
 8002320:	40010000 	.word	0x40010000
 8002324:	40000400 	.word	0x40000400
 8002328:	40014000 	.word	0x40014000

0800232c <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800232c:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800232e:	4604      	mov	r4, r0
 8002330:	b1a0      	cbz	r0, 800235c <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002332:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002336:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800233a:	b91b      	cbnz	r3, 8002344 <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800233c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002340:	f001 fd6a 	bl	8003e18 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002344:	2302      	movs	r3, #2
 8002346:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800234a:	6820      	ldr	r0, [r4, #0]
 800234c:	1d21      	adds	r1, r4, #4
 800234e:	f7ff ffa1 	bl	8002294 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002352:	2301      	movs	r3, #1
 8002354:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8002358:	2000      	movs	r0, #0
 800235a:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 800235c:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 800235e:	bd10      	pop	{r4, pc}

08002360 <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002360:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002362:	4604      	mov	r4, r0
 8002364:	b1a0      	cbz	r0, 8002390 <HAL_TIM_PWM_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002366:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800236a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800236e:	b91b      	cbnz	r3, 8002378 <HAL_TIM_PWM_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002370:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002374:	f7ff fee6 	bl	8002144 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8002378:	2302      	movs	r3, #2
 800237a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800237e:	6820      	ldr	r0, [r4, #0]
 8002380:	1d21      	adds	r1, r4, #4
 8002382:	f7ff ff87 	bl	8002294 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002386:	2301      	movs	r3, #1
 8002388:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 800238c:	2000      	movs	r0, #0
 800238e:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002390:	2001      	movs	r0, #1
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}  
 8002392:	bd10      	pop	{r4, pc}

08002394 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002394:	6a03      	ldr	r3, [r0, #32]
 8002396:	f023 0310 	bic.w	r3, r3, #16
 800239a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800239c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800239e:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023a0:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023a2:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023a4:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80023a6:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023aa:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80023ae:	688d      	ldr	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80023b0:	f023 0320 	bic.w	r3, r3, #32
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80023b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80023b8:	4d0b      	ldr	r5, [pc, #44]	; (80023e8 <TIM_OC2_SetConfig+0x54>)
 80023ba:	42a8      	cmp	r0, r5
 80023bc:	d10e      	bne.n	80023dc <TIM_OC2_SetConfig+0x48>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80023be:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80023c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80023c4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80023c8:	694d      	ldr	r5, [r1, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80023ca:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80023ce:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80023d2:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80023d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80023d8:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023dc:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80023de:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023e0:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80023e2:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023e4:	6203      	str	r3, [r0, #32]
 80023e6:	bd30      	pop	{r4, r5, pc}
 80023e8:	40010000 	.word	0x40010000

080023ec <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80023ec:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80023ee:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80023f2:	2b01      	cmp	r3, #1
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80023f4:	4604      	mov	r4, r0
 80023f6:	460d      	mov	r5, r1
 80023f8:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80023fc:	d058      	beq.n	80024b0 <HAL_TIM_PWM_ConfigChannel+0xc4>
 80023fe:	2301      	movs	r3, #1
 8002400:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8002404:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
    
  switch (Channel)
 8002408:	2a0c      	cmp	r2, #12
 800240a:	d84b      	bhi.n	80024a4 <HAL_TIM_PWM_ConfigChannel+0xb8>
 800240c:	e8df f002 	tbb	[pc, r2]
 8002410:	4a4a4a07 	.word	0x4a4a4a07
 8002414:	4a4a4a17 	.word	0x4a4a4a17
 8002418:	4a4a4a29 	.word	0x4a4a4a29
 800241c:	39          	.byte	0x39
 800241d:	00          	.byte	0x00
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800241e:	6820      	ldr	r0, [r4, #0]
 8002420:	f7ff fdfa 	bl	8002018 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002424:	6823      	ldr	r3, [r4, #0]
 8002426:	699a      	ldr	r2, [r3, #24]
 8002428:	f042 0208 	orr.w	r2, r2, #8
 800242c:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800242e:	699a      	ldr	r2, [r3, #24]
 8002430:	f022 0204 	bic.w	r2, r2, #4
 8002434:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002436:	6999      	ldr	r1, [r3, #24]
 8002438:	692a      	ldr	r2, [r5, #16]
 800243a:	430a      	orrs	r2, r1
 800243c:	e00f      	b.n	800245e <HAL_TIM_PWM_ConfigChannel+0x72>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800243e:	6820      	ldr	r0, [r4, #0]
 8002440:	f7ff ffa8 	bl	8002394 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002444:	6823      	ldr	r3, [r4, #0]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002446:	6909      	ldr	r1, [r1, #16]
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002448:	699a      	ldr	r2, [r3, #24]
 800244a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800244e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002450:	699a      	ldr	r2, [r3, #24]
 8002452:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002456:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002458:	699a      	ldr	r2, [r3, #24]
 800245a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800245e:	619a      	str	r2, [r3, #24]
    }
    break;
 8002460:	e020      	b.n	80024a4 <HAL_TIM_PWM_ConfigChannel+0xb8>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002462:	6820      	ldr	r0, [r4, #0]
 8002464:	f7ff fe00 	bl	8002068 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002468:	6823      	ldr	r3, [r4, #0]
 800246a:	69da      	ldr	r2, [r3, #28]
 800246c:	f042 0208 	orr.w	r2, r2, #8
 8002470:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002472:	69da      	ldr	r2, [r3, #28]
 8002474:	f022 0204 	bic.w	r2, r2, #4
 8002478:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800247a:	69d9      	ldr	r1, [r3, #28]
 800247c:	692a      	ldr	r2, [r5, #16]
 800247e:	430a      	orrs	r2, r1
 8002480:	e00f      	b.n	80024a2 <HAL_TIM_PWM_ConfigChannel+0xb6>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002482:	6820      	ldr	r0, [r4, #0]
 8002484:	f7ff fe1c 	bl	80020c0 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002488:	6823      	ldr	r3, [r4, #0]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800248a:	6909      	ldr	r1, [r1, #16]
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800248c:	69da      	ldr	r2, [r3, #28]
 800248e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002492:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002494:	69da      	ldr	r2, [r3, #28]
 8002496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800249a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800249c:	69da      	ldr	r2, [r3, #28]
 800249e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80024a2:	61da      	str	r2, [r3, #28]
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80024a4:	2301      	movs	r3, #1
    
  __HAL_UNLOCK(htim);
 80024a6:	2000      	movs	r0, #0
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80024a8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 80024ac:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 80024b0:	bd38      	pop	{r3, r4, r5, pc}

080024b2 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80024b2:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80024b4:	2301      	movs	r3, #1
 80024b6:	6a04      	ldr	r4, [r0, #32]
 80024b8:	408b      	lsls	r3, r1
 80024ba:	ea24 0303 	bic.w	r3, r4, r3
 80024be:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80024c0:	6a03      	ldr	r3, [r0, #32]
 80024c2:	408a      	lsls	r2, r1
 80024c4:	ea42 0103 	orr.w	r1, r2, r3
 80024c8:	6201      	str	r1, [r0, #32]
 80024ca:	bd10      	pop	{r4, pc}

080024cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80024cc:	b510      	push	{r4, lr}
 80024ce:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80024d0:	2201      	movs	r2, #1
 80024d2:	6800      	ldr	r0, [r0, #0]
 80024d4:	f7ff ffed 	bl	80024b2 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80024d8:	6823      	ldr	r3, [r4, #0]
 80024da:	4a06      	ldr	r2, [pc, #24]	; (80024f4 <HAL_TIM_PWM_Start+0x28>)
 80024dc:	4293      	cmp	r3, r2
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80024de:	bf02      	ittt	eq
 80024e0:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80024e2:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80024e6:	645a      	streq	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	f042 0201 	orr.w	r2, r2, #1
 80024ee:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
} 
 80024f0:	2000      	movs	r0, #0
 80024f2:	bd10      	pop	{r4, pc}
 80024f4:	40010000 	.word	0x40010000

080024f8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{ 
 80024f8:	b510      	push	{r4, lr}
 80024fa:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
    
  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80024fc:	2200      	movs	r2, #0
 80024fe:	6800      	ldr	r0, [r0, #0]
 8002500:	f7ff ffd7 	bl	80024b2 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002504:	6823      	ldr	r3, [r4, #0]
 8002506:	4a12      	ldr	r2, [pc, #72]	; (8002550 <HAL_TIM_PWM_Stop+0x58>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d10d      	bne.n	8002528 <HAL_TIM_PWM_Stop+0x30>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800250c:	6a19      	ldr	r1, [r3, #32]
 800250e:	f241 1211 	movw	r2, #4369	; 0x1111
 8002512:	400a      	ands	r2, r1
 8002514:	b942      	cbnz	r2, 8002528 <HAL_TIM_PWM_Stop+0x30>
 8002516:	6a19      	ldr	r1, [r3, #32]
 8002518:	f240 4244 	movw	r2, #1092	; 0x444
 800251c:	400a      	ands	r2, r1
 800251e:	b91a      	cbnz	r2, 8002528 <HAL_TIM_PWM_Stop+0x30>
 8002520:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002522:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002526:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002528:	6a19      	ldr	r1, [r3, #32]
 800252a:	f241 1211 	movw	r2, #4369	; 0x1111
 800252e:	400a      	ands	r2, r1
 8002530:	b942      	cbnz	r2, 8002544 <HAL_TIM_PWM_Stop+0x4c>
 8002532:	6a19      	ldr	r1, [r3, #32]
 8002534:	f240 4244 	movw	r2, #1092	; 0x444
 8002538:	400a      	ands	r2, r1
 800253a:	b91a      	cbnz	r2, 8002544 <HAL_TIM_PWM_Stop+0x4c>
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	f022 0201 	bic.w	r2, r2, #1
 8002542:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002544:	2301      	movs	r3, #1
 8002546:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
} 
 800254a:	2000      	movs	r0, #0
 800254c:	bd10      	pop	{r4, pc}
 800254e:	bf00      	nop
 8002550:	40010000 	.word	0x40010000

08002554 <HAL_TIMEx_CommutationCallback>:
 8002554:	4770      	bx	lr

08002556 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002556:	4770      	bx	lr

08002558 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800255c:	6807      	ldr	r7, [r0, #0]
 800255e:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002560:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002562:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002566:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002568:	68a1      	ldr	r1, [r4, #8]
 800256a:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800256c:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800256e:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002570:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002572:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002574:	4311      	orrs	r1, r2
 8002576:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002578:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800257c:	430a      	orrs	r2, r1
 800257e:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002580:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002584:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002586:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002588:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800258a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800258e:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002590:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002594:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002598:	617b      	str	r3, [r7, #20]
 800259a:	4b7c      	ldr	r3, [pc, #496]	; (800278c <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800259c:	d17c      	bne.n	8002698 <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800259e:	429f      	cmp	r7, r3
 80025a0:	d003      	beq.n	80025aa <UART_SetConfig+0x52>
 80025a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025a6:	429f      	cmp	r7, r3
 80025a8:	d131      	bne.n	800260e <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80025aa:	f7ff fd1d 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 80025ae:	6863      	ldr	r3, [r4, #4]
 80025b0:	2519      	movs	r5, #25
 80025b2:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80025b6:	4368      	muls	r0, r5
 80025b8:	fbb0 f8f8 	udiv	r8, r0, r8
 80025bc:	f7ff fd14 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 80025c0:	6866      	ldr	r6, [r4, #4]
 80025c2:	4368      	muls	r0, r5
 80025c4:	0076      	lsls	r6, r6, #1
 80025c6:	fbb0 f6f6 	udiv	r6, r0, r6
 80025ca:	f7ff fd0d 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 80025ce:	6863      	ldr	r3, [r4, #4]
 80025d0:	f04f 0964 	mov.w	r9, #100	; 0x64
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	4368      	muls	r0, r5
 80025d8:	fbb0 f0f3 	udiv	r0, r0, r3
 80025dc:	fbb0 f0f9 	udiv	r0, r0, r9
 80025e0:	fb09 6610 	mls	r6, r9, r0, r6
 80025e4:	f7ff fd00 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 80025e8:	fbb8 f8f9 	udiv	r8, r8, r9
 80025ec:	6861      	ldr	r1, [r4, #4]
 80025ee:	00f6      	lsls	r6, r6, #3
 80025f0:	3632      	adds	r6, #50	; 0x32
 80025f2:	fbb6 f6f9 	udiv	r6, r6, r9
 80025f6:	0076      	lsls	r6, r6, #1
 80025f8:	4368      	muls	r0, r5
 80025fa:	0049      	lsls	r1, r1, #1
 80025fc:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002600:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8002604:	fbb0 faf1 	udiv	sl, r0, r1
 8002608:	f7ff fcee 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 800260c:	e030      	b.n	8002670 <UART_SetConfig+0x118>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800260e:	f7ff fcd3 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8002612:	6863      	ldr	r3, [r4, #4]
 8002614:	2519      	movs	r5, #25
 8002616:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800261a:	4368      	muls	r0, r5
 800261c:	fbb0 f8f8 	udiv	r8, r0, r8
 8002620:	f7ff fcca 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8002624:	6866      	ldr	r6, [r4, #4]
 8002626:	4368      	muls	r0, r5
 8002628:	0076      	lsls	r6, r6, #1
 800262a:	fbb0 f6f6 	udiv	r6, r0, r6
 800262e:	f7ff fcc3 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8002632:	6863      	ldr	r3, [r4, #4]
 8002634:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	4368      	muls	r0, r5
 800263c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002640:	fbb0 f0f9 	udiv	r0, r0, r9
 8002644:	fb09 6610 	mls	r6, r9, r0, r6
 8002648:	f7ff fcb6 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 800264c:	fbb8 f8f9 	udiv	r8, r8, r9
 8002650:	00f6      	lsls	r6, r6, #3
 8002652:	6861      	ldr	r1, [r4, #4]
 8002654:	3632      	adds	r6, #50	; 0x32
 8002656:	fbb6 f6f9 	udiv	r6, r6, r9
 800265a:	0076      	lsls	r6, r6, #1
 800265c:	4368      	muls	r0, r5
 800265e:	0049      	lsls	r1, r1, #1
 8002660:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002664:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8002668:	fbb0 faf1 	udiv	sl, r0, r1
 800266c:	f7ff fca4 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8002670:	4345      	muls	r5, r0
 8002672:	6860      	ldr	r0, [r4, #4]
 8002674:	0040      	lsls	r0, r0, #1
 8002676:	fbb5 f0f0 	udiv	r0, r5, r0
 800267a:	fbb0 f0f9 	udiv	r0, r0, r9
 800267e:	fb09 a210 	mls	r2, r9, r0, sl
 8002682:	00d2      	lsls	r2, r2, #3
 8002684:	3232      	adds	r2, #50	; 0x32
 8002686:	fbb2 f3f9 	udiv	r3, r2, r9
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	4443      	add	r3, r8
 8002690:	441e      	add	r6, r3
 8002692:	60be      	str	r6, [r7, #8]
 8002694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002698:	429f      	cmp	r7, r3
 800269a:	d002      	beq.n	80026a2 <UART_SetConfig+0x14a>
 800269c:	4b3c      	ldr	r3, [pc, #240]	; (8002790 <UART_SetConfig+0x238>)
 800269e:	429f      	cmp	r7, r3
 80026a0:	d130      	bne.n	8002704 <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80026a2:	f7ff fca1 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 80026a6:	6863      	ldr	r3, [r4, #4]
 80026a8:	2519      	movs	r5, #25
 80026aa:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80026ae:	4368      	muls	r0, r5
 80026b0:	fbb0 f8f8 	udiv	r8, r0, r8
 80026b4:	f7ff fc98 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 80026b8:	6866      	ldr	r6, [r4, #4]
 80026ba:	4368      	muls	r0, r5
 80026bc:	00b6      	lsls	r6, r6, #2
 80026be:	fbb0 f6f6 	udiv	r6, r0, r6
 80026c2:	f7ff fc91 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 80026c6:	6863      	ldr	r3, [r4, #4]
 80026c8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	4368      	muls	r0, r5
 80026d0:	fbb0 f0f3 	udiv	r0, r0, r3
 80026d4:	fbb0 f0f9 	udiv	r0, r0, r9
 80026d8:	fb09 6610 	mls	r6, r9, r0, r6
 80026dc:	f7ff fc84 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 80026e0:	fbb8 f8f9 	udiv	r8, r8, r9
 80026e4:	6861      	ldr	r1, [r4, #4]
 80026e6:	0136      	lsls	r6, r6, #4
 80026e8:	4368      	muls	r0, r5
 80026ea:	0089      	lsls	r1, r1, #2
 80026ec:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80026f0:	3632      	adds	r6, #50	; 0x32
 80026f2:	fbb0 faf1 	udiv	sl, r0, r1
 80026f6:	fbb6 f6f9 	udiv	r6, r6, r9
 80026fa:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 80026fe:	f7ff fc73 	bl	8001fe8 <HAL_RCC_GetPCLK2Freq>
 8002702:	e02f      	b.n	8002764 <UART_SetConfig+0x20c>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002704:	f7ff fc58 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8002708:	6863      	ldr	r3, [r4, #4]
 800270a:	2519      	movs	r5, #25
 800270c:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8002710:	4368      	muls	r0, r5
 8002712:	fbb0 f8f8 	udiv	r8, r0, r8
 8002716:	f7ff fc4f 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 800271a:	6866      	ldr	r6, [r4, #4]
 800271c:	4368      	muls	r0, r5
 800271e:	00b6      	lsls	r6, r6, #2
 8002720:	fbb0 f6f6 	udiv	r6, r0, r6
 8002724:	f7ff fc48 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8002728:	6863      	ldr	r3, [r4, #4]
 800272a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4368      	muls	r0, r5
 8002732:	fbb0 f0f3 	udiv	r0, r0, r3
 8002736:	fbb0 f0f9 	udiv	r0, r0, r9
 800273a:	fb09 6610 	mls	r6, r9, r0, r6
 800273e:	f7ff fc3b 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8002742:	fbb8 f8f9 	udiv	r8, r8, r9
 8002746:	6861      	ldr	r1, [r4, #4]
 8002748:	0136      	lsls	r6, r6, #4
 800274a:	3632      	adds	r6, #50	; 0x32
 800274c:	4368      	muls	r0, r5
 800274e:	fbb6 f6f9 	udiv	r6, r6, r9
 8002752:	0089      	lsls	r1, r1, #2
 8002754:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002758:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 800275c:	fbb0 faf1 	udiv	sl, r0, r1
 8002760:	f7ff fc2a 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8002764:	4345      	muls	r5, r0
 8002766:	6860      	ldr	r0, [r4, #4]
 8002768:	0080      	lsls	r0, r0, #2
 800276a:	fbb5 f0f0 	udiv	r0, r5, r0
 800276e:	fbb0 f0f9 	udiv	r0, r0, r9
 8002772:	fb09 a210 	mls	r2, r9, r0, sl
 8002776:	0112      	lsls	r2, r2, #4
 8002778:	3232      	adds	r2, #50	; 0x32
 800277a:	fbb2 f3f9 	udiv	r3, r2, r9
 800277e:	f003 030f 	and.w	r3, r3, #15
 8002782:	4433      	add	r3, r6
 8002784:	4443      	add	r3, r8
 8002786:	60bb      	str	r3, [r7, #8]
 8002788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800278c:	40011000 	.word	0x40011000
 8002790:	40011400 	.word	0x40011400

08002794 <UART_WaitOnFlagUntilTimeout.constprop.3>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002796:	4604      	mov	r4, r0
 8002798:	460e      	mov	r6, r1
 800279a:	4617      	mov	r7, r2
 800279c:	461d      	mov	r5, r3
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800279e:	6821      	ldr	r1, [r4, #0]
 80027a0:	680b      	ldr	r3, [r1, #0]
 80027a2:	ea36 0303 	bics.w	r3, r6, r3
 80027a6:	d01b      	beq.n	80027e0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x4c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80027a8:	1c6b      	adds	r3, r5, #1
 80027aa:	d0f9      	beq.n	80027a0 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80027ac:	b995      	cbnz	r5, 80027d4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x40>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027ae:	6823      	ldr	r3, [r4, #0]
 80027b0:	68da      	ldr	r2, [r3, #12]
 80027b2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80027b6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027b8:	695a      	ldr	r2, [r3, #20]
 80027ba:	f022 0201 	bic.w	r2, r2, #1
 80027be:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80027c0:	2320      	movs	r3, #32
 80027c2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80027c6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027ca:	2300      	movs	r3, #0
 80027cc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80027d0:	2003      	movs	r0, #3
 80027d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80027d4:	f7fe fa22 	bl	8000c1c <HAL_GetTick>
 80027d8:	1bc0      	subs	r0, r0, r7
 80027da:	4285      	cmp	r5, r0
 80027dc:	d2df      	bcs.n	800279e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80027de:	e7e6      	b.n	80027ae <UART_WaitOnFlagUntilTimeout.constprop.3+0x1a>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 80027e0:	2000      	movs	r0, #0
}
 80027e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080027e4 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027e4:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 80027e6:	4604      	mov	r4, r0
 80027e8:	b340      	cbz	r0, 800283c <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80027ea:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80027ee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027f2:	b91b      	cbnz	r3, 80027fc <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027f4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80027f8:	f001 fb5a 	bl	8003eb0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027fc:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027fe:	2324      	movs	r3, #36	; 0x24
 8002800:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002804:	68d3      	ldr	r3, [r2, #12]
 8002806:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800280a:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800280c:	4620      	mov	r0, r4
 800280e:	f7ff fea3 	bl	8002558 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002812:	6823      	ldr	r3, [r4, #0]
 8002814:	691a      	ldr	r2, [r3, #16]
 8002816:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800281a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800281c:	695a      	ldr	r2, [r3, #20]
 800281e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002822:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800282a:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800282c:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 800282e:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002830:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002832:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002836:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 800283a:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 800283c:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 800283e:	bd10      	pop	{r4, pc}

08002840 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002844:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8002846:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800284a:	2b20      	cmp	r3, #32
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800284c:	4604      	mov	r4, r0
 800284e:	460d      	mov	r5, r1
 8002850:	4690      	mov	r8, r2
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8002852:	d150      	bne.n	80028f6 <HAL_UART_Transmit+0xb6>
  {
    if((pData == NULL ) || (Size == 0)) 
 8002854:	2900      	cmp	r1, #0
 8002856:	d04b      	beq.n	80028f0 <HAL_UART_Transmit+0xb0>
 8002858:	2a00      	cmp	r2, #0
 800285a:	d049      	beq.n	80028f0 <HAL_UART_Transmit+0xb0>
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800285c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002860:	2b01      	cmp	r3, #1
 8002862:	d048      	beq.n	80028f6 <HAL_UART_Transmit+0xb6>
 8002864:	2301      	movs	r3, #1
 8002866:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800286a:	2300      	movs	r3, #0
 800286c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800286e:	2321      	movs	r3, #33	; 0x21
 8002870:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002874:	f7fe f9d2 	bl	8000c1c <HAL_GetTick>

    huart->TxXferSize = Size;
 8002878:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800287c:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 800287e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002882:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002884:	b29b      	uxth	r3, r3
 8002886:	b323      	cbz	r3, 80028d2 <HAL_UART_Transmit+0x92>
    {
      huart->TxXferCount--;
 8002888:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800288a:	3b01      	subs	r3, #1
 800288c:	b29b      	uxth	r3, r3
 800288e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002890:	68a3      	ldr	r3, [r4, #8]
 8002892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002896:	4632      	mov	r2, r6
 8002898:	463b      	mov	r3, r7
 800289a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800289e:	4620      	mov	r0, r4
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80028a0:	d10e      	bne.n	80028c0 <HAL_UART_Transmit+0x80>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028a2:	f7ff ff77 	bl	8002794 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80028a6:	b110      	cbz	r0, 80028ae <HAL_UART_Transmit+0x6e>
        { 
          return HAL_TIMEOUT;
 80028a8:	2003      	movs	r0, #3
 80028aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80028ae:	882b      	ldrh	r3, [r5, #0]
 80028b0:	6822      	ldr	r2, [r4, #0]
 80028b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028b6:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80028b8:	6923      	ldr	r3, [r4, #16]
 80028ba:	b943      	cbnz	r3, 80028ce <HAL_UART_Transmit+0x8e>
        {
          pData +=2U;
 80028bc:	3502      	adds	r5, #2
 80028be:	e7e0      	b.n	8002882 <HAL_UART_Transmit+0x42>
          pData +=1U;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028c0:	f7ff ff68 	bl	8002794 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80028c4:	2800      	cmp	r0, #0
 80028c6:	d1ef      	bne.n	80028a8 <HAL_UART_Transmit+0x68>
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80028c8:	6823      	ldr	r3, [r4, #0]
 80028ca:	782a      	ldrb	r2, [r5, #0]
 80028cc:	605a      	str	r2, [r3, #4]
 80028ce:	3501      	adds	r5, #1
 80028d0:	e7d7      	b.n	8002882 <HAL_UART_Transmit+0x42>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028d2:	463b      	mov	r3, r7
 80028d4:	4632      	mov	r2, r6
 80028d6:	2140      	movs	r1, #64	; 0x40
 80028d8:	4620      	mov	r0, r4
 80028da:	f7ff ff5b 	bl	8002794 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80028de:	2800      	cmp	r0, #0
 80028e0:	d1e2      	bne.n	80028a8 <HAL_UART_Transmit+0x68>
    { 
      return HAL_TIMEOUT;
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80028e2:	2320      	movs	r3, #32
 80028e4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80028e8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    
    return HAL_OK;
 80028ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0)) 
    {
      return  HAL_ERROR;
 80028f0:	2001      	movs	r0, #1
 80028f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80028f6:	2002      	movs	r0, #2
  }
}
 80028f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080028fc <delay_us>:
		DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
	}
}

uint32_t DWT_Get(void){
	return DWT->CYCCNT;
 80028fc:	4b01      	ldr	r3, [pc, #4]	; (8002904 <delay_us+0x8>)
 80028fe:	685a      	ldr	r2, [r3, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	4770      	bx	lr
 8002904:	e0001000 	.word	0xe0001000

08002908 <TextLCD_Strobe>:


void TextLCD_Strobe(TextLCDType *lcd)

{
lcd->controlPort->ODR &= ~(lcd->strbPin);
 8002908:	6842      	ldr	r2, [r0, #4]
 800290a:	89c1      	ldrh	r1, [r0, #14]
 800290c:	6953      	ldr	r3, [r2, #20]



void TextLCD_Strobe(TextLCDType *lcd)

{
 800290e:	b510      	push	{r4, lr}
lcd->controlPort->ODR &= ~(lcd->strbPin);
 8002910:	ea23 0301 	bic.w	r3, r3, r1



void TextLCD_Strobe(TextLCDType *lcd)

{
 8002914:	4604      	mov	r4, r0
lcd->controlPort->ODR &= ~(lcd->strbPin);
 8002916:	6153      	str	r3, [r2, #20]
HAL_Delay(1);
 8002918:	2001      	movs	r0, #1
 800291a:	f7fe f985 	bl	8000c28 <HAL_Delay>
lcd->controlPort->ODR |= lcd->strbPin;
 800291e:	6862      	ldr	r2, [r4, #4]
 8002920:	89e1      	ldrh	r1, [r4, #14]
 8002922:	6953      	ldr	r3, [r2, #20]
 8002924:	430b      	orrs	r3, r1
 8002926:	6153      	str	r3, [r2, #20]
HAL_Delay(1);
 8002928:	2001      	movs	r0, #1

}
 800292a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

{
lcd->controlPort->ODR &= ~(lcd->strbPin);
HAL_Delay(1);
lcd->controlPort->ODR |= lcd->strbPin;
HAL_Delay(1);
 800292e:	f7fe b97b 	b.w	8000c28 <HAL_Delay>

08002932 <TextLCD_Cmd>:

}

void TextLCD_Cmd(TextLCDType *lcd, uint8_t cmd) {
lcd->controlPort->ODR &= ~(lcd->rsPin);
 8002932:	6842      	ldr	r2, [r0, #4]
lcd->controlPort->ODR |= lcd->strbPin;
HAL_Delay(1);

}

void TextLCD_Cmd(TextLCDType *lcd, uint8_t cmd) {
 8002934:	b538      	push	{r3, r4, r5, lr}
lcd->controlPort->ODR &= ~(lcd->rsPin);
 8002936:	8985      	ldrh	r5, [r0, #12]
 8002938:	6954      	ldr	r4, [r2, #20]
lcd->controlPort->ODR &= ~lcd->rwPin;
lcd->dataPort->ODR = cmd;
 800293a:	6883      	ldr	r3, [r0, #8]
HAL_Delay(1);

}

void TextLCD_Cmd(TextLCDType *lcd, uint8_t cmd) {
lcd->controlPort->ODR &= ~(lcd->rsPin);
 800293c:	ea24 0405 	bic.w	r4, r4, r5
 8002940:	6154      	str	r4, [r2, #20]
lcd->controlPort->ODR &= ~lcd->rwPin;
 8002942:	8a05      	ldrh	r5, [r0, #16]
 8002944:	6954      	ldr	r4, [r2, #20]
 8002946:	ea24 0405 	bic.w	r4, r4, r5
 800294a:	6154      	str	r4, [r2, #20]
lcd->dataPort->ODR = cmd;
 800294c:	6159      	str	r1, [r3, #20]
TextLCD_Strobe(lcd);
 800294e:	f7ff ffdb 	bl	8002908 <TextLCD_Strobe>
delay_us(45);
 8002952:	202d      	movs	r0, #45	; 0x2d
}
 8002954:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
void TextLCD_Cmd(TextLCDType *lcd, uint8_t cmd) {
lcd->controlPort->ODR &= ~(lcd->rsPin);
lcd->controlPort->ODR &= ~lcd->rwPin;
lcd->dataPort->ODR = cmd;
TextLCD_Strobe(lcd);
delay_us(45);
 8002958:	f7ff bfd0 	b.w	80028fc <delay_us>

0800295c <TextLCD_Data>:
}

void TextLCD_Data(TextLCDType *lcd, uint8_t data) {
lcd->controlPort->ODR |= lcd->rsPin;
 800295c:	6842      	ldr	r2, [r0, #4]
lcd->dataPort->ODR = cmd;
TextLCD_Strobe(lcd);
delay_us(45);
}

void TextLCD_Data(TextLCDType *lcd, uint8_t data) {
 800295e:	b538      	push	{r3, r4, r5, lr}
lcd->controlPort->ODR |= lcd->rsPin;
 8002960:	8985      	ldrh	r5, [r0, #12]
 8002962:	6954      	ldr	r4, [r2, #20]
lcd->controlPort->ODR &= ~lcd->rwPin;
lcd->dataPort->ODR = data;
 8002964:	6883      	ldr	r3, [r0, #8]
TextLCD_Strobe(lcd);
delay_us(45);
}

void TextLCD_Data(TextLCDType *lcd, uint8_t data) {
lcd->controlPort->ODR |= lcd->rsPin;
 8002966:	432c      	orrs	r4, r5
 8002968:	6154      	str	r4, [r2, #20]
lcd->controlPort->ODR &= ~lcd->rwPin;
 800296a:	8a05      	ldrh	r5, [r0, #16]
 800296c:	6954      	ldr	r4, [r2, #20]
 800296e:	ea24 0405 	bic.w	r4, r4, r5
 8002972:	6154      	str	r4, [r2, #20]
lcd->dataPort->ODR = data;
 8002974:	6159      	str	r1, [r3, #20]
TextLCD_Strobe(lcd);
 8002976:	f7ff ffc7 	bl	8002908 <TextLCD_Strobe>
delay_us(45);
 800297a:	202d      	movs	r0, #45	; 0x2d
}
 800297c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
void TextLCD_Data(TextLCDType *lcd, uint8_t data) {
lcd->controlPort->ODR |= lcd->rsPin;
lcd->controlPort->ODR &= ~lcd->rwPin;
lcd->dataPort->ODR = data;
TextLCD_Strobe(lcd);
delay_us(45);
 8002980:	f7ff bfbc 	b.w	80028fc <delay_us>

08002984 <TextLCD_Init>:
}

void TextLCD_Init(TextLCDType *lcd, GPIO_TypeDef *controlPort, uint16_t rsPin,
	uint16_t rwPin, uint16_t enPin, GPIO_TypeDef *dataPort, uint16_t dataPins) {
 8002984:	b538      	push	{r3, r4, r5, lr}
 8002986:	4604      	mov	r4, r0
lcd->dataPort = dataPort;
 8002988:	9d05      	ldr	r5, [sp, #20]
lcd->controlPort = controlPort;
lcd->rwPin = rwPin;
 800298a:	8223      	strh	r3, [r4, #16]
lcd->strbPin = enPin;
lcd->rsPin = rsPin;

lcd->controlPort->ODR &= ~(lcd->rsPin);
 800298c:	694b      	ldr	r3, [r1, #20]
TextLCD_Strobe(lcd);
delay_us(45);
}

void TextLCD_Init(TextLCDType *lcd, GPIO_TypeDef *controlPort, uint16_t rsPin,
	uint16_t rwPin, uint16_t enPin, GPIO_TypeDef *dataPort, uint16_t dataPins) {
 800298e:	f8bd 0010 	ldrh.w	r0, [sp, #16]
lcd->dataPort = dataPort;
lcd->controlPort = controlPort;
lcd->rwPin = rwPin;
lcd->strbPin = enPin;
lcd->rsPin = rsPin;
 8002992:	81a2      	strh	r2, [r4, #12]

lcd->controlPort->ODR &= ~(lcd->rsPin);
 8002994:	ea23 0202 	bic.w	r2, r3, r2
}

void TextLCD_Init(TextLCDType *lcd, GPIO_TypeDef *controlPort, uint16_t rsPin,
	uint16_t rwPin, uint16_t enPin, GPIO_TypeDef *dataPort, uint16_t dataPins) {
lcd->dataPort = dataPort;
lcd->controlPort = controlPort;
 8002998:	6061      	str	r1, [r4, #4]
lcd->rwPin = rwPin;
lcd->strbPin = enPin;
 800299a:	81e0      	strh	r0, [r4, #14]
delay_us(45);
}

void TextLCD_Init(TextLCDType *lcd, GPIO_TypeDef *controlPort, uint16_t rsPin,
	uint16_t rwPin, uint16_t enPin, GPIO_TypeDef *dataPort, uint16_t dataPins) {
lcd->dataPort = dataPort;
 800299c:	60a5      	str	r5, [r4, #8]
lcd->strbPin = enPin;
lcd->rsPin = rsPin;

lcd->controlPort->ODR &= ~(lcd->rsPin);

HAL_Delay(15);
 800299e:	200f      	movs	r0, #15
lcd->controlPort = controlPort;
lcd->rwPin = rwPin;
lcd->strbPin = enPin;
lcd->rsPin = rsPin;

lcd->controlPort->ODR &= ~(lcd->rsPin);
 80029a0:	614a      	str	r2, [r1, #20]

HAL_Delay(15);
 80029a2:	f7fe f941 	bl	8000c28 <HAL_Delay>

TextLCD_Cmd(lcd, 0x38);
 80029a6:	2138      	movs	r1, #56	; 0x38
 80029a8:	4620      	mov	r0, r4
 80029aa:	f7ff ffc2 	bl	8002932 <TextLCD_Cmd>
HAL_Delay(5);
 80029ae:	2005      	movs	r0, #5
 80029b0:	f7fe f93a 	bl	8000c28 <HAL_Delay>

TextLCD_Cmd(lcd, 0x38);
 80029b4:	2138      	movs	r1, #56	; 0x38
 80029b6:	4620      	mov	r0, r4
 80029b8:	f7ff ffbb 	bl	8002932 <TextLCD_Cmd>
delay_us(100);
 80029bc:	2064      	movs	r0, #100	; 0x64
 80029be:	f7ff ff9d 	bl	80028fc <delay_us>

TextLCD_Cmd(lcd, 0x38);
 80029c2:	4620      	mov	r0, r4
 80029c4:	2138      	movs	r1, #56	; 0x38
 80029c6:	f7ff ffb4 	bl	8002932 <TextLCD_Cmd>
//	delay_us(40);

TextLCD_Cmd(lcd, 0x38);
 80029ca:	4620      	mov	r0, r4
 80029cc:	2138      	movs	r1, #56	; 0x38
 80029ce:	f7ff ffb0 	bl	8002932 <TextLCD_Cmd>
//delay_us(40);

TextLCD_Cmd(lcd, 0x06);
 80029d2:	4620      	mov	r0, r4
 80029d4:	2106      	movs	r1, #6
 80029d6:	f7ff ffac 	bl	8002932 <TextLCD_Cmd>
//	delay_us(40);

TextLCD_Cmd(lcd, 0x0E);
 80029da:	4620      	mov	r0, r4
 80029dc:	210e      	movs	r1, #14
 80029de:	f7ff ffa8 	bl	8002932 <TextLCD_Cmd>
//	delay_us(40);

TextLCD_Cmd(lcd, 0x01);
 80029e2:	4620      	mov	r0, r4
 80029e4:	2101      	movs	r1, #1
 80029e6:	f7ff ffa4 	bl	8002932 <TextLCD_Cmd>

HAL_Delay(2);
 80029ea:	2002      	movs	r0, #2

//TextLCD_Cmd(lcd, 0x80);
//delay_us(40);

}
 80029ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
TextLCD_Cmd(lcd, 0x0E);
//	delay_us(40);

TextLCD_Cmd(lcd, 0x01);

HAL_Delay(2);
 80029f0:	f7fe b91a 	b.w	8000c28 <HAL_Delay>

080029f4 <TextLCD_Clear>:
			delay_us(45);

}

void TextLCD_Clear(TextLCDType *lcd) {
	lcd->controlPort->ODR &= ~(lcd->rsPin);
 80029f4:	6842      	ldr	r2, [r0, #4]
			lcd->controlPort->ODR &= ~lcd->rwPin;
			lcd->dataPort->ODR = 0x01;
 80029f6:	6883      	ldr	r3, [r0, #8]
			delay_us(45);

}

void TextLCD_Clear(TextLCDType *lcd) {
	lcd->controlPort->ODR &= ~(lcd->rsPin);
 80029f8:	6951      	ldr	r1, [r2, #20]
			TextLCD_Strobe(lcd);
			delay_us(45);

}

void TextLCD_Clear(TextLCDType *lcd) {
 80029fa:	b510      	push	{r4, lr}
	lcd->controlPort->ODR &= ~(lcd->rsPin);
 80029fc:	8984      	ldrh	r4, [r0, #12]
 80029fe:	ea21 0104 	bic.w	r1, r1, r4
 8002a02:	6151      	str	r1, [r2, #20]
			lcd->controlPort->ODR &= ~lcd->rwPin;
 8002a04:	8a04      	ldrh	r4, [r0, #16]
 8002a06:	6951      	ldr	r1, [r2, #20]
 8002a08:	ea21 0104 	bic.w	r1, r1, r4
 8002a0c:	6151      	str	r1, [r2, #20]
			lcd->dataPort->ODR = 0x01;
 8002a0e:	2201      	movs	r2, #1
 8002a10:	615a      	str	r2, [r3, #20]
			TextLCD_Strobe(lcd);
 8002a12:	f7ff ff79 	bl	8002908 <TextLCD_Strobe>
			HAL_Delay(2);
 8002a16:	2002      	movs	r0, #2
}
 8002a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void TextLCD_Clear(TextLCDType *lcd) {
	lcd->controlPort->ODR &= ~(lcd->rsPin);
			lcd->controlPort->ODR &= ~lcd->rwPin;
			lcd->dataPort->ODR = 0x01;
			TextLCD_Strobe(lcd);
			HAL_Delay(2);
 8002a1c:	f7fe b904 	b.w	8000c28 <HAL_Delay>

08002a20 <TextLCD_Position>:
void TextLCD_Position(TextLCDType *lcd, int x, int y)


 {

	if (x == 1)
 8002a20:	2901      	cmp	r1, #1
 8002a22:	d102      	bne.n	8002a2a <TextLCD_Position+0xa>

	TextLCD_Cmd(lcd, 0x80 + y);
 8002a24:	f1a2 0180 	sub.w	r1, r2, #128	; 0x80
 8002a28:	e003      	b.n	8002a32 <TextLCD_Position+0x12>

	if (x == 2)
 8002a2a:	2902      	cmp	r1, #2
 8002a2c:	d104      	bne.n	8002a38 <TextLCD_Position+0x18>

	TextLCD_Cmd(lcd, 0xC0 + y);
 8002a2e:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
 8002a32:	b2c9      	uxtb	r1, r1
 8002a34:	f7ff bf7d 	b.w	8002932 <TextLCD_Cmd>
 8002a38:	4770      	bx	lr

08002a3a <TextLCD_Puts>:
void TextLCD_Putchar(TextLCDType *lcd, uint8_t data)
{
	TextLCD_Data(lcd,data);
}

void TextLCD_Puts(TextLCDType*lcd, char*string){
 8002a3a:	b538      	push	{r3, r4, r5, lr}
 8002a3c:	4605      	mov	r5, r0
 8002a3e:	1e4c      	subs	r4, r1, #1

	while(* string !='\0')
 8002a40:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8002a44:	b119      	cbz	r1, 8002a4e <TextLCD_Puts+0x14>
	{
	 TextLCD_Data(lcd, *string);
 8002a46:	4628      	mov	r0, r5
 8002a48:	f7ff ff88 	bl	800295c <TextLCD_Data>
 8002a4c:	e7f8      	b.n	8002a40 <TextLCD_Puts+0x6>
	 string++;

	}
}
 8002a4e:	bd38      	pop	{r3, r4, r5, pc}

08002a50 <Read_Analog_Temp>:
		break;
	}
}

//Temprature
int16_t Read_Analog_Temp() {
 8002a50:	b510      	push	{r4, lr}

	HAL_ADC_Start(&hadc1);
 8002a52:	4833      	ldr	r0, [pc, #204]	; (8002b20 <Read_Analog_Temp+0xd0>)
 8002a54:	4c33      	ldr	r4, [pc, #204]	; (8002b24 <Read_Analog_Temp+0xd4>)
 8002a56:	f7fe f9a1 	bl	8000d9c <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 8002a5a:	f04f 31ff 	mov.w	r1, #4294967295
 8002a5e:	4830      	ldr	r0, [pc, #192]	; (8002b20 <Read_Analog_Temp+0xd0>)
 8002a60:	f7fe fa1a 	bl	8000e98 <HAL_ADC_PollForConversion>
 8002a64:	b918      	cbnz	r0, 8002a6e <Read_Analog_Temp+0x1e>
		channel_0 = HAL_ADC_GetValue(&hadc1);
 8002a66:	482e      	ldr	r0, [pc, #184]	; (8002b20 <Read_Analog_Temp+0xd0>)
 8002a68:	f7fe fa66 	bl	8000f38 <HAL_ADC_GetValue>
 8002a6c:	6020      	str	r0, [r4, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8002a6e:	482c      	ldr	r0, [pc, #176]	; (8002b20 <Read_Analog_Temp+0xd0>)
 8002a70:	f7fe f9f4 	bl	8000e5c <HAL_ADC_Stop>

	vOut = (3.3f * channel_0) / 4096.0f;
 8002a74:	edd4 7a00 	vldr	s15, [r4]
 8002a78:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002b28 <Read_Analog_Temp+0xd8>

	/* Calculate Thermistor Resistance. Code Begin*/

	recistance = ((10000 * 5.0F) / vOut) - 10000; // Rt = R0 * (( Vs / Vo ) - 10000) ,    Lste ut R ur (V = 2.5 * (R/(10000 + R))
 8002a7c:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002b2c <Read_Analog_Temp+0xdc>
	if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
		channel_0 = HAL_ADC_GetValue(&hadc1);
	}
	HAL_ADC_Stop(&hadc1);

	vOut = (3.3f * channel_0) / 4096.0f;
 8002a80:	4b2b      	ldr	r3, [pc, #172]	; (8002b30 <Read_Analog_Temp+0xe0>)
 8002a82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002b34 <Read_Analog_Temp+0xe4>
 8002a8e:	ee67 7a87 	vmul.f32	s15, s15, s14

	/* Calculate Thermistor Resistance. Code Begin*/

	recistance = ((10000 * 5.0F) / vOut) - 10000; // Rt = R0 * (( Vs / Vo ) - 10000) ,    Lste ut R ur (V = 2.5 * (R/(10000 + R))
 8002a92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a96:	eddf 6a28 	vldr	s13, [pc, #160]	; 8002b38 <Read_Analog_Temp+0xe8>
	if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
		channel_0 = HAL_ADC_GetValue(&hadc1);
	}
	HAL_ADC_Stop(&hadc1);

	vOut = (3.3f * channel_0) / 4096.0f;
 8002a9a:	edc3 7a00 	vstr	s15, [r3]

	/* Calculate Thermistor Resistance. Code Begin*/

	recistance = ((10000 * 5.0F) / vOut) - 10000; // Rt = R0 * (( Vs / Vo ) - 10000) ,    Lste ut R ur (V = 2.5 * (R/(10000 + R))
 8002a9e:	ee77 7a66 	vsub.f32	s15, s14, s13
 8002aa2:	4b26      	ldr	r3, [pc, #152]	; (8002b3c <Read_Analog_Temp+0xec>)

	/* Calculate Thermistor Resistance. Code End*/

	/* Calculate Temprature. Code Begin*/
	temp = 1.0f / ((log(recistance / 10000) / 3450.0f) + (1.0f / 298.15f));
 8002aa4:	ee87 7aa6 	vdiv.f32	s14, s15, s13

	vOut = (3.3f * channel_0) / 4096.0f;

	/* Calculate Thermistor Resistance. Code Begin*/

	recistance = ((10000 * 5.0F) / vOut) - 10000; // Rt = R0 * (( Vs / Vo ) - 10000) ,    Lste ut R ur (V = 2.5 * (R/(10000 + R))
 8002aa8:	edc3 7a00 	vstr	s15, [r3]

	/* Calculate Thermistor Resistance. Code End*/

	/* Calculate Temprature. Code Begin*/
	temp = 1.0f / ((log(recistance / 10000) / 3450.0f) + (1.0f / 298.15f));
 8002aac:	ee17 0a10 	vmov	r0, s14
 8002ab0:	f7fd fd52 	bl	8000558 <__aeabi_f2d>
 8002ab4:	ec41 0b10 	vmov	d0, r0, r1
 8002ab8:	f001 fed4 	bl	8004864 <log>
 8002abc:	a314      	add	r3, pc, #80	; (adr r3, 8002b10 <Read_Analog_Temp+0xc0>)
 8002abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac2:	ec51 0b10 	vmov	r0, r1, d0
 8002ac6:	f7fd fec5 	bl	8000854 <__aeabi_ddiv>
 8002aca:	a313      	add	r3, pc, #76	; (adr r3, 8002b18 <Read_Analog_Temp+0xc8>)
 8002acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad0:	f7fd fbe4 	bl	800029c <__adddf3>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	2000      	movs	r0, #0
 8002ada:	4919      	ldr	r1, [pc, #100]	; (8002b40 <Read_Analog_Temp+0xf0>)
 8002adc:	f7fd feba 	bl	8000854 <__aeabi_ddiv>
 8002ae0:	f7fe f83e 	bl	8000b60 <__aeabi_d2iz>
	temprature = temp - 273.15f;
 8002ae4:	ee07 0a90 	vmov	s15, r0
 8002ae8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002b44 <Read_Analog_Temp+0xf4>
	recistance = ((10000 * 5.0F) / vOut) - 10000; // Rt = R0 * (( Vs / Vo ) - 10000) ,    Lste ut R ur (V = 2.5 * (R/(10000 + R))

	/* Calculate Thermistor Resistance. Code End*/

	/* Calculate Temprature. Code Begin*/
	temp = 1.0f / ((log(recistance / 10000) / 3450.0f) + (1.0f / 298.15f));
 8002aec:	4b16      	ldr	r3, [pc, #88]	; (8002b48 <Read_Analog_Temp+0xf8>)
	temprature = temp - 273.15f;
 8002aee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	recistance = ((10000 * 5.0F) / vOut) - 10000; // Rt = R0 * (( Vs / Vo ) - 10000) ,    Lste ut R ur (V = 2.5 * (R/(10000 + R))

	/* Calculate Thermistor Resistance. Code End*/

	/* Calculate Temprature. Code Begin*/
	temp = 1.0f / ((log(recistance / 10000) / 3450.0f) + (1.0f / 298.15f));
 8002af2:	6018      	str	r0, [r3, #0]
	temprature = temp - 273.15f;
 8002af4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002af8:	4b14      	ldr	r3, [pc, #80]	; (8002b4c <Read_Analog_Temp+0xfc>)
 8002afa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002afe:	ee17 0a90 	vmov	r0, s15
 8002b02:	edc3 7a00 	vstr	s15, [r3]
	/* Calculate Temprature. Code End*/

	//sprintf(str, "vOut: %d\n\r", temprature);
	//HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
	return temprature;
}
 8002b06:	b200      	sxth	r0, r0
 8002b08:	bd10      	pop	{r4, pc}
 8002b0a:	bf00      	nop
 8002b0c:	f3af 8000 	nop.w
 8002b10:	00000000 	.word	0x00000000
 8002b14:	40aaf400 	.word	0x40aaf400
 8002b18:	e0000000 	.word	0xe0000000
 8002b1c:	3f6b79e1 	.word	0x3f6b79e1
 8002b20:	200001e4 	.word	0x200001e4
 8002b24:	20000198 	.word	0x20000198
 8002b28:	40533333 	.word	0x40533333
 8002b2c:	47435000 	.word	0x47435000
 8002b30:	2000019c 	.word	0x2000019c
 8002b34:	39800000 	.word	0x39800000
 8002b38:	461c4000 	.word	0x461c4000
 8002b3c:	2000027c 	.word	0x2000027c
 8002b40:	3ff00000 	.word	0x3ff00000
 8002b44:	43889333 	.word	0x43889333
 8002b48:	200001d4 	.word	0x200001d4
 8002b4c:	200002f8 	.word	0x200002f8

08002b50 <activate_Deactivate>:

}

// Activate or deactivate the alarm-system
void activate_Deactivate() {
	if (ARM_DISARM_flag == 0) //ACTIVATED
 8002b50:	4b54      	ldr	r3, [pc, #336]	; (8002ca4 <activate_Deactivate+0x154>)
		}

}

// Activate or deactivate the alarm-system
void activate_Deactivate() {
 8002b52:	b570      	push	{r4, r5, r6, lr}
	if (ARM_DISARM_flag == 0) //ACTIVATED
 8002b54:	681d      	ldr	r5, [r3, #0]
 8002b56:	2d00      	cmp	r5, #0
 8002b58:	d168      	bne.n	8002c2c <activate_Deactivate+0xdc>
			{

		//red light on
		// all sensors on
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 1) { // PIR
 8002b5a:	2102      	movs	r1, #2
 8002b5c:	4852      	ldr	r0, [pc, #328]	; (8002ca8 <activate_Deactivate+0x158>)
 8002b5e:	f7fe fbcd 	bl	80012fc <HAL_GPIO_ReadPin>
 8002b62:	2801      	cmp	r0, #1
 8002b64:	4604      	mov	r4, r0
 8002b66:	d10f      	bne.n	8002b88 <activate_Deactivate+0x38>

			PIR = 1;
 8002b68:	4b50      	ldr	r3, [pc, #320]	; (8002cac <activate_Deactivate+0x15c>)
 8002b6a:	6018      	str	r0, [r3, #0]
			timer = 1;
 8002b6c:	4b50      	ldr	r3, [pc, #320]	; (8002cb0 <activate_Deactivate+0x160>)
 8002b6e:	6018      	str	r0, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim11);
 8002b70:	4850      	ldr	r0, [pc, #320]	; (8002cb4 <activate_Deactivate+0x164>)
 8002b72:	f7ff fac7 	bl	8002104 <HAL_TIM_Base_Start_IT>

			TextLCD_Position(&lcd, 2, 1);
 8002b76:	2102      	movs	r1, #2
 8002b78:	484f      	ldr	r0, [pc, #316]	; (8002cb8 <activate_Deactivate+0x168>)
 8002b7a:	4622      	mov	r2, r4
 8002b7c:	f7ff ff50 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "!PIR!DETECTED!");
 8002b80:	494e      	ldr	r1, [pc, #312]	; (8002cbc <activate_Deactivate+0x16c>)
 8002b82:	484d      	ldr	r0, [pc, #308]	; (8002cb8 <activate_Deactivate+0x168>)
 8002b84:	f7ff ff59 	bl	8002a3a <TextLCD_Puts>

		}

		if ((set_Temp + 2) <= temprature) { // alarm on if set_temp + 2 is lower than the temprature.
 8002b88:	4b4d      	ldr	r3, [pc, #308]	; (8002cc0 <activate_Deactivate+0x170>)
 8002b8a:	4a4e      	ldr	r2, [pc, #312]	; (8002cc4 <activate_Deactivate+0x174>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6812      	ldr	r2, [r2, #0]
 8002b90:	3301      	adds	r3, #1
 8002b92:	4293      	cmp	r3, r2
 8002b94:	da09      	bge.n	8002baa <activate_Deactivate+0x5a>
			alarm = 1;
 8002b96:	4b4c      	ldr	r3, [pc, #304]	; (8002cc8 <activate_Deactivate+0x178>)
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002b98:	484c      	ldr	r0, [pc, #304]	; (8002ccc <activate_Deactivate+0x17c>)
			TextLCD_Puts(&lcd, "!PIR!DETECTED!");

		}

		if ((set_Temp + 2) <= temprature) { // alarm on if set_temp + 2 is lower than the temprature.
			alarm = 1;
 8002b9a:	2201      	movs	r2, #1
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002b9c:	2100      	movs	r1, #0
			TextLCD_Puts(&lcd, "!PIR!DETECTED!");

		}

		if ((set_Temp + 2) <= temprature) { // alarm on if set_temp + 2 is lower than the temprature.
			alarm = 1;
 8002b9e:	601a      	str	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002ba0:	f7ff fc94 	bl	80024cc <HAL_TIM_PWM_Start>
			HAL_TIM_Base_Start_IT(&htim11);
 8002ba4:	4843      	ldr	r0, [pc, #268]	; (8002cb4 <activate_Deactivate+0x164>)
 8002ba6:	f7ff faad 	bl	8002104 <HAL_TIM_Base_Start_IT>
		}
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) == 0) { // alarm on if the diamond is being lifted
 8002baa:	2104      	movs	r1, #4
 8002bac:	4848      	ldr	r0, [pc, #288]	; (8002cd0 <activate_Deactivate+0x180>)
 8002bae:	f7fe fba5 	bl	80012fc <HAL_GPIO_ReadPin>
 8002bb2:	4601      	mov	r1, r0
 8002bb4:	b940      	cbnz	r0, 8002bc8 <activate_Deactivate+0x78>
			alarm = 1;
 8002bb6:	4b44      	ldr	r3, [pc, #272]	; (8002cc8 <activate_Deactivate+0x178>)
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002bb8:	4844      	ldr	r0, [pc, #272]	; (8002ccc <activate_Deactivate+0x17c>)
			alarm = 1;
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
			HAL_TIM_Base_Start_IT(&htim11);
		}
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) == 0) { // alarm on if the diamond is being lifted
			alarm = 1;
 8002bba:	2201      	movs	r2, #1
 8002bbc:	601a      	str	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002bbe:	f7ff fc85 	bl	80024cc <HAL_TIM_PWM_Start>
			HAL_TIM_Base_Start_IT(&htim11);
 8002bc2:	483c      	ldr	r0, [pc, #240]	; (8002cb4 <activate_Deactivate+0x164>)
 8002bc4:	f7ff fa9e 	bl	8002104 <HAL_TIM_Base_Start_IT>
		}

		if ((set_x + set_Threshold) <= xg || (set_x - set_Threshold) >= xg
 8002bc8:	4b42      	ldr	r3, [pc, #264]	; (8002cd4 <activate_Deactivate+0x184>)
 8002bca:	4943      	ldr	r1, [pc, #268]	; (8002cd8 <activate_Deactivate+0x188>)
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	4b43      	ldr	r3, [pc, #268]	; (8002cdc <activate_Deactivate+0x18c>)
 8002bd0:	6809      	ldr	r1, [r1, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	18d0      	adds	r0, r2, r3
 8002bd6:	4288      	cmp	r0, r1
 8002bd8:	dd16      	ble.n	8002c08 <activate_Deactivate+0xb8>
 8002bda:	1ad2      	subs	r2, r2, r3
 8002bdc:	4291      	cmp	r1, r2
 8002bde:	dd13      	ble.n	8002c08 <activate_Deactivate+0xb8>
				||	// alarm on if an activty is generating higher than the threshold
				(set_y + set_Threshold) <= yg || (set_y - set_Threshold) >= yg
 8002be0:	4a3f      	ldr	r2, [pc, #252]	; (8002ce0 <activate_Deactivate+0x190>)
 8002be2:	4940      	ldr	r1, [pc, #256]	; (8002ce4 <activate_Deactivate+0x194>)
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	6809      	ldr	r1, [r1, #0]
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
			HAL_TIM_Base_Start_IT(&htim11);
		}

		if ((set_x + set_Threshold) <= xg || (set_x - set_Threshold) >= xg
				||	// alarm on if an activty is generating higher than the threshold
 8002be8:	1898      	adds	r0, r3, r2
 8002bea:	4288      	cmp	r0, r1
 8002bec:	dd0c      	ble.n	8002c08 <activate_Deactivate+0xb8>
				(set_y + set_Threshold) <= yg || (set_y - set_Threshold) >= yg
 8002bee:	1ad2      	subs	r2, r2, r3
 8002bf0:	4291      	cmp	r1, r2
 8002bf2:	dd09      	ble.n	8002c08 <activate_Deactivate+0xb8>
				|| (set_z + set_Threshold) <= zg
 8002bf4:	4a3c      	ldr	r2, [pc, #240]	; (8002ce8 <activate_Deactivate+0x198>)
 8002bf6:	493d      	ldr	r1, [pc, #244]	; (8002cec <activate_Deactivate+0x19c>)
 8002bf8:	6812      	ldr	r2, [r2, #0]
 8002bfa:	6809      	ldr	r1, [r1, #0]
 8002bfc:	1898      	adds	r0, r3, r2
 8002bfe:	4288      	cmp	r0, r1
 8002c00:	dd02      	ble.n	8002c08 <activate_Deactivate+0xb8>
				|| (set_z - set_Threshold) >= zg)
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	4299      	cmp	r1, r3
 8002c06:	dc09      	bgt.n	8002c1c <activate_Deactivate+0xcc>

				{
			alarm = 1;
 8002c08:	4b2f      	ldr	r3, [pc, #188]	; (8002cc8 <activate_Deactivate+0x178>)
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002c0a:	4830      	ldr	r0, [pc, #192]	; (8002ccc <activate_Deactivate+0x17c>)
				(set_y + set_Threshold) <= yg || (set_y - set_Threshold) >= yg
				|| (set_z + set_Threshold) <= zg
				|| (set_z - set_Threshold) >= zg)

				{
			alarm = 1;
 8002c0c:	2201      	movs	r2, #1
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002c0e:	2100      	movs	r1, #0
				(set_y + set_Threshold) <= yg || (set_y - set_Threshold) >= yg
				|| (set_z + set_Threshold) <= zg
				|| (set_z - set_Threshold) >= zg)

				{
			alarm = 1;
 8002c10:	601a      	str	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002c12:	f7ff fc5b 	bl	80024cc <HAL_TIM_PWM_Start>
			HAL_TIM_Base_Start_IT(&htim11);
 8002c16:	4827      	ldr	r0, [pc, #156]	; (8002cb4 <activate_Deactivate+0x164>)
 8002c18:	f7ff fa74 	bl	8002104 <HAL_TIM_Base_Start_IT>
		}

		if (svar == -2)
 8002c1c:	4b34      	ldr	r3, [pc, #208]	; (8002cf0 <activate_Deactivate+0x1a0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	3302      	adds	r3, #2
 8002c22:	d13d      	bne.n	8002ca0 <activate_Deactivate+0x150>
			state = IDLE;
 8002c24:	4b33      	ldr	r3, [pc, #204]	; (8002cf4 <activate_Deactivate+0x1a4>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	701a      	strb	r2, [r3, #0]
 8002c2a:	bd70      	pop	{r4, r5, r6, pc}
		// If a sensor is tripped, the passive buzzer will go on

	}

	else if (ARM_DISARM_flag == 1) // DEACTIVATED
 8002c2c:	2d01      	cmp	r5, #1
 8002c2e:	d137      	bne.n	8002ca0 <activate_Deactivate+0x150>
			{
		HAL_TIM_PWM_Stop(&htim10, TIM_CHANNEL_1);
 8002c30:	2100      	movs	r1, #0
 8002c32:	4826      	ldr	r0, [pc, #152]	; (8002ccc <activate_Deactivate+0x17c>)
 8002c34:	f7ff fc60 	bl	80024f8 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop_IT(&htim11);
 8002c38:	481e      	ldr	r0, [pc, #120]	; (8002cb4 <activate_Deactivate+0x164>)
 8002c3a:	f7ff fa6e 	bl	800211a <HAL_TIM_Base_Stop_IT>
		PIR = 0;
 8002c3e:	4b1b      	ldr	r3, [pc, #108]	; (8002cac <activate_Deactivate+0x15c>)
		timer = 0;
		sec = 0;
		sec10 = 3;

		TextLCD_Clear(&lcd);
 8002c40:	481d      	ldr	r0, [pc, #116]	; (8002cb8 <activate_Deactivate+0x168>)

	else if (ARM_DISARM_flag == 1) // DEACTIVATED
			{
		HAL_TIM_PWM_Stop(&htim10, TIM_CHANNEL_1);
		HAL_TIM_Base_Stop_IT(&htim11);
		PIR = 0;
 8002c42:	2400      	movs	r4, #0
 8002c44:	601c      	str	r4, [r3, #0]
		timer = 0;
 8002c46:	4b1a      	ldr	r3, [pc, #104]	; (8002cb0 <activate_Deactivate+0x160>)
 8002c48:	601c      	str	r4, [r3, #0]
		sec = 0;
 8002c4a:	4b2b      	ldr	r3, [pc, #172]	; (8002cf8 <activate_Deactivate+0x1a8>)
 8002c4c:	601c      	str	r4, [r3, #0]
		sec10 = 3;
 8002c4e:	4b2b      	ldr	r3, [pc, #172]	; (8002cfc <activate_Deactivate+0x1ac>)
 8002c50:	2603      	movs	r6, #3
 8002c52:	601e      	str	r6, [r3, #0]

		TextLCD_Clear(&lcd);
 8002c54:	f7ff fece 	bl	80029f4 <TextLCD_Clear>

		TextLCD_Position(&lcd, 2, 3);
 8002c58:	4632      	mov	r2, r6
 8002c5a:	2102      	movs	r1, #2
 8002c5c:	4816      	ldr	r0, [pc, #88]	; (8002cb8 <activate_Deactivate+0x168>)
 8002c5e:	f7ff fedf 	bl	8002a20 <TextLCD_Position>
		TextLCD_Puts(&lcd, "DEACTIVATED!");
 8002c62:	4927      	ldr	r1, [pc, #156]	; (8002d00 <activate_Deactivate+0x1b0>)
 8002c64:	4814      	ldr	r0, [pc, #80]	; (8002cb8 <activate_Deactivate+0x168>)
 8002c66:	f7ff fee8 	bl	8002a3a <TextLCD_Puts>
		HAL_Delay(2000);
 8002c6a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002c6e:	f7fd ffdb 	bl	8000c28 <HAL_Delay>
		TextLCD_Clear(&lcd);
 8002c72:	4811      	ldr	r0, [pc, #68]	; (8002cb8 <activate_Deactivate+0x168>)
 8002c74:	f7ff febe 	bl	80029f4 <TextLCD_Clear>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
 8002c78:	462a      	mov	r2, r5
 8002c7a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c7e:	4821      	ldr	r0, [pc, #132]	; (8002d04 <activate_Deactivate+0x1b4>)
 8002c80:	f7fe fb42 	bl	8001308 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8002c84:	4622      	mov	r2, r4
 8002c86:	2120      	movs	r1, #32
 8002c88:	481e      	ldr	r0, [pc, #120]	; (8002d04 <activate_Deactivate+0x1b4>)
 8002c8a:	f7fe fb3d 	bl	8001308 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 8002c8e:	4622      	mov	r2, r4
 8002c90:	2110      	movs	r1, #16
 8002c92:	481c      	ldr	r0, [pc, #112]	; (8002d04 <activate_Deactivate+0x1b4>)
 8002c94:	f7fe fb38 	bl	8001308 <HAL_GPIO_WritePin>

		activate_deactivate = 0;
 8002c98:	4b1b      	ldr	r3, [pc, #108]	; (8002d08 <activate_Deactivate+0x1b8>)
 8002c9a:	601c      	str	r4, [r3, #0]

		state = IDLE;
 8002c9c:	4b15      	ldr	r3, [pc, #84]	; (8002cf4 <activate_Deactivate+0x1a4>)
 8002c9e:	701c      	strb	r4, [r3, #0]
 8002ca0:	bd70      	pop	{r4, r5, r6, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000004 	.word	0x20000004
 8002ca8:	40020000 	.word	0x40020000
 8002cac:	200000bc 	.word	0x200000bc
 8002cb0:	200000c8 	.word	0x200000c8
 8002cb4:	20000230 	.word	0x20000230
 8002cb8:	200000ec 	.word	0x200000ec
 8002cbc:	08004d50 	.word	0x08004d50
 8002cc0:	20000000 	.word	0x20000000
 8002cc4:	200002f8 	.word	0x200002f8
 8002cc8:	200000a8 	.word	0x200000a8
 8002ccc:	20000158 	.word	0x20000158
 8002cd0:	40020c00 	.word	0x40020c00
 8002cd4:	20000278 	.word	0x20000278
 8002cd8:	20000308 	.word	0x20000308
 8002cdc:	2000000c 	.word	0x2000000c
 8002ce0:	20000304 	.word	0x20000304
 8002ce4:	200002f4 	.word	0x200002f4
 8002ce8:	200001dc 	.word	0x200001dc
 8002cec:	200001d8 	.word	0x200001d8
 8002cf0:	20000008 	.word	0x20000008
 8002cf4:	200000b0 	.word	0x200000b0
 8002cf8:	200000cc 	.word	0x200000cc
 8002cfc:	20000010 	.word	0x20000010
 8002d00:	08004d5f 	.word	0x08004d5f
 8002d04:	40020400 	.word	0x40020400
 8002d08:	200000b8 	.word	0x200000b8

08002d0c <sirenON>:
}

//Alarm ON
void sirenON() {

	activate_deactivate = 0;
 8002d0c:	4b16      	ldr	r3, [pc, #88]	; (8002d68 <sirenON+0x5c>)
	PIR = 0;

	TextLCD_Position(&lcd, 2, 3);
 8002d0e:	4817      	ldr	r0, [pc, #92]	; (8002d6c <sirenON+0x60>)

	}
}

//Alarm ON
void sirenON() {
 8002d10:	b510      	push	{r4, lr}

	activate_deactivate = 0;
 8002d12:	2400      	movs	r4, #0
 8002d14:	601c      	str	r4, [r3, #0]
	PIR = 0;
 8002d16:	4b16      	ldr	r3, [pc, #88]	; (8002d70 <sirenON+0x64>)

	TextLCD_Position(&lcd, 2, 3);
 8002d18:	2203      	movs	r2, #3
 8002d1a:	2102      	movs	r1, #2

//Alarm ON
void sirenON() {

	activate_deactivate = 0;
	PIR = 0;
 8002d1c:	601c      	str	r4, [r3, #0]

	TextLCD_Position(&lcd, 2, 3);
 8002d1e:	f7ff fe7f 	bl	8002a20 <TextLCD_Position>
	TextLCD_Puts(&lcd, "!ALARM!");
 8002d22:	4914      	ldr	r1, [pc, #80]	; (8002d74 <sirenON+0x68>)
 8002d24:	4811      	ldr	r0, [pc, #68]	; (8002d6c <sirenON+0x60>)
 8002d26:	f7ff fe88 	bl	8002a3a <TextLCD_Puts>

	if (volym == 1) {
 8002d2a:	4b13      	ldr	r3, [pc, #76]	; (8002d78 <sirenON+0x6c>)
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	2a01      	cmp	r2, #1
 8002d30:	d105      	bne.n	8002d3e <sirenON+0x32>
		__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 1260); // 1260 / 4200 = 30% duty cycle
 8002d32:	4a12      	ldr	r2, [pc, #72]	; (8002d7c <sirenON+0x70>)
 8002d34:	6812      	ldr	r2, [r2, #0]
 8002d36:	f240 41ec 	movw	r1, #1260	; 0x4ec
 8002d3a:	6351      	str	r1, [r2, #52]	; 0x34
 8002d3c:	e007      	b.n	8002d4e <sirenON+0x42>

	}

	else if (volym == 2) {
 8002d3e:	2a02      	cmp	r2, #2
 8002d40:	d105      	bne.n	8002d4e <sirenON+0x42>
		__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 2100); // 2100/4200 = 50% duty cycle
 8002d42:	4a0e      	ldr	r2, [pc, #56]	; (8002d7c <sirenON+0x70>)

		volym = 0;
 8002d44:	601c      	str	r4, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 1260); // 1260 / 4200 = 30% duty cycle

	}

	else if (volym == 2) {
		__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 2100); // 2100/4200 = 50% duty cycle
 8002d46:	6812      	ldr	r2, [r2, #0]
 8002d48:	f640 0134 	movw	r1, #2100	; 0x834
 8002d4c:	6351      	str	r1, [r2, #52]	; 0x34

		volym = 0;
	}

	if (check_sek != sekTick) {
 8002d4e:	480c      	ldr	r0, [pc, #48]	; (8002d80 <sirenON+0x74>)
 8002d50:	490c      	ldr	r1, [pc, #48]	; (8002d84 <sirenON+0x78>)
 8002d52:	6802      	ldr	r2, [r0, #0]
 8002d54:	680c      	ldr	r4, [r1, #0]
 8002d56:	4294      	cmp	r4, r2
 8002d58:	d004      	beq.n	8002d64 <sirenON+0x58>
		volym++;
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	3201      	adds	r2, #1
 8002d5e:	601a      	str	r2, [r3, #0]
		check_sek = sekTick;
 8002d60:	6803      	ldr	r3, [r0, #0]
 8002d62:	600b      	str	r3, [r1, #0]
 8002d64:	bd10      	pop	{r4, pc}
 8002d66:	bf00      	nop
 8002d68:	200000b8 	.word	0x200000b8
 8002d6c:	200000ec 	.word	0x200000ec
 8002d70:	200000bc 	.word	0x200000bc
 8002d74:	08004d6c 	.word	0x08004d6c
 8002d78:	200000a4 	.word	0x200000a4
 8002d7c:	20000158 	.word	0x20000158
 8002d80:	200000d8 	.word	0x200000d8
 8002d84:	2000009c 	.word	0x2000009c

08002d88 <SystemClock_Config>:

}

/** System Clock Configuration
 */
void SystemClock_Config(void) {
 8002d88:	b530      	push	{r4, r5, lr}
 8002d8a:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	4b27      	ldr	r3, [pc, #156]	; (8002e2c <SystemClock_Config+0xa4>)
 8002d90:	9201      	str	r2, [sp, #4]
 8002d92:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002d94:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002d98:	6419      	str	r1, [r3, #64]	; 0x40
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
	;

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d9c:	4924      	ldr	r1, [pc, #144]	; (8002e30 <SystemClock_Config+0xa8>)
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8002d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da2:	9301      	str	r3, [sp, #4]
 8002da4:	9b01      	ldr	r3, [sp, #4]
	;

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002da6:	9202      	str	r2, [sp, #8]
 8002da8:	680b      	ldr	r3, [r1, #0]
 8002daa:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002dae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002db2:	600b      	str	r3, [r1, #0]
 8002db4:	680b      	ldr	r3, [r1, #0]
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002db6:	920f      	str	r2, [sp, #60]	; 0x3c
	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
	;

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002db8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002dbc:	9302      	str	r3, [sp, #8]
 8002dbe:	9b02      	ldr	r3, [sp, #8]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = 16;
 8002dc4:	2310      	movs	r3, #16
 8002dc6:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 16;
 8002dc8:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8002dca:	f44f 73a8 	mov.w	r3, #336	; 0x150

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002dce:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 16;
	RCC_OscInitStruct.PLL.PLLN = 336;
 8002dd0:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002dd2:	2504      	movs	r5, #4
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8002dd4:	2307      	movs	r3, #7
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002dd6:	a808      	add	r0, sp, #32

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002dd8:	9408      	str	r4, [sp, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dda:	940e      	str	r4, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 16;
	RCC_OscInitStruct.PLL.PLLN = 336;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002ddc:	9512      	str	r5, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8002dde:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002de0:	f7fe fe64 	bl	8001aac <HAL_RCC_OscConfig>
 8002de4:	b100      	cbz	r0, 8002de8 <SystemClock_Config+0x60>
 8002de6:	e7fe      	b.n	8002de6 <SystemClock_Config+0x5e>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002de8:	230f      	movs	r3, #15
 8002dea:	9303      	str	r3, [sp, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dec:	9005      	str	r0, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002dee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002df2:	9007      	str	r0, [sp, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002df4:	4621      	mov	r1, r4
 8002df6:	a803      	add	r0, sp, #12

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002df8:	9404      	str	r4, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002dfa:	9306      	str	r3, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002dfc:	f7ff f822 	bl	8001e44 <HAL_RCC_ClockConfig>
 8002e00:	4604      	mov	r4, r0
 8002e02:	b100      	cbz	r0, 8002e06 <SystemClock_Config+0x7e>
 8002e04:	e7fe      	b.n	8002e04 <SystemClock_Config+0x7c>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8002e06:	f7ff f8d1 	bl	8001fac <HAL_RCC_GetHCLKFreq>
 8002e0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e12:	f7fe f97d 	bl	8001110 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002e16:	4628      	mov	r0, r5
 8002e18:	f7fe f990 	bl	800113c <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002e1c:	4622      	mov	r2, r4
 8002e1e:	4621      	mov	r1, r4
 8002e20:	f04f 30ff 	mov.w	r0, #4294967295
 8002e24:	f7fe f934 	bl	8001090 <HAL_NVIC_SetPriority>
}
 8002e28:	b015      	add	sp, #84	; 0x54
 8002e2a:	bd30      	pop	{r4, r5, pc}
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	40007000 	.word	0x40007000

08002e34 <activeBuzzer>:
}

/* USER CODE BEGIN 4 */

//Buzzer
void activeBuzzer() {
 8002e34:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8002e36:	4c09      	ldr	r4, [pc, #36]	; (8002e5c <activeBuzzer+0x28>)
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e3e:	4620      	mov	r0, r4
 8002e40:	f7fe fa62 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_Delay(800);
 8002e44:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002e48:	f7fd feee 	bl	8000c28 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8002e4c:	4620      	mov	r0, r4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f44f 7100 	mov.w	r1, #512	; 0x200
}
 8002e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

//Buzzer
void activeBuzzer() {
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
	HAL_Delay(800);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8002e58:	f7fe ba56 	b.w	8001308 <HAL_GPIO_WritePin>
 8002e5c:	40020400 	.word	0x40020400

08002e60 <check_Code>:

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/

//recieve the input from keypad and check if code is right
void check_Code(int keyVal) {
 8002e60:	b570      	push	{r4, r5, r6, lr}

	switch (state) {
 8002e62:	4d98      	ldr	r5, [pc, #608]	; (80030c4 <check_Code+0x264>)
 8002e64:	782b      	ldrb	r3, [r5, #0]

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/

//recieve the input from keypad and check if code is right
void check_Code(int keyVal) {
 8002e66:	4604      	mov	r4, r0

	switch (state) {
 8002e68:	2b0d      	cmp	r3, #13
 8002e6a:	f200 8298 	bhi.w	800339e <check_Code+0x53e>
 8002e6e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002e72:	000e      	.short	0x000e
 8002e74:	005000c2 	.word	0x005000c2
 8002e78:	01180107 	.word	0x01180107
 8002e7c:	01b00161 	.word	0x01b00161
 8002e80:	01d201c1 	.word	0x01d201c1
 8002e84:	02420216 	.word	0x02420216
 8002e88:	02620252 	.word	0x02620252
 8002e8c:	0276      	.short	0x0276
	case IDLE:

		TextLCD_Position(&lcd, 1, 0);
 8002e8e:	2200      	movs	r2, #0
 8002e90:	2101      	movs	r1, #1
 8002e92:	488d      	ldr	r0, [pc, #564]	; (80030c8 <check_Code+0x268>)
 8002e94:	f7ff fdc4 	bl	8002a20 <TextLCD_Position>
		TextLCD_Puts(&lcd, "PIN:");
 8002e98:	498c      	ldr	r1, [pc, #560]	; (80030cc <check_Code+0x26c>)
 8002e9a:	488b      	ldr	r0, [pc, #556]	; (80030c8 <check_Code+0x268>)
 8002e9c:	f7ff fdcd 	bl	8002a3a <TextLCD_Puts>
		if (alarm == 0) {
 8002ea0:	4b8b      	ldr	r3, [pc, #556]	; (80030d0 <check_Code+0x270>)
 8002ea2:	681e      	ldr	r6, [r3, #0]
 8002ea4:	b9ee      	cbnz	r6, 8002ee2 <check_Code+0x82>
			//shows temprature on display
			sprintf(str, "T: %d C", temprature);
 8002ea6:	4b8b      	ldr	r3, [pc, #556]	; (80030d4 <check_Code+0x274>)
 8002ea8:	498b      	ldr	r1, [pc, #556]	; (80030d8 <check_Code+0x278>)
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	488b      	ldr	r0, [pc, #556]	; (80030dc <check_Code+0x27c>)
 8002eae:	f001 f8af 	bl	8004010 <siprintf>
			TextLCD_Position(&lcd, 1, 8);
 8002eb2:	2208      	movs	r2, #8
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	4884      	ldr	r0, [pc, #528]	; (80030c8 <check_Code+0x268>)
 8002eb8:	f7ff fdb2 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, str);
 8002ebc:	4882      	ldr	r0, [pc, #520]	; (80030c8 <check_Code+0x268>)
 8002ebe:	4987      	ldr	r1, [pc, #540]	; (80030dc <check_Code+0x27c>)
 8002ec0:	f7ff fdbb 	bl	8002a3a <TextLCD_Puts>

			//A to set TEMP
			if (keyVal == -3) {
 8002ec4:	1ce0      	adds	r0, r4, #3
 8002ec6:	d101      	bne.n	8002ecc <check_Code+0x6c>
				state = SET_TEMP;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e004      	b.n	8002ed6 <check_Code+0x76>
				TextLCD_Clear(&lcd);
			}
			//B to set THERMOMETER
			if (keyVal == -4) {
 8002ecc:	1d21      	adds	r1, r4, #4
 8002ece:	d108      	bne.n	8002ee2 <check_Code+0x82>
				set_Threshold = 0;
 8002ed0:	4b83      	ldr	r3, [pc, #524]	; (80030e0 <check_Code+0x280>)
 8002ed2:	601e      	str	r6, [r3, #0]
				state = SET_THERMOMETER;
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	702b      	strb	r3, [r5, #0]
				TextLCD_Clear(&lcd);
 8002ed8:	487b      	ldr	r0, [pc, #492]	; (80030c8 <check_Code+0x268>)

	default:
		state = IDLE;
		break;
	}
}
 8002eda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			}
			//B to set THERMOMETER
			if (keyVal == -4) {
				set_Threshold = 0;
				state = SET_THERMOMETER;
				TextLCD_Clear(&lcd);
 8002ede:	f7ff bd89 	b.w	80029f4 <TextLCD_Clear>
			}

		}
		if (keyVal >= 0) {
 8002ee2:	2c00      	cmp	r4, #0
 8002ee4:	f2c0 8269 	blt.w	80033ba <check_Code+0x55a>
			TextLCD_Clear(&lcd);
 8002ee8:	4877      	ldr	r0, [pc, #476]	; (80030c8 <check_Code+0x268>)
 8002eea:	f7ff fd83 	bl	80029f4 <TextLCD_Clear>
			TextLCD_Position(&lcd, 1, 0);
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	4875      	ldr	r0, [pc, #468]	; (80030c8 <check_Code+0x268>)
 8002ef4:	f7ff fd94 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:*");
 8002ef8:	497a      	ldr	r1, [pc, #488]	; (80030e4 <check_Code+0x284>)
 8002efa:	4873      	ldr	r0, [pc, #460]	; (80030c8 <check_Code+0x268>)
 8002efc:	f7ff fd9d 	bl	8002a3a <TextLCD_Puts>
			if (keyVal == 6) {
 8002f00:	2c06      	cmp	r4, #6
 8002f02:	d101      	bne.n	8002f08 <check_Code+0xa8>

				state = TURN_OFF1;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e24b      	b.n	80033a0 <check_Code+0x540>
			} else if (keyVal == 7) {
 8002f08:	2c07      	cmp	r4, #7

				state = ARM_DISARM1;
 8002f0a:	bf0c      	ite	eq
 8002f0c:	2306      	moveq	r3, #6
			} else {

				state = WRONG_PIN1;
 8002f0e:	230a      	movne	r3, #10
 8002f10:	e246      	b.n	80033a0 <check_Code+0x540>

		}
		break;

	case SET_THERMOMETER:
		sprintf(str, "X:%d", xg);
 8002f12:	4b75      	ldr	r3, [pc, #468]	; (80030e8 <check_Code+0x288>)
 8002f14:	4975      	ldr	r1, [pc, #468]	; (80030ec <check_Code+0x28c>)
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	4870      	ldr	r0, [pc, #448]	; (80030dc <check_Code+0x27c>)
		TextLCD_Puts(&lcd, str);
		sprintf(str, "Z:%d", zg);
		TextLCD_Position(&lcd, 2, 0);
		TextLCD_Puts(&lcd, str);

		sprintf(str, "Th:+- %d", set_Threshold);
 8002f1a:	4e71      	ldr	r6, [pc, #452]	; (80030e0 <check_Code+0x280>)

		}
		break;

	case SET_THERMOMETER:
		sprintf(str, "X:%d", xg);
 8002f1c:	f001 f878 	bl	8004010 <siprintf>
		TextLCD_Position(&lcd, 1, 0);
 8002f20:	2200      	movs	r2, #0
 8002f22:	2101      	movs	r1, #1
 8002f24:	4868      	ldr	r0, [pc, #416]	; (80030c8 <check_Code+0x268>)
 8002f26:	f7ff fd7b 	bl	8002a20 <TextLCD_Position>
		TextLCD_Puts(&lcd, str);
 8002f2a:	496c      	ldr	r1, [pc, #432]	; (80030dc <check_Code+0x27c>)
 8002f2c:	4866      	ldr	r0, [pc, #408]	; (80030c8 <check_Code+0x268>)
 8002f2e:	f7ff fd84 	bl	8002a3a <TextLCD_Puts>
		sprintf(str, "Y:%d", yg);
 8002f32:	4b6f      	ldr	r3, [pc, #444]	; (80030f0 <check_Code+0x290>)
 8002f34:	496f      	ldr	r1, [pc, #444]	; (80030f4 <check_Code+0x294>)
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	4868      	ldr	r0, [pc, #416]	; (80030dc <check_Code+0x27c>)
 8002f3a:	f001 f869 	bl	8004010 <siprintf>
		TextLCD_Position(&lcd, 1,7);
 8002f3e:	2207      	movs	r2, #7
 8002f40:	2101      	movs	r1, #1
 8002f42:	4861      	ldr	r0, [pc, #388]	; (80030c8 <check_Code+0x268>)
 8002f44:	f7ff fd6c 	bl	8002a20 <TextLCD_Position>
		TextLCD_Puts(&lcd, str);
 8002f48:	4964      	ldr	r1, [pc, #400]	; (80030dc <check_Code+0x27c>)
 8002f4a:	485f      	ldr	r0, [pc, #380]	; (80030c8 <check_Code+0x268>)
 8002f4c:	f7ff fd75 	bl	8002a3a <TextLCD_Puts>
		sprintf(str, "Z:%d", zg);
 8002f50:	4b69      	ldr	r3, [pc, #420]	; (80030f8 <check_Code+0x298>)
 8002f52:	496a      	ldr	r1, [pc, #424]	; (80030fc <check_Code+0x29c>)
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	4861      	ldr	r0, [pc, #388]	; (80030dc <check_Code+0x27c>)
 8002f58:	f001 f85a 	bl	8004010 <siprintf>
		TextLCD_Position(&lcd, 2, 0);
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2102      	movs	r1, #2
 8002f60:	4859      	ldr	r0, [pc, #356]	; (80030c8 <check_Code+0x268>)
 8002f62:	f7ff fd5d 	bl	8002a20 <TextLCD_Position>
		TextLCD_Puts(&lcd, str);
 8002f66:	495d      	ldr	r1, [pc, #372]	; (80030dc <check_Code+0x27c>)
 8002f68:	4857      	ldr	r0, [pc, #348]	; (80030c8 <check_Code+0x268>)
 8002f6a:	f7ff fd66 	bl	8002a3a <TextLCD_Puts>

		sprintf(str, "Th:+- %d", set_Threshold);
 8002f6e:	6832      	ldr	r2, [r6, #0]
 8002f70:	4963      	ldr	r1, [pc, #396]	; (8003100 <check_Code+0x2a0>)
 8002f72:	485a      	ldr	r0, [pc, #360]	; (80030dc <check_Code+0x27c>)
 8002f74:	f001 f84c 	bl	8004010 <siprintf>
		TextLCD_Position(&lcd, 2, 7);
 8002f78:	2207      	movs	r2, #7
 8002f7a:	2102      	movs	r1, #2
 8002f7c:	4852      	ldr	r0, [pc, #328]	; (80030c8 <check_Code+0x268>)
 8002f7e:	f7ff fd4f 	bl	8002a20 <TextLCD_Position>
		TextLCD_Puts(&lcd, str);
 8002f82:	4956      	ldr	r1, [pc, #344]	; (80030dc <check_Code+0x27c>)
 8002f84:	4850      	ldr	r0, [pc, #320]	; (80030c8 <check_Code+0x268>)
 8002f86:	f7ff fd58 	bl	8002a3a <TextLCD_Puts>

		if (keyVal >= 0) {
 8002f8a:	2c00      	cmp	r4, #0
 8002f8c:	db25      	blt.n	8002fda <check_Code+0x17a>
			check_set = keyVal;
 8002f8e:	4b5d      	ldr	r3, [pc, #372]	; (8003104 <check_Code+0x2a4>)
			set_Threshold_Flag++;
 8002f90:	4a5d      	ldr	r2, [pc, #372]	; (8003108 <check_Code+0x2a8>)
		sprintf(str, "Th:+- %d", set_Threshold);
		TextLCD_Position(&lcd, 2, 7);
		TextLCD_Puts(&lcd, str);

		if (keyVal >= 0) {
			check_set = keyVal;
 8002f92:	601c      	str	r4, [r3, #0]
			set_Threshold_Flag++;
 8002f94:	6813      	ldr	r3, [r2, #0]
 8002f96:	3301      	adds	r3, #1

			if (set_Threshold_Flag == 1) {
 8002f98:	2b01      	cmp	r3, #1
		TextLCD_Position(&lcd, 2, 7);
		TextLCD_Puts(&lcd, str);

		if (keyVal >= 0) {
			check_set = keyVal;
			set_Threshold_Flag++;
 8002f9a:	6013      	str	r3, [r2, #0]

			if (set_Threshold_Flag == 1) {
 8002f9c:	d102      	bne.n	8002fa4 <check_Code+0x144>
				threshold1 = check_set;
 8002f9e:	4b5b      	ldr	r3, [pc, #364]	; (800310c <check_Code+0x2ac>)
 8002fa0:	601c      	str	r4, [r3, #0]
 8002fa2:	e018      	b.n	8002fd6 <check_Code+0x176>
				set_Threshold = threshold1;

			}

			else if (set_Threshold_Flag == 2) {
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d107      	bne.n	8002fb8 <check_Code+0x158>
				threshold2 = check_set;
 8002fa8:	4b59      	ldr	r3, [pc, #356]	; (8003110 <check_Code+0x2b0>)
 8002faa:	601c      	str	r4, [r3, #0]
				set_Threshold = (threshold1 * 10) + threshold2;
 8002fac:	4b57      	ldr	r3, [pc, #348]	; (800310c <check_Code+0x2ac>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	220a      	movs	r2, #10
 8002fb2:	fb02 4403 	mla	r4, r2, r3, r4
 8002fb6:	e00e      	b.n	8002fd6 <check_Code+0x176>

			} else if (set_Threshold_Flag == 3) {
 8002fb8:	2b03      	cmp	r3, #3
 8002fba:	f040 81fe 	bne.w	80033ba <check_Code+0x55a>
				threshold3 = check_set;
 8002fbe:	4b55      	ldr	r3, [pc, #340]	; (8003114 <check_Code+0x2b4>)
 8002fc0:	601c      	str	r4, [r3, #0]
				set_Threshold = (threshold1 * 100) + (threshold2 * 10)
 8002fc2:	4b52      	ldr	r3, [pc, #328]	; (800310c <check_Code+0x2ac>)
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	4b52      	ldr	r3, [pc, #328]	; (8003110 <check_Code+0x2b0>)
 8002fc8:	6819      	ldr	r1, [r3, #0]
 8002fca:	230a      	movs	r3, #10
 8002fcc:	434b      	muls	r3, r1
 8002fce:	2164      	movs	r1, #100	; 0x64
 8002fd0:	fb01 3302 	mla	r3, r1, r2, r3
 8002fd4:	441c      	add	r4, r3
 8002fd6:	6034      	str	r4, [r6, #0]
 8002fd8:	bd70      	pop	{r4, r5, r6, pc}
						+ threshold3;

			}
		}

		if (keyVal == -5)   //C to CLEAR
 8002fda:	1d62      	adds	r2, r4, #5
 8002fdc:	f040 81e2 	bne.w	80033a4 <check_Code+0x544>
				{
			threshold1 = 0;
 8002fe0:	4a4a      	ldr	r2, [pc, #296]	; (800310c <check_Code+0x2ac>)
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	6013      	str	r3, [r2, #0]
			threshold2 = 0;
 8002fe6:	4a4a      	ldr	r2, [pc, #296]	; (8003110 <check_Code+0x2b0>)
			threshold3 = 0;
			set_Threshold = 0;
 8002fe8:	6033      	str	r3, [r6, #0]
		}

		if (keyVal == -5)   //C to CLEAR
				{
			threshold1 = 0;
			threshold2 = 0;
 8002fea:	6013      	str	r3, [r2, #0]
			threshold3 = 0;
 8002fec:	4a49      	ldr	r2, [pc, #292]	; (8003114 <check_Code+0x2b4>)
 8002fee:	6013      	str	r3, [r2, #0]
			set_Threshold = 0;
			set_Threshold_Flag = 0;
 8002ff0:	4a45      	ldr	r2, [pc, #276]	; (8003108 <check_Code+0x2a8>)
 8002ff2:	6013      	str	r3, [r2, #0]
 8002ff4:	e770      	b.n	8002ed8 <check_Code+0x78>

		break;

	case SET_TEMP:

		sprintf(str, "T: %d C", temprature);
 8002ff6:	4b37      	ldr	r3, [pc, #220]	; (80030d4 <check_Code+0x274>)
 8002ff8:	4937      	ldr	r1, [pc, #220]	; (80030d8 <check_Code+0x278>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	4837      	ldr	r0, [pc, #220]	; (80030dc <check_Code+0x27c>)
		TextLCD_Position(&lcd, 1, 0);
		TextLCD_Puts(&lcd, str);
		sprintf(str, "Set T: %d C", set_Temp);
 8002ffe:	4e46      	ldr	r6, [pc, #280]	; (8003118 <check_Code+0x2b8>)

		break;

	case SET_TEMP:

		sprintf(str, "T: %d C", temprature);
 8003000:	f001 f806 	bl	8004010 <siprintf>
		TextLCD_Position(&lcd, 1, 0);
 8003004:	2200      	movs	r2, #0
 8003006:	2101      	movs	r1, #1
 8003008:	482f      	ldr	r0, [pc, #188]	; (80030c8 <check_Code+0x268>)
 800300a:	f7ff fd09 	bl	8002a20 <TextLCD_Position>
		TextLCD_Puts(&lcd, str);
 800300e:	4933      	ldr	r1, [pc, #204]	; (80030dc <check_Code+0x27c>)
 8003010:	482d      	ldr	r0, [pc, #180]	; (80030c8 <check_Code+0x268>)
 8003012:	f7ff fd12 	bl	8002a3a <TextLCD_Puts>
		sprintf(str, "Set T: %d C", set_Temp);
 8003016:	6832      	ldr	r2, [r6, #0]
 8003018:	4940      	ldr	r1, [pc, #256]	; (800311c <check_Code+0x2bc>)
 800301a:	4830      	ldr	r0, [pc, #192]	; (80030dc <check_Code+0x27c>)
 800301c:	f000 fff8 	bl	8004010 <siprintf>
		TextLCD_Position(&lcd, 2, 0);
 8003020:	2200      	movs	r2, #0
 8003022:	2102      	movs	r1, #2
 8003024:	4828      	ldr	r0, [pc, #160]	; (80030c8 <check_Code+0x268>)
 8003026:	f7ff fcfb 	bl	8002a20 <TextLCD_Position>
		TextLCD_Puts(&lcd, str);
 800302a:	492c      	ldr	r1, [pc, #176]	; (80030dc <check_Code+0x27c>)
 800302c:	4826      	ldr	r0, [pc, #152]	; (80030c8 <check_Code+0x268>)
 800302e:	f7ff fd04 	bl	8002a3a <TextLCD_Puts>

		if (keyVal >= 0) {
 8003032:	2c00      	cmp	r4, #0
 8003034:	db1a      	blt.n	800306c <check_Code+0x20c>
			check_set = keyVal;
 8003036:	4b33      	ldr	r3, [pc, #204]	; (8003104 <check_Code+0x2a4>)
 8003038:	601c      	str	r4, [r3, #0]

			if (set_Temp_Flag == 0) {
 800303a:	4b39      	ldr	r3, [pc, #228]	; (8003120 <check_Code+0x2c0>)
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	b942      	cbnz	r2, 8003052 <check_Code+0x1f2>
				temp10 = check_set;
 8003040:	4938      	ldr	r1, [pc, #224]	; (8003124 <check_Code+0x2c4>)
 8003042:	600c      	str	r4, [r1, #0]
				temp1 = 0;
 8003044:	4938      	ldr	r1, [pc, #224]	; (8003128 <check_Code+0x2c8>)
 8003046:	600a      	str	r2, [r1, #0]
				set_Temp = (temp10 * 10) + temp1;
 8003048:	220a      	movs	r2, #10
 800304a:	4354      	muls	r4, r2
 800304c:	6034      	str	r4, [r6, #0]
				set_Temp_Flag = 1;
 800304e:	2201      	movs	r2, #1
 8003050:	e123      	b.n	800329a <check_Code+0x43a>
			}

			else if (set_Temp_Flag == 1) {
 8003052:	2a01      	cmp	r2, #1
 8003054:	f040 81b1 	bne.w	80033ba <check_Code+0x55a>
				temp1 = check_set;
 8003058:	4a33      	ldr	r2, [pc, #204]	; (8003128 <check_Code+0x2c8>)
 800305a:	6014      	str	r4, [r2, #0]
				set_Temp = (temp10 * 10) + temp1;
 800305c:	4a31      	ldr	r2, [pc, #196]	; (8003124 <check_Code+0x2c4>)
 800305e:	6812      	ldr	r2, [r2, #0]
 8003060:	210a      	movs	r1, #10
 8003062:	fb01 4402 	mla	r4, r1, r2, r4
 8003066:	6034      	str	r4, [r6, #0]
				set_Temp_Flag = 0;
 8003068:	2200      	movs	r2, #0
 800306a:	e116      	b.n	800329a <check_Code+0x43a>
			}
		}
		if (keyVal == -5)   // C to CLEAR
 800306c:	1d63      	adds	r3, r4, #5
 800306e:	f040 81a0 	bne.w	80033b2 <check_Code+0x552>
				{
			temp10 = 0;
 8003072:	4a2c      	ldr	r2, [pc, #176]	; (8003124 <check_Code+0x2c4>)
 8003074:	2300      	movs	r3, #0
 8003076:	6013      	str	r3, [r2, #0]
			temp1 = 0;
 8003078:	4a2b      	ldr	r2, [pc, #172]	; (8003128 <check_Code+0x2c8>)
			set_Temp = 0;
 800307a:	6033      	str	r3, [r6, #0]
			}
		}
		if (keyVal == -5)   // C to CLEAR
				{
			temp10 = 0;
			temp1 = 0;
 800307c:	6013      	str	r3, [r2, #0]
 800307e:	e72b      	b.n	8002ed8 <check_Code+0x78>

		break;

	case TURN_OFF1:

		if (keyVal >= 0) {
 8003080:	2800      	cmp	r0, #0
 8003082:	f2c0 819a 	blt.w	80033ba <check_Code+0x55a>

			TextLCD_Position(&lcd, 1, 0);
 8003086:	2200      	movs	r2, #0
 8003088:	2101      	movs	r1, #1
 800308a:	480f      	ldr	r0, [pc, #60]	; (80030c8 <check_Code+0x268>)
 800308c:	f7ff fcc8 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:**");
 8003090:	4926      	ldr	r1, [pc, #152]	; (800312c <check_Code+0x2cc>)
 8003092:	480d      	ldr	r0, [pc, #52]	; (80030c8 <check_Code+0x268>)
 8003094:	f7ff fcd1 	bl	8002a3a <TextLCD_Puts>
			if (keyVal == 5)
 8003098:	2c05      	cmp	r4, #5
 800309a:	f040 813a 	bne.w	8003312 <check_Code+0x4b2>
				state = TURN_OFF2;
 800309e:	2304      	movs	r3, #4
 80030a0:	e17e      	b.n	80033a0 <check_Code+0x540>

		}
		break;
	case TURN_OFF2:

		if (keyVal >= 0) {
 80030a2:	2800      	cmp	r0, #0
 80030a4:	f2c0 8189 	blt.w	80033ba <check_Code+0x55a>

			TextLCD_Position(&lcd, 1, 0);
 80030a8:	2200      	movs	r2, #0
 80030aa:	2101      	movs	r1, #1
 80030ac:	4806      	ldr	r0, [pc, #24]	; (80030c8 <check_Code+0x268>)
 80030ae:	f7ff fcb7 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:***");
 80030b2:	491f      	ldr	r1, [pc, #124]	; (8003130 <check_Code+0x2d0>)
 80030b4:	4804      	ldr	r0, [pc, #16]	; (80030c8 <check_Code+0x268>)
 80030b6:	f7ff fcc0 	bl	8002a3a <TextLCD_Puts>
			if (keyVal == 1)
 80030ba:	2c01      	cmp	r4, #1
 80030bc:	f040 8139 	bne.w	8003332 <check_Code+0x4d2>
				state = LARM_OFF;
 80030c0:	2305      	movs	r3, #5
 80030c2:	e16d      	b.n	80033a0 <check_Code+0x540>
 80030c4:	200000b0 	.word	0x200000b0
 80030c8:	200000ec 	.word	0x200000ec
 80030cc:	08004d74 	.word	0x08004d74
 80030d0:	200000a8 	.word	0x200000a8
 80030d4:	200002f8 	.word	0x200002f8
 80030d8:	08004d9b 	.word	0x08004d9b
 80030dc:	200002c0 	.word	0x200002c0
 80030e0:	2000000c 	.word	0x2000000c
 80030e4:	08004d79 	.word	0x08004d79
 80030e8:	20000308 	.word	0x20000308
 80030ec:	08004d7f 	.word	0x08004d7f
 80030f0:	200002f4 	.word	0x200002f4
 80030f4:	08004d84 	.word	0x08004d84
 80030f8:	200001d8 	.word	0x200001d8
 80030fc:	08004d89 	.word	0x08004d89
 8003100:	08004d8e 	.word	0x08004d8e
 8003104:	2000026c 	.word	0x2000026c
 8003108:	200000ac 	.word	0x200000ac
 800310c:	200000a0 	.word	0x200000a0
 8003110:	200000c0 	.word	0x200000c0
 8003114:	200000c4 	.word	0x200000c4
 8003118:	20000000 	.word	0x20000000
 800311c:	08004d97 	.word	0x08004d97
 8003120:	200000d0 	.word	0x200000d0
 8003124:	200000d4 	.word	0x200000d4
 8003128:	200000b4 	.word	0x200000b4
 800312c:	08004da3 	.word	0x08004da3
 8003130:	08004daa 	.word	0x08004daa

		}
		break;
	case LARM_OFF:

		if (keyVal >= 0) {
 8003134:	2800      	cmp	r0, #0
 8003136:	f2c0 8140 	blt.w	80033ba <check_Code+0x55a>

			TextLCD_Position(&lcd, 1, 0);
 800313a:	2101      	movs	r1, #1
 800313c:	489f      	ldr	r0, [pc, #636]	; (80033bc <check_Code+0x55c>)
 800313e:	2200      	movs	r2, #0
 8003140:	f7ff fc6e 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:****");
 8003144:	499e      	ldr	r1, [pc, #632]	; (80033c0 <check_Code+0x560>)
 8003146:	489d      	ldr	r0, [pc, #628]	; (80033bc <check_Code+0x55c>)
 8003148:	f7ff fc77 	bl	8002a3a <TextLCD_Puts>
			if (keyVal == 0) {
 800314c:	2c00      	cmp	r4, #0
 800314e:	f040 8104 	bne.w	800335a <check_Code+0x4fa>
				alarm = 0;
 8003152:	4b9c      	ldr	r3, [pc, #624]	; (80033c4 <check_Code+0x564>)
				HAL_TIM_PWM_Stop(&htim10, TIM_CHANNEL_1);
 8003154:	489c      	ldr	r0, [pc, #624]	; (80033c8 <check_Code+0x568>)
		if (keyVal >= 0) {

			TextLCD_Position(&lcd, 1, 0);
			TextLCD_Puts(&lcd, "PIN:****");
			if (keyVal == 0) {
				alarm = 0;
 8003156:	601c      	str	r4, [r3, #0]
				HAL_TIM_PWM_Stop(&htim10, TIM_CHANNEL_1);
 8003158:	4621      	mov	r1, r4
 800315a:	f7ff f9cd 	bl	80024f8 <HAL_TIM_PWM_Stop>
				HAL_TIM_Base_Stop_IT(&htim11);
 800315e:	489b      	ldr	r0, [pc, #620]	; (80033cc <check_Code+0x56c>)
 8003160:	f7fe ffdb 	bl	800211a <HAL_TIM_Base_Stop_IT>
				ARM_DISARM_flag = 1;
 8003164:	4b9a      	ldr	r3, [pc, #616]	; (80033d0 <check_Code+0x570>)
				TextLCD_Clear(&lcd);
 8003166:	4895      	ldr	r0, [pc, #596]	; (80033bc <check_Code+0x55c>)
			TextLCD_Puts(&lcd, "PIN:****");
			if (keyVal == 0) {
				alarm = 0;
				HAL_TIM_PWM_Stop(&htim10, TIM_CHANNEL_1);
				HAL_TIM_Base_Stop_IT(&htim11);
				ARM_DISARM_flag = 1;
 8003168:	2601      	movs	r6, #1
 800316a:	601e      	str	r6, [r3, #0]
				TextLCD_Clear(&lcd);
 800316c:	f7ff fc42 	bl	80029f4 <TextLCD_Clear>
				TextLCD_Position(&lcd, 2, 3);
 8003170:	2203      	movs	r2, #3
 8003172:	2102      	movs	r1, #2
 8003174:	4891      	ldr	r0, [pc, #580]	; (80033bc <check_Code+0x55c>)
 8003176:	f7ff fc53 	bl	8002a20 <TextLCD_Position>
				TextLCD_Puts(&lcd, "LARM OFF!");
 800317a:	4996      	ldr	r1, [pc, #600]	; (80033d4 <check_Code+0x574>)
 800317c:	488f      	ldr	r0, [pc, #572]	; (80033bc <check_Code+0x55c>)
 800317e:	f7ff fc5c 	bl	8002a3a <TextLCD_Puts>
				activeBuzzer();
 8003182:	f7ff fe57 	bl	8002e34 <activeBuzzer>
				HAL_Delay(1000);
 8003186:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800318a:	f7fd fd4d 	bl	8000c28 <HAL_Delay>

				sprintf(str, "larm off \n\r ");
 800318e:	4992      	ldr	r1, [pc, #584]	; (80033d8 <check_Code+0x578>)
 8003190:	4892      	ldr	r0, [pc, #584]	; (80033dc <check_Code+0x57c>)
 8003192:	f000 ff61 	bl	8004058 <strcpy>
				HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 8003196:	4891      	ldr	r0, [pc, #580]	; (80033dc <check_Code+0x57c>)
 8003198:	f7fd f822 	bl	80001e0 <strlen>
 800319c:	2364      	movs	r3, #100	; 0x64
 800319e:	b282      	uxth	r2, r0
 80031a0:	498e      	ldr	r1, [pc, #568]	; (80033dc <check_Code+0x57c>)
 80031a2:	488f      	ldr	r0, [pc, #572]	; (80033e0 <check_Code+0x580>)
 80031a4:	f7ff fb4c 	bl	8002840 <HAL_UART_Transmit>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
 80031a8:	4632      	mov	r2, r6
 80031aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031ae:	488d      	ldr	r0, [pc, #564]	; (80033e4 <check_Code+0x584>)
 80031b0:	f7fe f8aa 	bl	8001308 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80031b4:	4622      	mov	r2, r4
 80031b6:	2120      	movs	r1, #32
 80031b8:	488a      	ldr	r0, [pc, #552]	; (80033e4 <check_Code+0x584>)
 80031ba:	f7fe f8a5 	bl	8001308 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 80031be:	4622      	mov	r2, r4
 80031c0:	2110      	movs	r1, #16
 80031c2:	4888      	ldr	r0, [pc, #544]	; (80033e4 <check_Code+0x584>)
 80031c4:	f7fe f8a0 	bl	8001308 <HAL_GPIO_WritePin>
				TextLCD_Clear(&lcd);
 80031c8:	487c      	ldr	r0, [pc, #496]	; (80033bc <check_Code+0x55c>)
 80031ca:	f7ff fc13 	bl	80029f4 <TextLCD_Clear>
				state = IDLE;
 80031ce:	702c      	strb	r4, [r5, #0]
 80031d0:	bd70      	pop	{r4, r5, r6, pc}

		}
		break;
	case ARM_DISARM1:

		if (keyVal >= 0) {
 80031d2:	2800      	cmp	r0, #0
 80031d4:	f2c0 80f1 	blt.w	80033ba <check_Code+0x55a>

			TextLCD_Position(&lcd, 1, 0);
 80031d8:	2200      	movs	r2, #0
 80031da:	2101      	movs	r1, #1
 80031dc:	4877      	ldr	r0, [pc, #476]	; (80033bc <check_Code+0x55c>)
 80031de:	f7ff fc1f 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:**");
 80031e2:	4981      	ldr	r1, [pc, #516]	; (80033e8 <check_Code+0x588>)
 80031e4:	4875      	ldr	r0, [pc, #468]	; (80033bc <check_Code+0x55c>)
 80031e6:	f7ff fc28 	bl	8002a3a <TextLCD_Puts>
			if (keyVal == 3)
 80031ea:	2c03      	cmp	r4, #3
 80031ec:	f040 8091 	bne.w	8003312 <check_Code+0x4b2>
				state = ARM_DISARM2;
 80031f0:	2307      	movs	r3, #7
 80031f2:	e0d5      	b.n	80033a0 <check_Code+0x540>

		}
		break;
	case ARM_DISARM2:

		if (keyVal >= 0) {
 80031f4:	2800      	cmp	r0, #0
 80031f6:	f2c0 80e0 	blt.w	80033ba <check_Code+0x55a>

			TextLCD_Position(&lcd, 1, 0);
 80031fa:	2200      	movs	r2, #0
 80031fc:	2101      	movs	r1, #1
 80031fe:	486f      	ldr	r0, [pc, #444]	; (80033bc <check_Code+0x55c>)
 8003200:	f7ff fc0e 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:***");
 8003204:	4979      	ldr	r1, [pc, #484]	; (80033ec <check_Code+0x58c>)
 8003206:	486d      	ldr	r0, [pc, #436]	; (80033bc <check_Code+0x55c>)
 8003208:	f7ff fc17 	bl	8002a3a <TextLCD_Puts>
			if (keyVal == 9)
 800320c:	2c09      	cmp	r4, #9
 800320e:	f040 8090 	bne.w	8003332 <check_Code+0x4d2>
				state = ARMING;
 8003212:	2308      	movs	r3, #8
 8003214:	e0c4      	b.n	80033a0 <check_Code+0x540>

		}
		break;
	case ARMING:

		if (keyVal >= 0) {
 8003216:	2800      	cmp	r0, #0
 8003218:	f2c0 80cf 	blt.w	80033ba <check_Code+0x55a>

			TextLCD_Position(&lcd, 1, 0);
 800321c:	2200      	movs	r2, #0
 800321e:	2101      	movs	r1, #1
 8003220:	4866      	ldr	r0, [pc, #408]	; (80033bc <check_Code+0x55c>)
 8003222:	f7ff fbfd 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:****");
 8003226:	4966      	ldr	r1, [pc, #408]	; (80033c0 <check_Code+0x560>)
 8003228:	4864      	ldr	r0, [pc, #400]	; (80033bc <check_Code+0x55c>)
 800322a:	f7ff fc06 	bl	8002a3a <TextLCD_Puts>

			if (keyVal == 2) {
 800322e:	2c02      	cmp	r4, #2
 8003230:	f040 8093 	bne.w	800335a <check_Code+0x4fa>



				//check if you want to activate or deactivate the alarm-system
				if (ARM_DISARM_flag == 0)
 8003234:	4b66      	ldr	r3, [pc, #408]	; (80033d0 <check_Code+0x570>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	b90a      	cbnz	r2, 800323e <check_Code+0x3de>
					ARM_DISARM_flag = 1;
 800323a:	2201      	movs	r2, #1
 800323c:	e002      	b.n	8003244 <check_Code+0x3e4>
				else if (ARM_DISARM_flag == 1)
 800323e:	2a01      	cmp	r2, #1
 8003240:	d101      	bne.n	8003246 <check_Code+0x3e6>
					ARM_DISARM_flag = 0;
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]

				//When activating the alarm-system
				if (ARM_DISARM_flag == 0) {
 8003246:	681c      	ldr	r4, [r3, #0]
 8003248:	bb2c      	cbnz	r4, 8003296 <check_Code+0x436>

					TextLCD_Clear(&lcd);
 800324a:	485c      	ldr	r0, [pc, #368]	; (80033bc <check_Code+0x55c>)
 800324c:	f7ff fbd2 	bl	80029f4 <TextLCD_Clear>
					TextLCD_Position(&lcd, 1, 4);
 8003250:	2204      	movs	r2, #4
 8003252:	2101      	movs	r1, #1
 8003254:	4859      	ldr	r0, [pc, #356]	; (80033bc <check_Code+0x55c>)
 8003256:	f7ff fbe3 	bl	8002a20 <TextLCD_Position>
					TextLCD_Puts(&lcd, "ARMING!");
 800325a:	4965      	ldr	r1, [pc, #404]	; (80033f0 <check_Code+0x590>)
 800325c:	4857      	ldr	r0, [pc, #348]	; (80033bc <check_Code+0x55c>)
 800325e:	f7ff fbec 	bl	8002a3a <TextLCD_Puts>
					activeBuzzer();
 8003262:	f7ff fde7 	bl	8002e34 <activeBuzzer>

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
 8003266:	4622      	mov	r2, r4
 8003268:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800326c:	485d      	ldr	r0, [pc, #372]	; (80033e4 <check_Code+0x584>)
 800326e:	f7fe f84b 	bl	8001308 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8003272:	2201      	movs	r2, #1
 8003274:	2120      	movs	r1, #32
 8003276:	485b      	ldr	r0, [pc, #364]	; (80033e4 <check_Code+0x584>)
 8003278:	f7fe f846 	bl	8001308 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 800327c:	4622      	mov	r2, r4
 800327e:	4859      	ldr	r0, [pc, #356]	; (80033e4 <check_Code+0x584>)
 8003280:	2110      	movs	r1, #16
 8003282:	f7fe f841 	bl	8001308 <HAL_GPIO_WritePin>
					timer = 1;
 8003286:	4b5b      	ldr	r3, [pc, #364]	; (80033f4 <check_Code+0x594>)
					HAL_TIM_Base_Start_IT(&htim11);
 8003288:	4850      	ldr	r0, [pc, #320]	; (80033cc <check_Code+0x56c>)
					activeBuzzer();

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
					timer = 1;
 800328a:	2201      	movs	r2, #1

	default:
		state = IDLE;
		break;
	}
}
 800328c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					activeBuzzer();

					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
					timer = 1;
 8003290:	601a      	str	r2, [r3, #0]
					HAL_TIM_Base_Start_IT(&htim11);
 8003292:	f7fe bf37 	b.w	8002104 <HAL_TIM_Base_Start_IT>

				}

				// when deactivate the alarm-system, you send flag = 1 to activate_deactivate() function
				else
					activate_deactivate = 1;
 8003296:	4b58      	ldr	r3, [pc, #352]	; (80033f8 <check_Code+0x598>)
 8003298:	2201      	movs	r2, #1
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	bd70      	pop	{r4, r5, r6, pc}

		break;

	case ARMED:

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
 800329e:	2200      	movs	r2, #0
 80032a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032a4:	484f      	ldr	r0, [pc, #316]	; (80033e4 <check_Code+0x584>)
 80032a6:	f7fe f82f 	bl	8001308 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80032aa:	2200      	movs	r2, #0
 80032ac:	2120      	movs	r1, #32
 80032ae:	484d      	ldr	r0, [pc, #308]	; (80033e4 <check_Code+0x584>)
 80032b0:	f7fe f82a 	bl	8001308 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 80032b4:	2201      	movs	r2, #1
 80032b6:	2110      	movs	r1, #16
 80032b8:	484a      	ldr	r0, [pc, #296]	; (80033e4 <check_Code+0x584>)
 80032ba:	f7fe f825 	bl	8001308 <HAL_GPIO_WritePin>
		if (alarm == 0 && PIR == 0) {
 80032be:	4b41      	ldr	r3, [pc, #260]	; (80033c4 <check_Code+0x564>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	461e      	mov	r6, r3
 80032c4:	b972      	cbnz	r2, 80032e4 <check_Code+0x484>
 80032c6:	4b4d      	ldr	r3, [pc, #308]	; (80033fc <check_Code+0x59c>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	b95b      	cbnz	r3, 80032e4 <check_Code+0x484>
			TextLCD_Position(&lcd, 2, 4);
 80032cc:	2204      	movs	r2, #4
 80032ce:	2102      	movs	r1, #2
 80032d0:	483a      	ldr	r0, [pc, #232]	; (80033bc <check_Code+0x55c>)
 80032d2:	f7ff fba5 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "ARMED");
 80032d6:	494a      	ldr	r1, [pc, #296]	; (8003400 <check_Code+0x5a0>)
 80032d8:	4838      	ldr	r0, [pc, #224]	; (80033bc <check_Code+0x55c>)
 80032da:	f7ff fbae 	bl	8002a3a <TextLCD_Puts>
			activate_deactivate = 1;
 80032de:	4b46      	ldr	r3, [pc, #280]	; (80033f8 <check_Code+0x598>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	601a      	str	r2, [r3, #0]
		}
		if (alarm == 1)
 80032e4:	6833      	ldr	r3, [r6, #0]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d102      	bne.n	80032f0 <check_Code+0x490>
			HAL_TIM_Base_Start_IT(&htim11); // starts the timer for sirens when alarm = 1
 80032ea:	4838      	ldr	r0, [pc, #224]	; (80033cc <check_Code+0x56c>)
 80032ec:	f7fe ff0a 	bl	8002104 <HAL_TIM_Base_Start_IT>

		if (keyVal == -2) // press D to set a new pin
 80032f0:	3402      	adds	r4, #2
 80032f2:	d162      	bne.n	80033ba <check_Code+0x55a>
 80032f4:	e053      	b.n	800339e <check_Code+0x53e>
			state = IDLE;

		break;
	case WRONG_PIN1:

		if (keyVal >= 0) {
 80032f6:	2800      	cmp	r0, #0
 80032f8:	db5f      	blt.n	80033ba <check_Code+0x55a>
			TextLCD_Clear(&lcd);
 80032fa:	4830      	ldr	r0, [pc, #192]	; (80033bc <check_Code+0x55c>)
 80032fc:	f7ff fb7a 	bl	80029f4 <TextLCD_Clear>
			TextLCD_Position(&lcd, 1, 0);
 8003300:	2101      	movs	r1, #1
 8003302:	482e      	ldr	r0, [pc, #184]	; (80033bc <check_Code+0x55c>)
 8003304:	2200      	movs	r2, #0
 8003306:	f7ff fb8b 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:**");
 800330a:	4937      	ldr	r1, [pc, #220]	; (80033e8 <check_Code+0x588>)
 800330c:	482b      	ldr	r0, [pc, #172]	; (80033bc <check_Code+0x55c>)
 800330e:	f7ff fb94 	bl	8002a3a <TextLCD_Puts>
			state = WRONG_PIN2;
 8003312:	230b      	movs	r3, #11
 8003314:	e044      	b.n	80033a0 <check_Code+0x540>
		}
		break;
	case WRONG_PIN2:

		if (keyVal >= 0) {
 8003316:	2800      	cmp	r0, #0
 8003318:	db4f      	blt.n	80033ba <check_Code+0x55a>
			TextLCD_Clear(&lcd);
 800331a:	4828      	ldr	r0, [pc, #160]	; (80033bc <check_Code+0x55c>)
 800331c:	f7ff fb6a 	bl	80029f4 <TextLCD_Clear>
			TextLCD_Position(&lcd, 1, 0);
 8003320:	2101      	movs	r1, #1
 8003322:	4826      	ldr	r0, [pc, #152]	; (80033bc <check_Code+0x55c>)
 8003324:	2200      	movs	r2, #0
 8003326:	f7ff fb7b 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:***");
 800332a:	4930      	ldr	r1, [pc, #192]	; (80033ec <check_Code+0x58c>)
 800332c:	4823      	ldr	r0, [pc, #140]	; (80033bc <check_Code+0x55c>)
 800332e:	f7ff fb84 	bl	8002a3a <TextLCD_Puts>
			state = WRONG_PIN3;
 8003332:	230c      	movs	r3, #12
 8003334:	e034      	b.n	80033a0 <check_Code+0x540>

		}
		break;
	case WRONG_PIN3:

		if (keyVal >= 0) {
 8003336:	2800      	cmp	r0, #0
 8003338:	db3f      	blt.n	80033ba <check_Code+0x55a>
			TextLCD_Clear(&lcd);
 800333a:	4820      	ldr	r0, [pc, #128]	; (80033bc <check_Code+0x55c>)
 800333c:	f7ff fb5a 	bl	80029f4 <TextLCD_Clear>
			TextLCD_Position(&lcd, 1, 0);
 8003340:	2200      	movs	r2, #0
 8003342:	2101      	movs	r1, #1
 8003344:	481d      	ldr	r0, [pc, #116]	; (80033bc <check_Code+0x55c>)
 8003346:	f7ff fb6b 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "PIN:****");
 800334a:	481c      	ldr	r0, [pc, #112]	; (80033bc <check_Code+0x55c>)
 800334c:	491c      	ldr	r1, [pc, #112]	; (80033c0 <check_Code+0x560>)
 800334e:	f7ff fb74 	bl	8002a3a <TextLCD_Puts>
			HAL_Delay(1000);
 8003352:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003356:	f7fd fc67 	bl	8000c28 <HAL_Delay>
			state = WRONG_PIN;
 800335a:	230d      	movs	r3, #13
 800335c:	e020      	b.n	80033a0 <check_Code+0x540>

		}
		break;
	case WRONG_PIN:
		TextLCD_Clear(&lcd);
 800335e:	4817      	ldr	r0, [pc, #92]	; (80033bc <check_Code+0x55c>)
 8003360:	f7ff fb48 	bl	80029f4 <TextLCD_Clear>
		TextLCD_Position(&lcd, 1, 3);
 8003364:	2203      	movs	r2, #3
 8003366:	2101      	movs	r1, #1
 8003368:	4814      	ldr	r0, [pc, #80]	; (80033bc <check_Code+0x55c>)
 800336a:	f7ff fb59 	bl	8002a20 <TextLCD_Position>
		TextLCD_Puts(&lcd, "WRONG PIN!");
 800336e:	4925      	ldr	r1, [pc, #148]	; (8003404 <check_Code+0x5a4>)
 8003370:	4812      	ldr	r0, [pc, #72]	; (80033bc <check_Code+0x55c>)
 8003372:	f7ff fb62 	bl	8002a3a <TextLCD_Puts>
		sprintf(str, "wrong code \n\r ");
 8003376:	4924      	ldr	r1, [pc, #144]	; (8003408 <check_Code+0x5a8>)
 8003378:	4818      	ldr	r0, [pc, #96]	; (80033dc <check_Code+0x57c>)
 800337a:	f000 fe6d 	bl	8004058 <strcpy>
		HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 800337e:	4817      	ldr	r0, [pc, #92]	; (80033dc <check_Code+0x57c>)
 8003380:	f7fc ff2e 	bl	80001e0 <strlen>
 8003384:	2364      	movs	r3, #100	; 0x64
 8003386:	b282      	uxth	r2, r0
 8003388:	4914      	ldr	r1, [pc, #80]	; (80033dc <check_Code+0x57c>)
 800338a:	4815      	ldr	r0, [pc, #84]	; (80033e0 <check_Code+0x580>)
 800338c:	f7ff fa58 	bl	8002840 <HAL_UART_Transmit>
		HAL_Delay(1500);
 8003390:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003394:	f7fd fc48 	bl	8000c28 <HAL_Delay>
		TextLCD_Clear(&lcd);
 8003398:	4808      	ldr	r0, [pc, #32]	; (80033bc <check_Code+0x55c>)
 800339a:	f7ff fb2b 	bl	80029f4 <TextLCD_Clear>
		state = IDLE;

		break;

	default:
		state = IDLE;
 800339e:	2300      	movs	r3, #0
 80033a0:	702b      	strb	r3, [r5, #0]
		break;
	}
}
 80033a2:	bd70      	pop	{r4, r5, r6, pc}
			set_Threshold = 0;
			set_Threshold_Flag = 0;
			TextLCD_Clear(&lcd);

		}
		if (keyVal == -4) {  //B to set threshold
 80033a4:	3404      	adds	r4, #4
 80033a6:	d103      	bne.n	80033b0 <check_Code+0x550>
			set_Threshold_Flag = 0;
 80033a8:	4b18      	ldr	r3, [pc, #96]	; (800340c <check_Code+0x5ac>)
 80033aa:	2400      	movs	r4, #0
 80033ac:	601c      	str	r4, [r3, #0]
 80033ae:	e70b      	b.n	80031c8 <check_Code+0x368>
 80033b0:	bd70      	pop	{r4, r5, r6, pc}
			temp1 = 0;
			set_Temp = 0;
			TextLCD_Clear(&lcd);
		}

		if (keyVal == -3) {  // A to set temp
 80033b2:	3403      	adds	r4, #3
 80033b4:	d101      	bne.n	80033ba <check_Code+0x55a>
			state = IDLE;
 80033b6:	2300      	movs	r3, #0
 80033b8:	e58d      	b.n	8002ed6 <check_Code+0x76>
 80033ba:	bd70      	pop	{r4, r5, r6, pc}
 80033bc:	200000ec 	.word	0x200000ec
 80033c0:	08004db2 	.word	0x08004db2
 80033c4:	200000a8 	.word	0x200000a8
 80033c8:	20000158 	.word	0x20000158
 80033cc:	20000230 	.word	0x20000230
 80033d0:	20000004 	.word	0x20000004
 80033d4:	08004dbb 	.word	0x08004dbb
 80033d8:	08004dc5 	.word	0x08004dc5
 80033dc:	200002c0 	.word	0x200002c0
 80033e0:	20000280 	.word	0x20000280
 80033e4:	40020400 	.word	0x40020400
 80033e8:	08004da3 	.word	0x08004da3
 80033ec:	08004daa 	.word	0x08004daa
 80033f0:	08004dd2 	.word	0x08004dd2
 80033f4:	200000c8 	.word	0x200000c8
 80033f8:	200000b8 	.word	0x200000b8
 80033fc:	200000bc 	.word	0x200000bc
 8003400:	08004dda 	.word	0x08004dda
 8003404:	08004de0 	.word	0x08004de0
 8003408:	08004deb 	.word	0x08004deb
 800340c:	200000ac 	.word	0x200000ac

08003410 <countDown>:
	//HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
	return temprature;
}

// timer
void countDown() {
 8003410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}


	if (PIR == 0) {
 8003414:	4f44      	ldr	r7, [pc, #272]	; (8003528 <countDown+0x118>)
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	b982      	cbnz	r2, 800343c <countDown+0x2c>
			TextLCD_Position(&lcd, 2, 0);
 800341a:	2102      	movs	r1, #2
 800341c:	4843      	ldr	r0, [pc, #268]	; (800352c <countDown+0x11c>)
 800341e:	f7ff faff 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, "Timer:");
 8003422:	4943      	ldr	r1, [pc, #268]	; (8003530 <countDown+0x120>)
 8003424:	4841      	ldr	r0, [pc, #260]	; (800352c <countDown+0x11c>)
 8003426:	f7ff fb08 	bl	8002a3a <TextLCD_Puts>

			TextLCD_Position(&lcd, 2, 7);
 800342a:	2102      	movs	r1, #2
 800342c:	483f      	ldr	r0, [pc, #252]	; (800352c <countDown+0x11c>)
 800342e:	2207      	movs	r2, #7
 8003430:	f7ff faf6 	bl	8002a20 <TextLCD_Position>
			TextLCD_Puts(&lcd, lcdTime);
 8003434:	493f      	ldr	r1, [pc, #252]	; (8003534 <countDown+0x124>)
 8003436:	483d      	ldr	r0, [pc, #244]	; (800352c <countDown+0x11c>)
 8003438:	f7ff faff 	bl	8002a3a <TextLCD_Puts>
		}



	lcdTime[0] = sec10 + 0x30;
 800343c:	4e3e      	ldr	r6, [pc, #248]	; (8003538 <countDown+0x128>)
 800343e:	493d      	ldr	r1, [pc, #244]	; (8003534 <countDown+0x124>)
 8003440:	6833      	ldr	r3, [r6, #0]
	lcdTime[1] = sec + 0x30;
 8003442:	4c3e      	ldr	r4, [pc, #248]	; (800353c <countDown+0x12c>)
	lcdTime[2] = '\0';

	if (check_sek != sekTick) {
 8003444:	f8df e12c 	ldr.w	lr, [pc, #300]	; 8003574 <countDown+0x164>
 8003448:	4d3d      	ldr	r5, [pc, #244]	; (8003540 <countDown+0x130>)
			TextLCD_Puts(&lcd, lcdTime);
		}



	lcdTime[0] = sec10 + 0x30;
 800344a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800344e:	700a      	strb	r2, [r1, #0]
	lcdTime[1] = sec + 0x30;
 8003450:	6822      	ldr	r2, [r4, #0]
 8003452:	f102 0030 	add.w	r0, r2, #48	; 0x30
 8003456:	7048      	strb	r0, [r1, #1]
	lcdTime[2] = '\0';
 8003458:	2000      	movs	r0, #0
 800345a:	7088      	strb	r0, [r1, #2]

	if (check_sek != sekTick) {
 800345c:	f8de 0000 	ldr.w	r0, [lr]
 8003460:	6829      	ldr	r1, [r5, #0]
 8003462:	4281      	cmp	r1, r0
		sec--;
 8003464:	bf1f      	itttt	ne
 8003466:	f102 32ff 	addne.w	r2, r2, #4294967295
 800346a:	6022      	strne	r2, [r4, #0]
		check_sek = sekTick;
 800346c:	f8de 2000 	ldrne.w	r2, [lr]
 8003470:	602a      	strne	r2, [r5, #0]
	}

	if (sec < 0) {
 8003472:	6822      	ldr	r2, [r4, #0]
 8003474:	2a00      	cmp	r2, #0
 8003476:	da06      	bge.n	8003486 <countDown+0x76>
		sec = 9;
 8003478:	4a30      	ldr	r2, [pc, #192]	; (800353c <countDown+0x12c>)
 800347a:	2109      	movs	r1, #9
		sec10--;
 800347c:	3b01      	subs	r3, #1
		sec--;
		check_sek = sekTick;
	}

	if (sec < 0) {
		sec = 9;
 800347e:	6011      	str	r1, [r2, #0]
		sec10--;
 8003480:	6033      	str	r3, [r6, #0]
		activeBuzzer(); // var tioende sekund krs buzzer
 8003482:	f7ff fcd7 	bl	8002e34 <activeBuzzer>
	}

	if (sec == 0 && sec10 == 0 && PIR == 0) { // 30 ec
 8003486:	6823      	ldr	r3, [r4, #0]
 8003488:	bb43      	cbnz	r3, 80034dc <countDown+0xcc>
 800348a:	6833      	ldr	r3, [r6, #0]
 800348c:	bb33      	cbnz	r3, 80034dc <countDown+0xcc>
 800348e:	f8d7 8000 	ldr.w	r8, [r7]
 8003492:	f1b8 0f00 	cmp.w	r8, #0
 8003496:	d121      	bne.n	80034dc <countDown+0xcc>
		TextLCD_Clear(&lcd);
 8003498:	4824      	ldr	r0, [pc, #144]	; (800352c <countDown+0x11c>)
 800349a:	f7ff faab 	bl	80029f4 <TextLCD_Clear>
		sec = 0;
 800349e:	4b27      	ldr	r3, [pc, #156]	; (800353c <countDown+0x12c>)
 80034a0:	f8c3 8000 	str.w	r8, [r3]
		sec10 = 3;
 80034a4:	4b24      	ldr	r3, [pc, #144]	; (8003538 <countDown+0x128>)
 80034a6:	2203      	movs	r2, #3
 80034a8:	601a      	str	r2, [r3, #0]
		activeBuzzer();
 80034aa:	f7ff fcc3 	bl	8002e34 <activeBuzzer>
		set_x = xg;// set the current position on thermometer
 80034ae:	4b25      	ldr	r3, [pc, #148]	; (8003544 <countDown+0x134>)
		set_y = yg;
		set_z = zg;
		state = ARMED;
		HAL_TIM_Base_Stop_IT(&htim11);
 80034b0:	4825      	ldr	r0, [pc, #148]	; (8003548 <countDown+0x138>)
	if (sec == 0 && sec10 == 0 && PIR == 0) { // 30 ec
		TextLCD_Clear(&lcd);
		sec = 0;
		sec10 = 3;
		activeBuzzer();
		set_x = xg;// set the current position on thermometer
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	4b25      	ldr	r3, [pc, #148]	; (800354c <countDown+0x13c>)
 80034b6:	601a      	str	r2, [r3, #0]
		set_y = yg;
 80034b8:	4b25      	ldr	r3, [pc, #148]	; (8003550 <countDown+0x140>)
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	4b25      	ldr	r3, [pc, #148]	; (8003554 <countDown+0x144>)
 80034be:	601a      	str	r2, [r3, #0]
		set_z = zg;
 80034c0:	4b25      	ldr	r3, [pc, #148]	; (8003558 <countDown+0x148>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	4b25      	ldr	r3, [pc, #148]	; (800355c <countDown+0x14c>)
 80034c6:	601a      	str	r2, [r3, #0]
		state = ARMED;
 80034c8:	4b25      	ldr	r3, [pc, #148]	; (8003560 <countDown+0x150>)
 80034ca:	2209      	movs	r2, #9
 80034cc:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim11);
 80034ce:	f7fe fe24 	bl	800211a <HAL_TIM_Base_Stop_IT>
		check_sek = 0;
		timer = 0;
 80034d2:	4b24      	ldr	r3, [pc, #144]	; (8003564 <countDown+0x154>)
		set_x = xg;// set the current position on thermometer
		set_y = yg;
		set_z = zg;
		state = ARMED;
		HAL_TIM_Base_Stop_IT(&htim11);
		check_sek = 0;
 80034d4:	f8c5 8000 	str.w	r8, [r5]
		timer = 0;
 80034d8:	f8c3 8000 	str.w	r8, [r3]

	}
	if (sec == 0 && sec10 == 1 && PIR == 1) { // 20 sec
 80034dc:	6824      	ldr	r4, [r4, #0]
 80034de:	b9bc      	cbnz	r4, 8003510 <countDown+0x100>
 80034e0:	6833      	ldr	r3, [r6, #0]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d114      	bne.n	8003510 <countDown+0x100>
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d111      	bne.n	8003510 <countDown+0x100>
		sec = 0;
		sec10 = 3;
 80034ec:	4a12      	ldr	r2, [pc, #72]	; (8003538 <countDown+0x128>)
		alarm = 1;
		HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 80034ee:	481e      	ldr	r0, [pc, #120]	; (8003568 <countDown+0x158>)
		timer = 0;

	}
	if (sec == 0 && sec10 == 1 && PIR == 1) { // 20 sec
		sec = 0;
		sec10 = 3;
 80034f0:	2103      	movs	r1, #3
 80034f2:	6011      	str	r1, [r2, #0]
		alarm = 1;
 80034f4:	4a1d      	ldr	r2, [pc, #116]	; (800356c <countDown+0x15c>)
		HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 80034f6:	4621      	mov	r1, r4

	}
	if (sec == 0 && sec10 == 1 && PIR == 1) { // 20 sec
		sec = 0;
		sec10 = 3;
		alarm = 1;
 80034f8:	6013      	str	r3, [r2, #0]
		HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 80034fa:	f7fe ffe7 	bl	80024cc <HAL_TIM_PWM_Start>
		TextLCD_Clear(&lcd);
 80034fe:	480b      	ldr	r0, [pc, #44]	; (800352c <countDown+0x11c>)
 8003500:	f7ff fa78 	bl	80029f4 <TextLCD_Clear>
		HAL_TIM_Base_Stop_IT(&htim11);
 8003504:	4810      	ldr	r0, [pc, #64]	; (8003548 <countDown+0x138>)
 8003506:	f7fe fe08 	bl	800211a <HAL_TIM_Base_Stop_IT>
		check_sek = 0;
		timer = 0;
 800350a:	4b16      	ldr	r3, [pc, #88]	; (8003564 <countDown+0x154>)
		sec10 = 3;
		alarm = 1;
		HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
		TextLCD_Clear(&lcd);
		HAL_TIM_Base_Stop_IT(&htim11);
		check_sek = 0;
 800350c:	602c      	str	r4, [r5, #0]
		timer = 0;
 800350e:	601c      	str	r4, [r3, #0]
	}

	if (svar == -2) {
 8003510:	4b17      	ldr	r3, [pc, #92]	; (8003570 <countDown+0x160>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	3302      	adds	r3, #2
 8003516:	d105      	bne.n	8003524 <countDown+0x114>
			TextLCD_Clear(&lcd);
 8003518:	4804      	ldr	r0, [pc, #16]	; (800352c <countDown+0x11c>)
 800351a:	f7ff fa6b 	bl	80029f4 <TextLCD_Clear>
			state = IDLE;
 800351e:	4b10      	ldr	r3, [pc, #64]	; (8003560 <countDown+0x150>)
 8003520:	2200      	movs	r2, #0
 8003522:	701a      	strb	r2, [r3, #0]
 8003524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003528:	200000bc 	.word	0x200000bc
 800352c:	200000ec 	.word	0x200000ec
 8003530:	08004dfa 	.word	0x08004dfa
 8003534:	20000194 	.word	0x20000194
 8003538:	20000010 	.word	0x20000010
 800353c:	200000cc 	.word	0x200000cc
 8003540:	2000009c 	.word	0x2000009c
 8003544:	20000308 	.word	0x20000308
 8003548:	20000230 	.word	0x20000230
 800354c:	20000278 	.word	0x20000278
 8003550:	200002f4 	.word	0x200002f4
 8003554:	20000304 	.word	0x20000304
 8003558:	200001d8 	.word	0x200001d8
 800355c:	200001dc 	.word	0x200001dc
 8003560:	200000b0 	.word	0x200000b0
 8003564:	200000c8 	.word	0x200000c8
 8003568:	20000158 	.word	0x20000158
 800356c:	200000a8 	.word	0x200000a8
 8003570:	20000008 	.word	0x20000008
 8003574:	200000d8 	.word	0x200000d8

08003578 <ADXL345_WriteRegister>:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
}

//thermometer
void ADXL345_WriteRegister(uint8_t reg, uint8_t value) // To write to the internal registers in the device
{
 8003578:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t data[2];
	data[0] = reg;
	data[1] = value;
	HAL_I2C_Master_Transmit(&hi2c1, 0x53 << 1, data, 2, 10);
 800357a:	230a      	movs	r3, #10

//thermometer
void ADXL345_WriteRegister(uint8_t reg, uint8_t value) // To write to the internal registers in the device
{
	uint8_t data[2];
	data[0] = reg;
 800357c:	f88d 000c 	strb.w	r0, [sp, #12]
	data[1] = value;
 8003580:	f88d 100d 	strb.w	r1, [sp, #13]
	HAL_I2C_Master_Transmit(&hi2c1, 0x53 << 1, data, 2, 10);
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	aa03      	add	r2, sp, #12
 8003588:	2302      	movs	r3, #2
 800358a:	21a6      	movs	r1, #166	; 0xa6
 800358c:	4802      	ldr	r0, [pc, #8]	; (8003598 <ADXL345_WriteRegister+0x20>)
 800358e:	f7fe f8a5 	bl	80016dc <HAL_I2C_Master_Transmit>
}
 8003592:	b005      	add	sp, #20
 8003594:	f85d fb04 	ldr.w	pc, [sp], #4
 8003598:	20000104 	.word	0x20000104

0800359c <ADXL345_readRegisters>:

void ADXL345_readRegisters(uint8_t reg, uint8_t numberofbytes) //to read from the internal registers in the device
{
 800359c:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	HAL_I2C_Mem_Read(&hi2c1, 0x53 << 1, reg, 1, data_rec, numberofbytes, 100);
 800359e:	2364      	movs	r3, #100	; 0x64
 80035a0:	9302      	str	r3, [sp, #8]
 80035a2:	4b06      	ldr	r3, [pc, #24]	; (80035bc <ADXL345_readRegisters+0x20>)
 80035a4:	9101      	str	r1, [sp, #4]
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	4602      	mov	r2, r0
 80035aa:	2301      	movs	r3, #1
 80035ac:	21a6      	movs	r1, #166	; 0xa6
 80035ae:	4804      	ldr	r0, [pc, #16]	; (80035c0 <ADXL345_readRegisters+0x24>)
 80035b0:	f7fe f96c 	bl	800188c <HAL_I2C_Mem_Read>
}
 80035b4:	b005      	add	sp, #20
 80035b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80035ba:	bf00      	nop
 80035bc:	200002fc 	.word	0x200002fc
 80035c0:	20000104 	.word	0x20000104

080035c4 <ADXL345_Init>:

void ADXL345_Init(void) {
 80035c4:	b508      	push	{r3, lr}
	ADXL345_readRegisters(0x00, 1);
 80035c6:	2101      	movs	r1, #1
 80035c8:	2000      	movs	r0, #0
 80035ca:	f7ff ffe7 	bl	800359c <ADXL345_readRegisters>

	ADXL345_WriteRegister(0x2d, 0); //reset
 80035ce:	2100      	movs	r1, #0
 80035d0:	202d      	movs	r0, #45	; 0x2d
 80035d2:	f7ff ffd1 	bl	8003578 <ADXL345_WriteRegister>
	ADXL345_WriteRegister(0x2d, 0x08); //measure bit
 80035d6:	2108      	movs	r1, #8
 80035d8:	202d      	movs	r0, #45	; 0x2d
 80035da:	f7ff ffcd 	bl	8003578 <ADXL345_WriteRegister>
	ADXL345_WriteRegister(0x31, 0x01); // +4 range
 80035de:	2101      	movs	r1, #1
 80035e0:	2031      	movs	r0, #49	; 0x31
}
 80035e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void ADXL345_Init(void) {
	ADXL345_readRegisters(0x00, 1);

	ADXL345_WriteRegister(0x2d, 0); //reset
	ADXL345_WriteRegister(0x2d, 0x08); //measure bit
	ADXL345_WriteRegister(0x31, 0x01); // +4 range
 80035e6:	f7ff bfc7 	b.w	8003578 <ADXL345_WriteRegister>
 80035ea:	0000      	movs	r0, r0
 80035ec:	0000      	movs	r0, r0
	...

080035f0 <ADXL345_Run>:
}

void ADXL345_Run(void) {
 80035f0:	b538      	push	{r3, r4, r5, lr}

	ADXL345_readRegisters(0x32, 6);
 80035f2:	2106      	movs	r1, #6
 80035f4:	2032      	movs	r0, #50	; 0x32
 80035f6:	f7ff ffd1 	bl	800359c <ADXL345_readRegisters>
	x = data_rec[1] << 8 | data_rec[0];
 80035fa:	4a1f      	ldr	r2, [pc, #124]	; (8003678 <ADXL345_Run+0x88>)
 80035fc:	7813      	ldrb	r3, [r2, #0]
 80035fe:	7850      	ldrb	r0, [r2, #1]
	y = data_rec[3] << 8 | data_rec[2];
 8003600:	78d5      	ldrb	r5, [r2, #3]
	z = data_rec[5] << 8 | data_rec[4];
 8003602:	7954      	ldrb	r4, [r2, #5]
}

void ADXL345_Run(void) {

	ADXL345_readRegisters(0x32, 6);
	x = data_rec[1] << 8 | data_rec[0];
 8003604:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8003608:	4b1c      	ldr	r3, [pc, #112]	; (800367c <ADXL345_Run+0x8c>)
 800360a:	b200      	sxth	r0, r0
 800360c:	8018      	strh	r0, [r3, #0]
	y = data_rec[3] << 8 | data_rec[2];
 800360e:	7893      	ldrb	r3, [r2, #2]
 8003610:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
 8003614:	4b1a      	ldr	r3, [pc, #104]	; (8003680 <ADXL345_Run+0x90>)
 8003616:	b22d      	sxth	r5, r5
 8003618:	801d      	strh	r5, [r3, #0]
	z = data_rec[5] << 8 | data_rec[4];
 800361a:	7913      	ldrb	r3, [r2, #4]
 800361c:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
 8003620:	4b18      	ldr	r3, [pc, #96]	; (8003684 <ADXL345_Run+0x94>)
 8003622:	b224      	sxth	r4, r4
 8003624:	801c      	strh	r4, [r3, #0]

	xg = x * 7.8;
 8003626:	f7fc ff85 	bl	8000534 <__aeabi_i2d>
 800362a:	a311      	add	r3, pc, #68	; (adr r3, 8003670 <ADXL345_Run+0x80>)
 800362c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003630:	f7fc ffe6 	bl	8000600 <__aeabi_dmul>
 8003634:	f7fd fa94 	bl	8000b60 <__aeabi_d2iz>
 8003638:	4b13      	ldr	r3, [pc, #76]	; (8003688 <ADXL345_Run+0x98>)
 800363a:	6018      	str	r0, [r3, #0]
	yg = y * 7.8;
 800363c:	4628      	mov	r0, r5
 800363e:	f7fc ff79 	bl	8000534 <__aeabi_i2d>
 8003642:	a30b      	add	r3, pc, #44	; (adr r3, 8003670 <ADXL345_Run+0x80>)
 8003644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003648:	f7fc ffda 	bl	8000600 <__aeabi_dmul>
 800364c:	f7fd fa88 	bl	8000b60 <__aeabi_d2iz>
 8003650:	4b0e      	ldr	r3, [pc, #56]	; (800368c <ADXL345_Run+0x9c>)
 8003652:	6018      	str	r0, [r3, #0]
	zg = z * 7.8;
 8003654:	4620      	mov	r0, r4
 8003656:	f7fc ff6d 	bl	8000534 <__aeabi_i2d>
 800365a:	a305      	add	r3, pc, #20	; (adr r3, 8003670 <ADXL345_Run+0x80>)
 800365c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003660:	f7fc ffce 	bl	8000600 <__aeabi_dmul>
 8003664:	f7fd fa7c 	bl	8000b60 <__aeabi_d2iz>
 8003668:	4b09      	ldr	r3, [pc, #36]	; (8003690 <ADXL345_Run+0xa0>)
 800366a:	6018      	str	r0, [r3, #0]
 800366c:	bd38      	pop	{r3, r4, r5, pc}
 800366e:	bf00      	nop
 8003670:	33333333 	.word	0x33333333
 8003674:	401f3333 	.word	0x401f3333
 8003678:	200002fc 	.word	0x200002fc
 800367c:	20000100 	.word	0x20000100
 8003680:	20000274 	.word	0x20000274
 8003684:	200001e0 	.word	0x200001e0
 8003688:	20000308 	.word	0x20000308
 800368c:	200002f4 	.word	0x200002f4
 8003690:	200001d8 	.word	0x200001d8

08003694 <knapp1>:
}

//KEYPAD
void knapp1() {

	svar = 1;
 8003694:	4b03      	ldr	r3, [pc, #12]	; (80036a4 <knapp1+0x10>)
 8003696:	2201      	movs	r2, #1
	HAL_Delay(300);
 8003698:	f44f 7096 	mov.w	r0, #300	; 0x12c
}

//KEYPAD
void knapp1() {

	svar = 1;
 800369c:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 800369e:	f7fd bac3 	b.w	8000c28 <HAL_Delay>
 80036a2:	bf00      	nop
 80036a4:	20000008 	.word	0x20000008

080036a8 <knapp4>:

}

void knapp4() {

	svar = 4;
 80036a8:	4b03      	ldr	r3, [pc, #12]	; (80036b8 <knapp4+0x10>)
 80036aa:	2204      	movs	r2, #4
	HAL_Delay(300);
 80036ac:	f44f 7096 	mov.w	r0, #300	; 0x12c

}

void knapp4() {

	svar = 4;
 80036b0:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 80036b2:	f7fd bab9 	b.w	8000c28 <HAL_Delay>
 80036b6:	bf00      	nop
 80036b8:	20000008 	.word	0x20000008

080036bc <knapp7>:

}

void knapp7() {

	svar = 7;
 80036bc:	4b03      	ldr	r3, [pc, #12]	; (80036cc <knapp7+0x10>)
 80036be:	2207      	movs	r2, #7
	HAL_Delay(300);
 80036c0:	f44f 7096 	mov.w	r0, #300	; 0x12c

}

void knapp7() {

	svar = 7;
 80036c4:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 80036c6:	f7fd baaf 	b.w	8000c28 <HAL_Delay>
 80036ca:	bf00      	nop
 80036cc:	20000008 	.word	0x20000008

080036d0 <knapp0>:

}

void knapp0() {

	svar = 0;
 80036d0:	4b03      	ldr	r3, [pc, #12]	; (80036e0 <knapp0+0x10>)
 80036d2:	2200      	movs	r2, #0
	HAL_Delay(300);
 80036d4:	f44f 7096 	mov.w	r0, #300	; 0x12c

}

void knapp0() {

	svar = 0;
 80036d8:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 80036da:	f7fd baa5 	b.w	8000c28 <HAL_Delay>
 80036de:	bf00      	nop
 80036e0:	20000008 	.word	0x20000008

080036e4 <knapp2>:

}

void knapp2() {

	svar = 2;
 80036e4:	4b03      	ldr	r3, [pc, #12]	; (80036f4 <knapp2+0x10>)
 80036e6:	2202      	movs	r2, #2
	HAL_Delay(300);
 80036e8:	f44f 7096 	mov.w	r0, #300	; 0x12c

}

void knapp2() {

	svar = 2;
 80036ec:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 80036ee:	f7fd ba9b 	b.w	8000c28 <HAL_Delay>
 80036f2:	bf00      	nop
 80036f4:	20000008 	.word	0x20000008

080036f8 <knapp5>:

}

void knapp5() {

	svar = 5;
 80036f8:	4b03      	ldr	r3, [pc, #12]	; (8003708 <knapp5+0x10>)
 80036fa:	2205      	movs	r2, #5
	HAL_Delay(300);
 80036fc:	f44f 7096 	mov.w	r0, #300	; 0x12c

}

void knapp5() {

	svar = 5;
 8003700:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 8003702:	f7fd ba91 	b.w	8000c28 <HAL_Delay>
 8003706:	bf00      	nop
 8003708:	20000008 	.word	0x20000008

0800370c <knapp8>:

}

void knapp8() {

	svar = 8;
 800370c:	4b03      	ldr	r3, [pc, #12]	; (800371c <knapp8+0x10>)
 800370e:	2208      	movs	r2, #8
	HAL_Delay(300);
 8003710:	f44f 7096 	mov.w	r0, #300	; 0x12c

}

void knapp8() {

	svar = 8;
 8003714:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 8003716:	f7fd ba87 	b.w	8000c28 <HAL_Delay>
 800371a:	bf00      	nop
 800371c:	20000008 	.word	0x20000008

08003720 <knapp3>:

}

void knapp3() {

	svar = 3;
 8003720:	4b03      	ldr	r3, [pc, #12]	; (8003730 <knapp3+0x10>)
 8003722:	2203      	movs	r2, #3
	HAL_Delay(300);
 8003724:	f44f 7096 	mov.w	r0, #300	; 0x12c

}

void knapp3() {

	svar = 3;
 8003728:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 800372a:	f7fd ba7d 	b.w	8000c28 <HAL_Delay>
 800372e:	bf00      	nop
 8003730:	20000008 	.word	0x20000008

08003734 <knapp6>:

}

void knapp6() {

	svar = 6;
 8003734:	4b03      	ldr	r3, [pc, #12]	; (8003744 <knapp6+0x10>)
 8003736:	2206      	movs	r2, #6
	HAL_Delay(300);
 8003738:	f44f 7096 	mov.w	r0, #300	; 0x12c

}

void knapp6() {

	svar = 6;
 800373c:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 800373e:	f7fd ba73 	b.w	8000c28 <HAL_Delay>
 8003742:	bf00      	nop
 8003744:	20000008 	.word	0x20000008

08003748 <knapp9>:

}

void knapp9() {

	svar = 9;
 8003748:	4b03      	ldr	r3, [pc, #12]	; (8003758 <knapp9+0x10>)
 800374a:	2209      	movs	r2, #9
	HAL_Delay(300);
 800374c:	f44f 7096 	mov.w	r0, #300	; 0x12c

}

void knapp9() {

	svar = 9;
 8003750:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 8003752:	f7fd ba69 	b.w	8000c28 <HAL_Delay>
 8003756:	bf00      	nop
 8003758:	20000008 	.word	0x20000008

0800375c <knappD>:

}
void knappD() {
	svar = -2;
 800375c:	4b03      	ldr	r3, [pc, #12]	; (800376c <knappD+0x10>)
 800375e:	f06f 0201 	mvn.w	r2, #1
	HAL_Delay(300);
 8003762:	f44f 7096 	mov.w	r0, #300	; 0x12c
	svar = 9;
	HAL_Delay(300);

}
void knappD() {
	svar = -2;
 8003766:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 8003768:	f7fd ba5e 	b.w	8000c28 <HAL_Delay>
 800376c:	20000008 	.word	0x20000008

08003770 <knappA>:
}

void knappA() {
	svar = -3;
 8003770:	4b03      	ldr	r3, [pc, #12]	; (8003780 <knappA+0x10>)
 8003772:	f06f 0202 	mvn.w	r2, #2
	HAL_Delay(300);
 8003776:	f44f 7096 	mov.w	r0, #300	; 0x12c
	svar = -2;
	HAL_Delay(300);
}

void knappA() {
	svar = -3;
 800377a:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 800377c:	f7fd ba54 	b.w	8000c28 <HAL_Delay>
 8003780:	20000008 	.word	0x20000008

08003784 <knappB>:
}

void knappB() {
	svar = -4;
 8003784:	4b03      	ldr	r3, [pc, #12]	; (8003794 <knappB+0x10>)
 8003786:	f06f 0203 	mvn.w	r2, #3
	HAL_Delay(300);
 800378a:	f44f 7096 	mov.w	r0, #300	; 0x12c
	svar = -3;
	HAL_Delay(300);
}

void knappB() {
	svar = -4;
 800378e:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 8003790:	f7fd ba4a 	b.w	8000c28 <HAL_Delay>
 8003794:	20000008 	.word	0x20000008

08003798 <knappC>:
}

void knappC() {
	svar = -5;
 8003798:	4b03      	ldr	r3, [pc, #12]	; (80037a8 <knappC+0x10>)
 800379a:	f06f 0204 	mvn.w	r2, #4
	HAL_Delay(300);
 800379e:	f44f 7096 	mov.w	r0, #300	; 0x12c
	svar = -4;
	HAL_Delay(300);
}

void knappC() {
	svar = -5;
 80037a2:	601a      	str	r2, [r3, #0]
	HAL_Delay(300);
 80037a4:	f7fd ba40 	b.w	8000c28 <HAL_Delay>
 80037a8:	20000008 	.word	0x20000008

080037ac <setcolum1>:
	HAL_GPIO_WritePin(GPIOA, C2_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C3_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C4_Pin, 1);
}

void setcolum1() {
 80037ac:	b510      	push	{r4, lr}

	HAL_GPIO_WritePin(GPIOA, C1_Pin, 0);
 80037ae:	4c0c      	ldr	r4, [pc, #48]	; (80037e0 <setcolum1+0x34>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	4620      	mov	r0, r4
 80037b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80037b8:	f7fd fda6 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C2_Pin, 1);
 80037bc:	4620      	mov	r0, r4
 80037be:	2201      	movs	r2, #1
 80037c0:	2180      	movs	r1, #128	; 0x80
 80037c2:	f7fd fda1 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C3_Pin, 1);
 80037c6:	4620      	mov	r0, r4
 80037c8:	2201      	movs	r2, #1
 80037ca:	2140      	movs	r1, #64	; 0x40
 80037cc:	f7fd fd9c 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C4_Pin, 1);
 80037d0:	4620      	mov	r0, r4
 80037d2:	2201      	movs	r2, #1
 80037d4:	2110      	movs	r1, #16
}
 80037d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void setcolum1() {

	HAL_GPIO_WritePin(GPIOA, C1_Pin, 0);
	HAL_GPIO_WritePin(GPIOA, C2_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C3_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C4_Pin, 1);
 80037da:	f7fd bd95 	b.w	8001308 <HAL_GPIO_WritePin>
 80037de:	bf00      	nop
 80037e0:	40020000 	.word	0x40020000

080037e4 <setcolum2>:
}

void setcolum2() {
 80037e4:	b510      	push	{r4, lr}

	HAL_GPIO_WritePin(GPIOA, C1_Pin, 1);
 80037e6:	4c0c      	ldr	r4, [pc, #48]	; (8003818 <setcolum2+0x34>)
 80037e8:	2201      	movs	r2, #1
 80037ea:	4620      	mov	r0, r4
 80037ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80037f0:	f7fd fd8a 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C2_Pin, 0);
 80037f4:	4620      	mov	r0, r4
 80037f6:	2200      	movs	r2, #0
 80037f8:	2180      	movs	r1, #128	; 0x80
 80037fa:	f7fd fd85 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C3_Pin, 1);
 80037fe:	4620      	mov	r0, r4
 8003800:	2201      	movs	r2, #1
 8003802:	2140      	movs	r1, #64	; 0x40
 8003804:	f7fd fd80 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C4_Pin, 1);
 8003808:	4620      	mov	r0, r4
 800380a:	2201      	movs	r2, #1
 800380c:	2110      	movs	r1, #16
}
 800380e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void setcolum2() {

	HAL_GPIO_WritePin(GPIOA, C1_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C2_Pin, 0);
	HAL_GPIO_WritePin(GPIOA, C3_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C4_Pin, 1);
 8003812:	f7fd bd79 	b.w	8001308 <HAL_GPIO_WritePin>
 8003816:	bf00      	nop
 8003818:	40020000 	.word	0x40020000

0800381c <setcolum3>:
}

void setcolum3() {
 800381c:	b510      	push	{r4, lr}

	HAL_GPIO_WritePin(GPIOA, C1_Pin, 1);
 800381e:	4c0c      	ldr	r4, [pc, #48]	; (8003850 <setcolum3+0x34>)
 8003820:	2201      	movs	r2, #1
 8003822:	4620      	mov	r0, r4
 8003824:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003828:	f7fd fd6e 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C2_Pin, 1);
 800382c:	4620      	mov	r0, r4
 800382e:	2201      	movs	r2, #1
 8003830:	2180      	movs	r1, #128	; 0x80
 8003832:	f7fd fd69 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C3_Pin, 0);
 8003836:	4620      	mov	r0, r4
 8003838:	2200      	movs	r2, #0
 800383a:	2140      	movs	r1, #64	; 0x40
 800383c:	f7fd fd64 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C4_Pin, 1);
 8003840:	4620      	mov	r0, r4
 8003842:	2201      	movs	r2, #1
 8003844:	2110      	movs	r1, #16
}
 8003846:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void setcolum3() {

	HAL_GPIO_WritePin(GPIOA, C1_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C2_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C3_Pin, 0);
	HAL_GPIO_WritePin(GPIOA, C4_Pin, 1);
 800384a:	f7fd bd5d 	b.w	8001308 <HAL_GPIO_WritePin>
 800384e:	bf00      	nop
 8003850:	40020000 	.word	0x40020000

08003854 <setcolum4>:
}

void setcolum4() {
 8003854:	b510      	push	{r4, lr}

	HAL_GPIO_WritePin(GPIOA, C1_Pin, 1);
 8003856:	4c0c      	ldr	r4, [pc, #48]	; (8003888 <setcolum4+0x34>)
 8003858:	2201      	movs	r2, #1
 800385a:	4620      	mov	r0, r4
 800385c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003860:	f7fd fd52 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C2_Pin, 1);
 8003864:	4620      	mov	r0, r4
 8003866:	2201      	movs	r2, #1
 8003868:	2180      	movs	r1, #128	; 0x80
 800386a:	f7fd fd4d 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C3_Pin, 1);
 800386e:	4620      	mov	r0, r4
 8003870:	2201      	movs	r2, #1
 8003872:	2140      	movs	r1, #64	; 0x40
 8003874:	f7fd fd48 	bl	8001308 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, C4_Pin, 0);
 8003878:	4620      	mov	r0, r4
 800387a:	2200      	movs	r2, #0
 800387c:	2110      	movs	r1, #16
}
 800387e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void setcolum4() {

	HAL_GPIO_WritePin(GPIOA, C1_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C2_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C3_Pin, 1);
	HAL_GPIO_WritePin(GPIOA, C4_Pin, 0);
 8003882:	f7fd bd41 	b.w	8001308 <HAL_GPIO_WritePin>
 8003886:	bf00      	nop
 8003888:	40020000 	.word	0x40020000

0800388c <scana_rad1>:
}

void scana_rad1() {
 800388c:	b508      	push	{r3, lr}
	setcolum1();
 800388e:	f7ff ff8d 	bl	80037ac <setcolum1>

	if ((HAL_GPIO_ReadPin( GPIOA, R1_Pin)) == 0) {
 8003892:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003896:	480e      	ldr	r0, [pc, #56]	; (80038d0 <scana_rad1+0x44>)
 8003898:	f7fd fd30 	bl	80012fc <HAL_GPIO_ReadPin>
 800389c:	b908      	cbnz	r0, 80038a2 <scana_rad1+0x16>

		// nummer 1
		knapp1();
 800389e:	f7ff fef9 	bl	8003694 <knapp1>

	}

	if ((HAL_GPIO_ReadPin( GPIOA, R2_Pin)) == 0) {
 80038a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80038a6:	480a      	ldr	r0, [pc, #40]	; (80038d0 <scana_rad1+0x44>)
 80038a8:	f7fd fd28 	bl	80012fc <HAL_GPIO_ReadPin>
 80038ac:	b908      	cbnz	r0, 80038b2 <scana_rad1+0x26>

		// nummer 4
		knapp4();
 80038ae:	f7ff fefb 	bl	80036a8 <knapp4>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R3_Pin)) == 0) {
 80038b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80038b6:	4806      	ldr	r0, [pc, #24]	; (80038d0 <scana_rad1+0x44>)
 80038b8:	f7fd fd20 	bl	80012fc <HAL_GPIO_ReadPin>
 80038bc:	b908      	cbnz	r0, 80038c2 <scana_rad1+0x36>

		// nummer 7
		knapp7();
 80038be:	f7ff fefd 	bl	80036bc <knapp7>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R4_Pin)) == 0) {
 80038c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80038c6:	4802      	ldr	r0, [pc, #8]	; (80038d0 <scana_rad1+0x44>)

		// nummer " * "
		//knapp0();
	}

}
 80038c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

		// nummer 7
		knapp7();
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R4_Pin)) == 0) {
 80038cc:	f7fd bd16 	b.w	80012fc <HAL_GPIO_ReadPin>
 80038d0:	40020000 	.word	0x40020000

080038d4 <scana_rad2>:
		//knapp0();
	}

}

void scana_rad2() {
 80038d4:	b508      	push	{r3, lr}

	setcolum2();
 80038d6:	f7ff ff85 	bl	80037e4 <setcolum2>

	if ((HAL_GPIO_ReadPin( GPIOA, R1_Pin)) == 0) {
 80038da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038de:	4810      	ldr	r0, [pc, #64]	; (8003920 <scana_rad2+0x4c>)
 80038e0:	f7fd fd0c 	bl	80012fc <HAL_GPIO_ReadPin>
 80038e4:	b908      	cbnz	r0, 80038ea <scana_rad2+0x16>

		// nummer 2
		knapp2();
 80038e6:	f7ff fefd 	bl	80036e4 <knapp2>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R2_Pin)) == 0) {
 80038ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80038ee:	480c      	ldr	r0, [pc, #48]	; (8003920 <scana_rad2+0x4c>)
 80038f0:	f7fd fd04 	bl	80012fc <HAL_GPIO_ReadPin>
 80038f4:	b908      	cbnz	r0, 80038fa <scana_rad2+0x26>

		// nummer 5
		knapp5();
 80038f6:	f7ff feff 	bl	80036f8 <knapp5>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R3_Pin)) == 0) {
 80038fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80038fe:	4808      	ldr	r0, [pc, #32]	; (8003920 <scana_rad2+0x4c>)
 8003900:	f7fd fcfc 	bl	80012fc <HAL_GPIO_ReadPin>
 8003904:	b908      	cbnz	r0, 800390a <scana_rad2+0x36>

		// nummer 8
		knapp8();
 8003906:	f7ff ff01 	bl	800370c <knapp8>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R4_Pin)) == 0) {
 800390a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800390e:	4804      	ldr	r0, [pc, #16]	; (8003920 <scana_rad2+0x4c>)
 8003910:	f7fd fcf4 	bl	80012fc <HAL_GPIO_ReadPin>
 8003914:	b918      	cbnz	r0, 800391e <scana_rad2+0x4a>

		// nummer 0
		knapp0();
	}

}
 8003916:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R4_Pin)) == 0) {

		// nummer 0
		knapp0();
 800391a:	f7ff bed9 	b.w	80036d0 <knapp0>
 800391e:	bd08      	pop	{r3, pc}
 8003920:	40020000 	.word	0x40020000

08003924 <scana_rad3>:
	}

}

void scana_rad3() {
 8003924:	b508      	push	{r3, lr}

	setcolum3();
 8003926:	f7ff ff79 	bl	800381c <setcolum3>

	if ((HAL_GPIO_ReadPin( GPIOA, R1_Pin)) == 0) {
 800392a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800392e:	480e      	ldr	r0, [pc, #56]	; (8003968 <scana_rad3+0x44>)
 8003930:	f7fd fce4 	bl	80012fc <HAL_GPIO_ReadPin>
 8003934:	b908      	cbnz	r0, 800393a <scana_rad3+0x16>

		// nummer 3
		knapp3();
 8003936:	f7ff fef3 	bl	8003720 <knapp3>

	}

	if ((HAL_GPIO_ReadPin( GPIOA, R2_Pin)) == 0) {
 800393a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800393e:	480a      	ldr	r0, [pc, #40]	; (8003968 <scana_rad3+0x44>)
 8003940:	f7fd fcdc 	bl	80012fc <HAL_GPIO_ReadPin>
 8003944:	b908      	cbnz	r0, 800394a <scana_rad3+0x26>

		// nummer 6
		knapp6();
 8003946:	f7ff fef5 	bl	8003734 <knapp6>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R3_Pin)) == 0) {
 800394a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800394e:	4806      	ldr	r0, [pc, #24]	; (8003968 <scana_rad3+0x44>)
 8003950:	f7fd fcd4 	bl	80012fc <HAL_GPIO_ReadPin>
 8003954:	b908      	cbnz	r0, 800395a <scana_rad3+0x36>

		// nummer 9
		knapp9();
 8003956:	f7ff fef7 	bl	8003748 <knapp9>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R4_Pin)) == 0) {
 800395a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800395e:	4802      	ldr	r0, [pc, #8]	; (8003968 <scana_rad3+0x44>)

		// nummer " # "
		//knapp0();
	}

}
 8003960:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

		// nummer 9
		knapp9();
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R4_Pin)) == 0) {
 8003964:	f7fd bcca 	b.w	80012fc <HAL_GPIO_ReadPin>
 8003968:	40020000 	.word	0x40020000

0800396c <scana_rad4>:
		//knapp0();
	}

}

void scana_rad4() {
 800396c:	b508      	push	{r3, lr}

	setcolum4();
 800396e:	f7ff ff71 	bl	8003854 <setcolum4>

	if ((HAL_GPIO_ReadPin( GPIOA, R1_Pin)) == 0) {
 8003972:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003976:	4810      	ldr	r0, [pc, #64]	; (80039b8 <scana_rad4+0x4c>)
 8003978:	f7fd fcc0 	bl	80012fc <HAL_GPIO_ReadPin>
 800397c:	b908      	cbnz	r0, 8003982 <scana_rad4+0x16>

		// nummer A
		knappA();
 800397e:	f7ff fef7 	bl	8003770 <knappA>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R2_Pin)) == 0) {
 8003982:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003986:	480c      	ldr	r0, [pc, #48]	; (80039b8 <scana_rad4+0x4c>)
 8003988:	f7fd fcb8 	bl	80012fc <HAL_GPIO_ReadPin>
 800398c:	b908      	cbnz	r0, 8003992 <scana_rad4+0x26>

		// nummer B
		knappB();
 800398e:	f7ff fef9 	bl	8003784 <knappB>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R3_Pin)) == 0) {
 8003992:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003996:	4808      	ldr	r0, [pc, #32]	; (80039b8 <scana_rad4+0x4c>)
 8003998:	f7fd fcb0 	bl	80012fc <HAL_GPIO_ReadPin>
 800399c:	b908      	cbnz	r0, 80039a2 <scana_rad4+0x36>

		// nummer C
		knappC();
 800399e:	f7ff fefb 	bl	8003798 <knappC>
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R4_Pin)) == 0) {
 80039a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039a6:	4804      	ldr	r0, [pc, #16]	; (80039b8 <scana_rad4+0x4c>)
 80039a8:	f7fd fca8 	bl	80012fc <HAL_GPIO_ReadPin>
 80039ac:	b918      	cbnz	r0, 80039b6 <scana_rad4+0x4a>

		// nummer " D "
		knappD();
	}

}
 80039ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	}

	if ((HAL_GPIO_ReadPin( GPIOA, R4_Pin)) == 0) {

		// nummer " D "
		knappD();
 80039b2:	f7ff bed3 	b.w	800375c <knappD>
 80039b6:	bd08      	pop	{r3, pc}
 80039b8:	40020000 	.word	0x40020000

080039bc <scanna_knapp>:
	}

}

int scanna_knapp() {
 80039bc:	b510      	push	{r4, lr}

	//setcolum();
	svar = -1;
 80039be:	4c07      	ldr	r4, [pc, #28]	; (80039dc <scanna_knapp+0x20>)
 80039c0:	f04f 33ff 	mov.w	r3, #4294967295
 80039c4:	6023      	str	r3, [r4, #0]
	scana_rad1();
 80039c6:	f7ff ff61 	bl	800388c <scana_rad1>
	scana_rad2();
 80039ca:	f7ff ff83 	bl	80038d4 <scana_rad2>
	scana_rad3();
 80039ce:	f7ff ffa9 	bl	8003924 <scana_rad3>
	scana_rad4();
 80039d2:	f7ff ffcb 	bl	800396c <scana_rad4>

	return svar;

}
 80039d6:	6820      	ldr	r0, [r4, #0]
 80039d8:	bd10      	pop	{r4, pc}
 80039da:	bf00      	nop
 80039dc:	20000008 	.word	0x20000008

080039e0 <main>:

/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void) {
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b090      	sub	sp, #64	; 0x40
static void MX_GPIO_Init(void) {

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80039e4:	2400      	movs	r4, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80039e6:	f7fd f8f7 	bl	8000bd8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80039ea:	f7ff f9cd 	bl	8002d88 <SystemClock_Config>
static void MX_GPIO_Init(void) {

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80039ee:	4b85      	ldr	r3, [pc, #532]	; (8003c04 <main+0x224>)
 80039f0:	9404      	str	r4, [sp, #16]
 80039f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 80039f4:	4e84      	ldr	r6, [pc, #528]	; (8003c08 <main+0x228>)
static void MX_GPIO_Init(void) {

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80039f6:	f042 0204 	orr.w	r2, r2, #4
 80039fa:	631a      	str	r2, [r3, #48]	; 0x30
 80039fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039fe:	f002 0204 	and.w	r2, r2, #4
 8003a02:	9204      	str	r2, [sp, #16]
 8003a04:	9a04      	ldr	r2, [sp, #16]
	;
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8003a06:	9405      	str	r4, [sp, #20]
 8003a08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a0e:	631a      	str	r2, [r3, #48]	; 0x30
 8003a10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a12:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003a16:	9205      	str	r2, [sp, #20]
 8003a18:	9a05      	ldr	r2, [sp, #20]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8003a1a:	9406      	str	r4, [sp, #24]
 8003a1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a1e:	f042 0201 	orr.w	r2, r2, #1
 8003a22:	631a      	str	r2, [r3, #48]	; 0x30
 8003a24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a26:	f002 0201 	and.w	r2, r2, #1
 8003a2a:	9206      	str	r2, [sp, #24]
 8003a2c:	9a06      	ldr	r2, [sp, #24]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8003a2e:	9407      	str	r4, [sp, #28]
 8003a30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a32:	f042 0202 	orr.w	r2, r2, #2
 8003a36:	631a      	str	r2, [r3, #48]	; 0x30
 8003a38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a3a:	f002 0202 	and.w	r2, r2, #2
 8003a3e:	9207      	str	r2, [sp, #28]
 8003a40:	9a07      	ldr	r2, [sp, #28]
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8003a42:	9408      	str	r4, [sp, #32]
 8003a44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a46:	f042 0208 	orr.w	r2, r2, #8
 8003a4a:	631a      	str	r2, [r3, #48]	; 0x30
 8003a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4e:	f003 0308 	and.w	r3, r3, #8
 8003a52:	9308      	str	r3, [sp, #32]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8003a54:	4622      	mov	r2, r4
 8003a56:	21ff      	movs	r1, #255	; 0xff
 8003a58:	4630      	mov	r0, r6
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8003a5a:	9b08      	ldr	r3, [sp, #32]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8003a5c:	f7fd fc54 	bl	8001308 <HAL_GPIO_WritePin>
			LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin | LCD_D4_Pin
					| LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, C4_Pin | LD2_Pin | C3_Pin | C2_Pin | C1_Pin,
 8003a60:	4622      	mov	r2, r4
 8003a62:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8003a66:	4869      	ldr	r0, [pc, #420]	; (8003c0c <main+0x22c>)
 8003a68:	f7fd fc4e 	bl	8001308 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8003a6c:	4622      	mov	r2, r4
 8003a6e:	f248 2137 	movw	r1, #33335	; 0x8237
 8003a72:	4867      	ldr	r0, [pc, #412]	; (8003c10 <main+0x230>)
 8003a74:	f7fd fc48 	bl	8001308 <HAL_GPIO_WritePin>
			LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin | green_Pin | red_Pin
					| yellow_Pin | buzzer_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8003a78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a7c:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003a7e:	a909      	add	r1, sp, #36	; 0x24
			LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin | green_Pin | red_Pin
					| yellow_Pin | buzzer_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a80:	4b64      	ldr	r3, [pc, #400]	; (8003c14 <main+0x234>)
 8003a82:	930a      	str	r3, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003a84:	4630      	mov	r0, r6

	/*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin LCD_D3_Pin
	 LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
	GPIO_InitStruct.Pin = LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin
			| LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a86:	2501      	movs	r5, #1
					| yellow_Pin | buzzer_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a88:	940b      	str	r4, [sp, #44]	; 0x2c
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003a8a:	f7fd fb69 	bl	8001160 <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin LCD_D3_Pin
	 LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
	GPIO_InitStruct.Pin = LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin
 8003a8e:	23ff      	movs	r3, #255	; 0xff
			| LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a90:	a909      	add	r1, sp, #36	; 0x24
 8003a92:	4630      	mov	r0, r6
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

	/*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin LCD_D3_Pin
	 LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
	GPIO_InitStruct.Pin = LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin
 8003a94:	9309      	str	r3, [sp, #36]	; 0x24
			| LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a96:	950a      	str	r5, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a98:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a9a:	940c      	str	r4, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

	/*Configure GPIO pin : PIR_Pin */
	GPIO_InitStruct.Pin = PIR_Pin;
 8003a9c:	2702      	movs	r7, #2
	GPIO_InitStruct.Pin = LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin
			| LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a9e:	f7fd fb5f 	bl	8001160 <HAL_GPIO_Init>

	/*Configure GPIO pin : PIR_Pin */
	GPIO_InitStruct.Pin = PIR_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(PIR_GPIO_Port, &GPIO_InitStruct);
 8003aa2:	a909      	add	r1, sp, #36	; 0x24
 8003aa4:	4859      	ldr	r0, [pc, #356]	; (8003c0c <main+0x22c>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

	/*Configure GPIO pin : PIR_Pin */
	GPIO_InitStruct.Pin = PIR_Pin;
 8003aa6:	9709      	str	r7, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003aa8:	940a      	str	r4, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aaa:	940b      	str	r4, [sp, #44]	; 0x2c
	HAL_GPIO_Init(PIR_GPIO_Port, &GPIO_InitStruct);
 8003aac:	f7fd fb58 	bl	8001160 <HAL_GPIO_Init>

	/*Configure GPIO pins : C4_Pin LD2_Pin C3_Pin C2_Pin
	 C1_Pin */
	GPIO_InitStruct.Pin = C4_Pin | LD2_Pin | C3_Pin | C2_Pin | C1_Pin;
 8003ab0:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab4:	a909      	add	r1, sp, #36	; 0x24
 8003ab6:	4855      	ldr	r0, [pc, #340]	; (8003c0c <main+0x22c>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(PIR_GPIO_Port, &GPIO_InitStruct);

	/*Configure GPIO pins : C4_Pin LD2_Pin C3_Pin C2_Pin
	 C1_Pin */
	GPIO_InitStruct.Pin = C4_Pin | LD2_Pin | C3_Pin | C2_Pin | C1_Pin;
 8003ab8:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aba:	950a      	str	r5, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003abc:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003abe:	940c      	str	r4, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac0:	f7fd fb4e 	bl	8001160 <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_RS_Pin LCD_RW_Pin LCD_E_Pin green_Pin
	 red_Pin yellow_Pin buzzer_Pin */
	GPIO_InitStruct.Pin = LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin | green_Pin
 8003ac4:	f248 2337 	movw	r3, #33335	; 0x8237
			| red_Pin | yellow_Pin | buzzer_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ac8:	a909      	add	r1, sp, #36	; 0x24
 8003aca:	4851      	ldr	r0, [pc, #324]	; (8003c10 <main+0x230>)
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/*Configure GPIO pins : LCD_RS_Pin LCD_RW_Pin LCD_E_Pin green_Pin
	 red_Pin yellow_Pin buzzer_Pin */
	GPIO_InitStruct.Pin = LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin | green_Pin
 8003acc:	9309      	str	r3, [sp, #36]	; 0x24
			| red_Pin | yellow_Pin | buzzer_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ace:	950a      	str	r5, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad0:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad2:	940c      	str	r4, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ad4:	f7fd fb44 	bl	8001160 <HAL_GPIO_Init>

	/*Configure GPIO pins : R4_Pin R3_Pin R2_Pin R1_Pin */
	GPIO_InitStruct.Pin = R4_Pin | R3_Pin | R2_Pin | R1_Pin;
 8003ad8:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003adc:	a909      	add	r1, sp, #36	; 0x24
 8003ade:	484b      	ldr	r0, [pc, #300]	; (8003c0c <main+0x22c>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

	/*Configure GPIO pins : R4_Pin R3_Pin R2_Pin R1_Pin */
	GPIO_InitStruct.Pin = R4_Pin | R3_Pin | R2_Pin | R1_Pin;
 8003ae0:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ae2:	940a      	str	r4, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ae4:	950b      	str	r5, [sp, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/*Configure GPIO pin : switch_Pin */
	GPIO_InitStruct.Pin = switch_Pin;
 8003ae6:	f04f 0804 	mov.w	r8, #4

	/*Configure GPIO pins : R4_Pin R3_Pin R2_Pin R1_Pin */
	GPIO_InitStruct.Pin = R4_Pin | R3_Pin | R2_Pin | R1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aea:	f7fd fb39 	bl	8001160 <HAL_GPIO_Init>

	/*Configure GPIO pin : switch_Pin */
	GPIO_InitStruct.Pin = switch_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(switch_GPIO_Port, &GPIO_InitStruct);
 8003aee:	484a      	ldr	r0, [pc, #296]	; (8003c18 <main+0x238>)
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/*Configure GPIO pin : switch_Pin */
	GPIO_InitStruct.Pin = switch_Pin;
 8003af0:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(switch_GPIO_Port, &GPIO_InitStruct);
 8003af4:	a909      	add	r1, sp, #36	; 0x24
	GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/*Configure GPIO pin : switch_Pin */
	GPIO_InitStruct.Pin = switch_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003af6:	940a      	str	r4, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003af8:	950b      	str	r5, [sp, #44]	; 0x2c
	HAL_GPIO_Init(switch_GPIO_Port, &GPIO_InitStruct);
 8003afa:	f7fd fb31 	bl	8001160 <HAL_GPIO_Init>
}

/* USART2 init function */
static void MX_USART2_UART_Init(void) {

	huart2.Instance = USART2;
 8003afe:	4847      	ldr	r0, [pc, #284]	; (8003c1c <main+0x23c>)
	huart2.Init.BaudRate = 115200;
 8003b00:	4b47      	ldr	r3, [pc, #284]	; (8003c20 <main+0x240>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003b02:	6084      	str	r4, [r0, #8]

/* USART2 init function */
static void MX_USART2_UART_Init(void) {

	huart2.Instance = USART2;
	huart2.Init.BaudRate = 115200;
 8003b04:	f44f 39e1 	mov.w	r9, #115200	; 0x1c200
 8003b08:	e880 0208 	stmia.w	r0, {r3, r9}
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003b0c:	230c      	movs	r3, #12
static void MX_USART2_UART_Init(void) {

	huart2.Instance = USART2;
	huart2.Init.BaudRate = 115200;
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003b0e:	60c4      	str	r4, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003b10:	6104      	str	r4, [r0, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003b12:	6143      	str	r3, [r0, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b14:	6184      	str	r4, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b16:	61c4      	str	r4, [r0, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003b18:	f7fe fe64 	bl	80027e4 <HAL_UART_Init>
 8003b1c:	b100      	cbz	r0, 8003b20 <main+0x140>
 8003b1e:	e7fe      	b.n	8003b1e <main+0x13e>
/* TIM10 init function */
static void MX_TIM10_Init(void) {

	TIM_OC_InitTypeDef sConfigOC;

	htim10.Instance = TIM10;
 8003b20:	4c40      	ldr	r4, [pc, #256]	; (8003c24 <main+0x244>)
	htim10.Init.Prescaler = 20;
 8003b22:	4b41      	ldr	r3, [pc, #260]	; (8003c28 <main+0x248>)
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b24:	60a0      	str	r0, [r4, #8]
static void MX_TIM10_Init(void) {

	TIM_OC_InitTypeDef sConfigOC;

	htim10.Instance = TIM10;
	htim10.Init.Prescaler = 20;
 8003b26:	f04f 0c14 	mov.w	ip, #20
 8003b2a:	e884 1008 	stmia.w	r4, {r3, ip}
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim10.Init.Period = 4200;
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b2e:	6120      	str	r0, [r4, #16]
	TIM_OC_InitTypeDef sConfigOC;

	htim10.Instance = TIM10;
	htim10.Init.Prescaler = 20;
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim10.Init.Period = 4200;
 8003b30:	f241 0368 	movw	r3, #4200	; 0x1068
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 8003b34:	4620      	mov	r0, r4
	TIM_OC_InitTypeDef sConfigOC;

	htim10.Instance = TIM10;
	htim10.Init.Prescaler = 20;
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim10.Init.Period = 4200;
 8003b36:	60e3      	str	r3, [r4, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 8003b38:	f7fe fbf8 	bl	800232c <HAL_TIM_Base_Init>
 8003b3c:	b100      	cbz	r0, 8003b40 <main+0x160>
 8003b3e:	e7fe      	b.n	8003b3e <main+0x15e>
		_Error_Handler(__FILE__, __LINE__);
	}

	if (HAL_TIM_PWM_Init(&htim10) != HAL_OK) {
 8003b40:	4620      	mov	r0, r4
 8003b42:	f7fe fc0d 	bl	8002360 <HAL_TIM_PWM_Init>
 8003b46:	4602      	mov	r2, r0
 8003b48:	b100      	cbz	r0, 8003b4c <main+0x16c>
 8003b4a:	e7fe      	b.n	8003b4a <main+0x16a>
		_Error_Handler(__FILE__, __LINE__);
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b4c:	2360      	movs	r3, #96	; 0x60
 8003b4e:	9309      	str	r3, [sp, #36]	; 0x24
	sConfigOC.Pulse = 4199;
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b50:	900b      	str	r0, [sp, #44]	; 0x2c
	if (HAL_TIM_PWM_Init(&htim10) != HAL_OK) {
		_Error_Handler(__FILE__, __LINE__);
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
	sConfigOC.Pulse = 4199;
 8003b52:	f241 0367 	movw	r3, #4199	; 0x1067
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b56:	900d      	str	r0, [sp, #52]	; 0x34
	if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1)
 8003b58:	a909      	add	r1, sp, #36	; 0x24
 8003b5a:	4620      	mov	r0, r4
	if (HAL_TIM_PWM_Init(&htim10) != HAL_OK) {
		_Error_Handler(__FILE__, __LINE__);
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
	sConfigOC.Pulse = 4199;
 8003b5c:	930a      	str	r3, [sp, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
	if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1)
 8003b5e:	f7fe fc45 	bl	80023ec <HAL_TIM_PWM_ConfigChannel>
 8003b62:	4681      	mov	r9, r0
 8003b64:	b100      	cbz	r0, 8003b68 <main+0x188>
 8003b66:	e7fe      	b.n	8003b66 <main+0x186>
			!= HAL_OK) {
		_Error_Handler(__FILE__, __LINE__);
	}

	HAL_TIM_MspPostInit(&htim10);
 8003b68:	4620      	mov	r0, r4
 8003b6a:	f000 f987 	bl	8003e7c <HAL_TIM_MspPostInit>

	ADC_ChannelConfTypeDef sConfig;

	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8003b6e:	4c2f      	ldr	r4, [pc, #188]	; (8003c2c <main+0x24c>)
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8003b70:	4b2f      	ldr	r3, [pc, #188]	; (8003c30 <main+0x250>)
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003b72:	f8c4 9008 	str.w	r9, [r4, #8]
	ADC_ChannelConfTypeDef sConfig;

	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8003b76:	f44f 3e40 	mov.w	lr, #196608	; 0x30000
 8003b7a:	e884 4008 	stmia.w	r4, {r3, lr}
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	hadc1.Init.NbrOfConversion = 1;
	hadc1.Init.DMAContinuousRequests = DISABLE;
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8003b7e:	4620      	mov	r0, r4
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
	hadc1.Init.ScanConvMode = DISABLE;
	hadc1.Init.ContinuousConvMode = DISABLE;
	hadc1.Init.DiscontinuousConvMode = DISABLE;
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b80:	4b2c      	ldr	r3, [pc, #176]	; (8003c34 <main+0x254>)
	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
	hadc1.Init.ScanConvMode = DISABLE;
 8003b82:	f8c4 9010 	str.w	r9, [r4, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8003b86:	f8c4 9018 	str.w	r9, [r4, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003b8a:	f8c4 9020 	str.w	r9, [r4, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003b8e:	f8c4 902c 	str.w	r9, [r4, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b92:	62a3      	str	r3, [r4, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b94:	f8c4 900c 	str.w	r9, [r4, #12]
	hadc1.Init.NbrOfConversion = 1;
 8003b98:	61e5      	str	r5, [r4, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8003b9a:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003b9e:	6165      	str	r5, [r4, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8003ba0:	f7fd f852 	bl	8000c48 <HAL_ADC_Init>
 8003ba4:	b100      	cbz	r0, 8003ba8 <main+0x1c8>
 8003ba6:	e7fe      	b.n	8003ba6 <main+0x1c6>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8003ba8:	9009      	str	r0, [sp, #36]	; 0x24
	sConfig.Rank = 1;
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003baa:	2307      	movs	r3, #7
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003bac:	a909      	add	r1, sp, #36	; 0x24
 8003bae:	4620      	mov	r0, r4
	}

	/**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
	sConfig.Rank = 1;
 8003bb0:	950a      	str	r5, [sp, #40]	; 0x28
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003bb2:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003bb4:	f7fd f9c4 	bl	8000f40 <HAL_ADC_ConfigChannel>
 8003bb8:	b100      	cbz	r0, 8003bbc <main+0x1dc>
 8003bba:	e7fe      	b.n	8003bba <main+0x1da>
}

/* TIM11 init function */
static void MX_TIM11_Init(void) {

	htim11.Instance = TIM11;
 8003bbc:	4b1e      	ldr	r3, [pc, #120]	; (8003c38 <main+0x258>)
	htim11.Init.Prescaler = 1343;
 8003bbe:	4a1f      	ldr	r2, [pc, #124]	; (8003c3c <main+0x25c>)
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bc0:	6098      	str	r0, [r3, #8]

/* TIM11 init function */
static void MX_TIM11_Init(void) {

	htim11.Instance = TIM11;
	htim11.Init.Prescaler = 1343;
 8003bc2:	f240 543f 	movw	r4, #1343	; 0x53f
 8003bc6:	e883 0014 	stmia.w	r3, {r2, r4}
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim11.Init.Period = 62499;
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bca:	6118      	str	r0, [r3, #16]
static void MX_TIM11_Init(void) {

	htim11.Instance = TIM11;
	htim11.Init.Prescaler = 1343;
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim11.Init.Period = 62499;
 8003bcc:	f24f 4223 	movw	r2, #62499	; 0xf423
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 8003bd0:	4618      	mov	r0, r3
static void MX_TIM11_Init(void) {

	htim11.Instance = TIM11;
	htim11.Init.Prescaler = 1343;
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim11.Init.Period = 62499;
 8003bd2:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 8003bd4:	f7fe fbaa 	bl	800232c <HAL_TIM_Base_Init>
 8003bd8:	b100      	cbz	r0, 8003bdc <main+0x1fc>
 8003bda:	e7fe      	b.n	8003bda <main+0x1fa>
}

/* I2C1 init function */
static void MX_I2C1_Init(void) {

	hi2c1.Instance = I2C1;
 8003bdc:	4b18      	ldr	r3, [pc, #96]	; (8003c40 <main+0x260>)
	hi2c1.Init.ClockSpeed = 100000;
 8003bde:	4a19      	ldr	r2, [pc, #100]	; (8003c44 <main+0x264>)
 8003be0:	4919      	ldr	r1, [pc, #100]	; (8003c48 <main+0x268>)
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003be2:	6098      	str	r0, [r3, #8]

/* I2C1 init function */
static void MX_I2C1_Init(void) {

	hi2c1.Instance = I2C1;
	hi2c1.Init.ClockSpeed = 100000;
 8003be4:	e883 0006 	stmia.w	r3, {r1, r2}
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
	hi2c1.Init.OwnAddress1 = 0;
 8003be8:	60d8      	str	r0, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003bea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003bee:	6158      	str	r0, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8003bf0:	6198      	str	r0, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003bf2:	61d8      	str	r0, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003bf4:	6218      	str	r0, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8003bf6:	4618      	mov	r0, r3

	hi2c1.Instance = I2C1;
	hi2c1.Init.ClockSpeed = 100000;
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
	hi2c1.Init.OwnAddress1 = 0;
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003bf8:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
	hi2c1.Init.OwnAddress2 = 0;
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8003bfa:	f7fd fd01 	bl	8001600 <HAL_I2C_Init>
 8003bfe:	b328      	cbz	r0, 8003c4c <main+0x26c>
 8003c00:	e7fe      	b.n	8003c00 <main+0x220>
 8003c02:	bf00      	nop
 8003c04:	40023800 	.word	0x40023800
 8003c08:	40020800 	.word	0x40020800
 8003c0c:	40020000 	.word	0x40020000
 8003c10:	40020400 	.word	0x40020400
 8003c14:	10210000 	.word	0x10210000
 8003c18:	40020c00 	.word	0x40020c00
 8003c1c:	20000280 	.word	0x20000280
 8003c20:	40004400 	.word	0x40004400
 8003c24:	20000158 	.word	0x20000158
 8003c28:	40014400 	.word	0x40014400
 8003c2c:	200001e4 	.word	0x200001e4
 8003c30:	40012000 	.word	0x40012000
 8003c34:	0f000001 	.word	0x0f000001
 8003c38:	20000230 	.word	0x20000230
 8003c3c:	40014800 	.word	0x40014800
 8003c40:	20000104 	.word	0x20000104
 8003c44:	000186a0 	.word	0x000186a0
 8003c48:	40005400 	.word	0x40005400
	MX_TIM11_Init();
	MX_I2C1_Init();

	/* USER CODE BEGIN 2 */

	TextLCD_Init(&lcd, LCD_RS_GPIO_Port, LCD_RS_Pin, LCD_RW_Pin, LCD_E_Pin,
 8003c4c:	23fe      	movs	r3, #254	; 0xfe
 8003c4e:	9302      	str	r3, [sp, #8]
 8003c50:	462a      	mov	r2, r5
 8003c52:	463b      	mov	r3, r7
 8003c54:	4926      	ldr	r1, [pc, #152]	; (8003cf0 <main+0x310>)
 8003c56:	4827      	ldr	r0, [pc, #156]	; (8003cf4 <main+0x314>)
 8003c58:	9601      	str	r6, [sp, #4]
 8003c5a:	f8cd 8000 	str.w	r8, [sp]
 8003c5e:	f7fe fe91 	bl	8002984 <TextLCD_Init>
	LCD_D0_GPIO_Port,
			LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin | LCD_D4_Pin | LCD_D5_Pin
					| LCD_D6_Pin | LCD_D7_Pin);

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1); // Start with green light
 8003c62:	462a      	mov	r2, r5
 8003c64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c68:	4821      	ldr	r0, [pc, #132]	; (8003cf0 <main+0x310>)
 8003c6a:	f7fd fb4d 	bl	8001308 <HAL_GPIO_WritePin>

	ADXL345_Init();  // initiate thermometer
 8003c6e:	f7ff fca9 	bl	80035c4 <ADXL345_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
		check = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8003c72:	2102      	movs	r1, #2
 8003c74:	4820      	ldr	r0, [pc, #128]	; (8003cf8 <main+0x318>)
 8003c76:	4d21      	ldr	r5, [pc, #132]	; (8003cfc <main+0x31c>)
		Read_Analog_Temp();  // checking temprature from thermomistor
		ADXL345_Run(); // check thermometer

		scanna_knapp(); // check which button is being clicked from keypad

		check_Code(svar); // sends output from keypad and check
 8003c78:	4c21      	ldr	r4, [pc, #132]	; (8003d00 <main+0x320>)

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
		check = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8003c7a:	f7fd fb3f 	bl	80012fc <HAL_GPIO_ReadPin>
 8003c7e:	6028      	str	r0, [r5, #0]
		Read_Analog_Temp();  // checking temprature from thermomistor
 8003c80:	f7fe fee6 	bl	8002a50 <Read_Analog_Temp>
		ADXL345_Run(); // check thermometer
 8003c84:	f7ff fcb4 	bl	80035f0 <ADXL345_Run>

		scanna_knapp(); // check which button is being clicked from keypad
 8003c88:	f7ff fe98 	bl	80039bc <scanna_knapp>

		check_Code(svar); // sends output from keypad and check
 8003c8c:	6820      	ldr	r0, [r4, #0]
 8003c8e:	f7ff f8e7 	bl	8002e60 <check_Code>

		sprintf(str, "CHECK: %d \n\r ", check);
 8003c92:	682a      	ldr	r2, [r5, #0]
 8003c94:	491b      	ldr	r1, [pc, #108]	; (8003d04 <main+0x324>)
 8003c96:	481c      	ldr	r0, [pc, #112]	; (8003d08 <main+0x328>)
 8003c98:	f000 f9ba 	bl	8004010 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 8003c9c:	481a      	ldr	r0, [pc, #104]	; (8003d08 <main+0x328>)
 8003c9e:	f7fc fa9f 	bl	80001e0 <strlen>
 8003ca2:	2364      	movs	r3, #100	; 0x64
 8003ca4:	b282      	uxth	r2, r0
 8003ca6:	4918      	ldr	r1, [pc, #96]	; (8003d08 <main+0x328>)
 8003ca8:	4818      	ldr	r0, [pc, #96]	; (8003d0c <main+0x32c>)
 8003caa:	f7fe fdc9 	bl	8002840 <HAL_UART_Transmit>

		sprintf(str, "KEYVAL: %d \n\r ", svar);
 8003cae:	6822      	ldr	r2, [r4, #0]
 8003cb0:	4917      	ldr	r1, [pc, #92]	; (8003d10 <main+0x330>)
 8003cb2:	4815      	ldr	r0, [pc, #84]	; (8003d08 <main+0x328>)
 8003cb4:	f000 f9ac 	bl	8004010 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 8003cb8:	4813      	ldr	r0, [pc, #76]	; (8003d08 <main+0x328>)
 8003cba:	f7fc fa91 	bl	80001e0 <strlen>
 8003cbe:	2364      	movs	r3, #100	; 0x64
 8003cc0:	b282      	uxth	r2, r0
 8003cc2:	4911      	ldr	r1, [pc, #68]	; (8003d08 <main+0x328>)
 8003cc4:	4811      	ldr	r0, [pc, #68]	; (8003d0c <main+0x32c>)
 8003cc6:	f7fe fdbb 	bl	8002840 <HAL_UART_Transmit>

		/*	sprintf(str, "THRESHOLD: %d \n\r ", set_Threshold);
		 HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);*/

		if (timer == 1) {
 8003cca:	4b12      	ldr	r3, [pc, #72]	; (8003d14 <main+0x334>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d101      	bne.n	8003cd6 <main+0x2f6>
			countDown();  // starts counting down
 8003cd2:	f7ff fb9d 	bl	8003410 <countDown>

		}

		if (activate_deactivate == 1) {
 8003cd6:	4b10      	ldr	r3, [pc, #64]	; (8003d18 <main+0x338>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d101      	bne.n	8003ce2 <main+0x302>
			activate_Deactivate(); // check if you want to activate or deactivate the alarm-system
 8003cde:	f7fe ff37 	bl	8002b50 <activate_Deactivate>
		}

		if (alarm == 1) {
 8003ce2:	4b0e      	ldr	r3, [pc, #56]	; (8003d1c <main+0x33c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d1c3      	bne.n	8003c72 <main+0x292>

			sirenON();   // the siren will sound
 8003cea:	f7ff f80f 	bl	8002d0c <sirenON>
 8003cee:	e7c0      	b.n	8003c72 <main+0x292>
 8003cf0:	40020400 	.word	0x40020400
 8003cf4:	200000ec 	.word	0x200000ec
 8003cf8:	40020000 	.word	0x40020000
 8003cfc:	2000022c 	.word	0x2000022c
 8003d00:	20000008 	.word	0x20000008
 8003d04:	08004e01 	.word	0x08004e01
 8003d08:	200002c0 	.word	0x200002c0
 8003d0c:	20000280 	.word	0x20000280
 8003d10:	08004e0f 	.word	0x08004e0f
 8003d14:	200000c8 	.word	0x200000c8
 8003d18:	200000b8 	.word	0x200000b8
 8003d1c:	200000a8 	.word	0x200000a8

08003d20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d20:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003d22:	2007      	movs	r0, #7
 8003d24:	f7fd f9a2 	bl	800106c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003d28:	2200      	movs	r2, #0
 8003d2a:	4611      	mov	r1, r2
 8003d2c:	f06f 000b 	mvn.w	r0, #11
 8003d30:	f7fd f9ae 	bl	8001090 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003d34:	2200      	movs	r2, #0
 8003d36:	4611      	mov	r1, r2
 8003d38:	f06f 000a 	mvn.w	r0, #10
 8003d3c:	f7fd f9a8 	bl	8001090 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003d40:	2200      	movs	r2, #0
 8003d42:	4611      	mov	r1, r2
 8003d44:	f06f 0009 	mvn.w	r0, #9
 8003d48:	f7fd f9a2 	bl	8001090 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	4611      	mov	r1, r2
 8003d50:	f06f 0004 	mvn.w	r0, #4
 8003d54:	f7fd f99c 	bl	8001090 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003d58:	2200      	movs	r2, #0
 8003d5a:	4611      	mov	r1, r2
 8003d5c:	f06f 0003 	mvn.w	r0, #3
 8003d60:	f7fd f996 	bl	8001090 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003d64:	2200      	movs	r2, #0
 8003d66:	4611      	mov	r1, r2
 8003d68:	f06f 0001 	mvn.w	r0, #1
 8003d6c:	f7fd f990 	bl	8001090 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003d70:	2200      	movs	r2, #0
 8003d72:	4611      	mov	r1, r2
 8003d74:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003d7c:	f7fd b988 	b.w	8001090 <HAL_NVIC_SetPriority>

08003d80 <HAL_ADC_MspInit>:

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003d80:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8003d82:	6802      	ldr	r2, [r0, #0]
 8003d84:	4b0d      	ldr	r3, [pc, #52]	; (8003dbc <HAL_ADC_MspInit+0x3c>)
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d115      	bne.n	8003db6 <HAL_ADC_MspInit+0x36>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8003d90:	9100      	str	r1, [sp, #0]
 8003d92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d94:	480a      	ldr	r0, [pc, #40]	; (8003dc0 <HAL_ADC_MspInit+0x40>)
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003d96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d9a:	645a      	str	r2, [r3, #68]	; 0x44
 8003d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d9e:	9103      	str	r1, [sp, #12]
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	9b00      	ldr	r3, [sp, #0]
  
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003da8:	2301      	movs	r3, #1
 8003daa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dac:	a901      	add	r1, sp, #4
  
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dae:	2303      	movs	r3, #3
 8003db0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003db2:	f7fd f9d5 	bl	8001160 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003db6:	b007      	add	sp, #28
 8003db8:	f85d fb04 	ldr.w	pc, [sp], #4
 8003dbc:	40012000 	.word	0x40012000
 8003dc0:	40020000 	.word	0x40020000

08003dc4 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003dc4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8003dc6:	6802      	ldr	r2, [r0, #0]
 8003dc8:	4b10      	ldr	r3, [pc, #64]	; (8003e0c <HAL_I2C_MspInit+0x48>)
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d11a      	bne.n	8003e04 <HAL_I2C_MspInit+0x40>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003dce:	23c0      	movs	r3, #192	; 0xc0
 8003dd0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003dd2:	2312      	movs	r3, #18
 8003dd4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003dde:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003de0:	eb0d 0103 	add.w	r1, sp, r3
 8003de4:	480a      	ldr	r0, [pc, #40]	; (8003e10 <HAL_I2C_MspInit+0x4c>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003de6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003de8:	f7fd f9ba 	bl	8001160 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003dec:	2300      	movs	r3, #0
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	4b08      	ldr	r3, [pc, #32]	; (8003e14 <HAL_I2C_MspInit+0x50>)
 8003df2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003df4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003df8:	641a      	str	r2, [r3, #64]	; 0x40
 8003dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003e04:	b007      	add	sp, #28
 8003e06:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e0a:	bf00      	nop
 8003e0c:	40005400 	.word	0x40005400
 8003e10:	40020400 	.word	0x40020400
 8003e14:	40023800 	.word	0x40023800

08003e18 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003e18:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM10)
 8003e1a:	6803      	ldr	r3, [r0, #0]
 8003e1c:	4a14      	ldr	r2, [pc, #80]	; (8003e70 <HAL_TIM_Base_MspInit+0x58>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d10c      	bne.n	8003e3c <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003e22:	2300      	movs	r3, #0
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	4b13      	ldr	r3, [pc, #76]	; (8003e74 <HAL_TIM_Base_MspInit+0x5c>)
 8003e28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e2a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003e2e:	645a      	str	r2, [r3, #68]	; 0x44
 8003e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	9b00      	ldr	r3, [sp, #0]
 8003e3a:	e015      	b.n	8003e68 <HAL_TIM_Base_MspInit+0x50>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 8003e3c:	4a0e      	ldr	r2, [pc, #56]	; (8003e78 <HAL_TIM_Base_MspInit+0x60>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d112      	bne.n	8003e68 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003e42:	2200      	movs	r2, #0
 8003e44:	4b0b      	ldr	r3, [pc, #44]	; (8003e74 <HAL_TIM_Base_MspInit+0x5c>)
 8003e46:	9201      	str	r2, [sp, #4]
 8003e48:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003e4a:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8003e4e:	6459      	str	r1, [r3, #68]	; 0x44
 8003e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e56:	9301      	str	r3, [sp, #4]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003e58:	201a      	movs	r0, #26
 8003e5a:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003e5c:	9b01      	ldr	r3, [sp, #4]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003e5e:	f7fd f917 	bl	8001090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003e62:	201a      	movs	r0, #26
 8003e64:	f7fd f948 	bl	80010f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003e68:	b003      	add	sp, #12
 8003e6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e6e:	bf00      	nop
 8003e70:	40014400 	.word	0x40014400
 8003e74:	40023800 	.word	0x40023800
 8003e78:	40014800 	.word	0x40014800

08003e7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e7c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM10)
 8003e7e:	6802      	ldr	r2, [r0, #0]
 8003e80:	4b09      	ldr	r3, [pc, #36]	; (8003ea8 <HAL_TIM_MspPostInit+0x2c>)
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d10d      	bne.n	8003ea2 <HAL_TIM_MspPostInit+0x26>
  /* USER CODE END TIM10_MspPostInit 0 */
  
    /**TIM10 GPIO Configuration    
    PB8     ------> TIM10_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003e86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e8a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e90:	2300      	movs	r3, #0
 8003e92:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e94:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e96:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003e98:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e9a:	4804      	ldr	r0, [pc, #16]	; (8003eac <HAL_TIM_MspPostInit+0x30>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003e9c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e9e:	f7fd f95f 	bl	8001160 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8003ea2:	b007      	add	sp, #28
 8003ea4:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ea8:	40014400 	.word	0x40014400
 8003eac:	40020400 	.word	0x40020400

08003eb0 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003eb0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8003eb2:	6802      	ldr	r2, [r0, #0]
 8003eb4:	4b0e      	ldr	r3, [pc, #56]	; (8003ef0 <HAL_UART_MspInit+0x40>)
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d117      	bne.n	8003eea <HAL_UART_MspInit+0x3a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003eba:	2300      	movs	r3, #0
 8003ebc:	4a0d      	ldr	r2, [pc, #52]	; (8003ef4 <HAL_UART_MspInit+0x44>)
 8003ebe:	9300      	str	r3, [sp, #0]
 8003ec0:	6c11      	ldr	r1, [r2, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ec2:	480d      	ldr	r0, [pc, #52]	; (8003ef8 <HAL_UART_MspInit+0x48>)
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ec4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8003ec8:	6411      	str	r1, [r2, #64]	; 0x40
 8003eca:	6c12      	ldr	r2, [r2, #64]	; 0x40
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ecc:	9303      	str	r3, [sp, #12]
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ece:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003ed2:	9200      	str	r2, [sp, #0]
 8003ed4:	9a00      	ldr	r2, [sp, #0]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed6:	9304      	str	r3, [sp, #16]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003ed8:	220c      	movs	r2, #12
 8003eda:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003edc:	2307      	movs	r3, #7
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ede:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ee0:	a901      	add	r1, sp, #4
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ee2:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ee4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ee6:	f7fd f93b 	bl	8001160 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003eea:	b007      	add	sp, #28
 8003eec:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ef0:	40004400 	.word	0x40004400
 8003ef4:	40023800 	.word	0x40023800
 8003ef8:	40020000 	.word	0x40020000

08003efc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003efc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003efe:	f7fc fe85 	bl	8000c0c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8003f06:	f7fd b926 	b.w	8001156 <HAL_SYSTICK_IRQHandler>
	...

08003f0c <TIM1_TRG_COM_TIM11_IRQHandler>:
* @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
*/
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
	sekTick++;
 8003f0c:	4a03      	ldr	r2, [pc, #12]	; (8003f1c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8003f0e:	4804      	ldr	r0, [pc, #16]	; (8003f20 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
* @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
*/
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
	sekTick++;
 8003f10:	6813      	ldr	r3, [r2, #0]
 8003f12:	3301      	adds	r3, #1
 8003f14:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8003f16:	f7fe b91b 	b.w	8002150 <HAL_TIM_IRQHandler>
 8003f1a:	bf00      	nop
 8003f1c:	200000d8 	.word	0x200000d8
 8003f20:	20000230 	.word	0x20000230

08003f24 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f24:	490f      	ldr	r1, [pc, #60]	; (8003f64 <SystemInit+0x40>)
 8003f26:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003f2a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003f32:	4b0d      	ldr	r3, [pc, #52]	; (8003f68 <SystemInit+0x44>)
 8003f34:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003f36:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003f38:	f042 0201 	orr.w	r2, r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003f3e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003f46:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003f4a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003f4c:	4a07      	ldr	r2, [pc, #28]	; (8003f6c <SystemInit+0x48>)
 8003f4e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f56:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003f58:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003f5e:	608b      	str	r3, [r1, #8]
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	e000ed00 	.word	0xe000ed00
 8003f68:	40023800 	.word	0x40023800
 8003f6c:	24003010 	.word	0x24003010

08003f70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003f70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003fa8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003f74:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003f76:	e003      	b.n	8003f80 <LoopCopyDataInit>

08003f78 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003f78:	4b0c      	ldr	r3, [pc, #48]	; (8003fac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003f7a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003f7c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003f7e:	3104      	adds	r1, #4

08003f80 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003f80:	480b      	ldr	r0, [pc, #44]	; (8003fb0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003f82:	4b0c      	ldr	r3, [pc, #48]	; (8003fb4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003f84:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003f86:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003f88:	d3f6      	bcc.n	8003f78 <CopyDataInit>
  ldr  r2, =_sbss
 8003f8a:	4a0b      	ldr	r2, [pc, #44]	; (8003fb8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003f8c:	e002      	b.n	8003f94 <LoopFillZerobss>

08003f8e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003f8e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003f90:	f842 3b04 	str.w	r3, [r2], #4

08003f94 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003f94:	4b09      	ldr	r3, [pc, #36]	; (8003fbc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003f96:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003f98:	d3f9      	bcc.n	8003f8e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003f9a:	f7ff ffc3 	bl	8003f24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f9e:	f000 f811 	bl	8003fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003fa2:	f7ff fd1d 	bl	80039e0 <main>
  bx  lr    
 8003fa6:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003fa8:	20018000 	.word	0x20018000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8003fac:	08004e78 	.word	0x08004e78
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003fb0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003fb4:	20000080 	.word	0x20000080
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8003fb8:	20000080 	.word	0x20000080
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003fbc:	20000310 	.word	0x20000310

08003fc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003fc0:	e7fe      	b.n	8003fc0 <ADC_IRQHandler>
	...

08003fc4 <__libc_init_array>:
 8003fc4:	b570      	push	{r4, r5, r6, lr}
 8003fc6:	4b0e      	ldr	r3, [pc, #56]	; (8004000 <__libc_init_array+0x3c>)
 8003fc8:	4c0e      	ldr	r4, [pc, #56]	; (8004004 <__libc_init_array+0x40>)
 8003fca:	1ae4      	subs	r4, r4, r3
 8003fcc:	10a4      	asrs	r4, r4, #2
 8003fce:	2500      	movs	r5, #0
 8003fd0:	461e      	mov	r6, r3
 8003fd2:	42a5      	cmp	r5, r4
 8003fd4:	d004      	beq.n	8003fe0 <__libc_init_array+0x1c>
 8003fd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003fda:	4798      	blx	r3
 8003fdc:	3501      	adds	r5, #1
 8003fde:	e7f8      	b.n	8003fd2 <__libc_init_array+0xe>
 8003fe0:	f000 feaa 	bl	8004d38 <_init>
 8003fe4:	4c08      	ldr	r4, [pc, #32]	; (8004008 <__libc_init_array+0x44>)
 8003fe6:	4b09      	ldr	r3, [pc, #36]	; (800400c <__libc_init_array+0x48>)
 8003fe8:	1ae4      	subs	r4, r4, r3
 8003fea:	10a4      	asrs	r4, r4, #2
 8003fec:	2500      	movs	r5, #0
 8003fee:	461e      	mov	r6, r3
 8003ff0:	42a5      	cmp	r5, r4
 8003ff2:	d004      	beq.n	8003ffe <__libc_init_array+0x3a>
 8003ff4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ff8:	4798      	blx	r3
 8003ffa:	3501      	adds	r5, #1
 8003ffc:	e7f8      	b.n	8003ff0 <__libc_init_array+0x2c>
 8003ffe:	bd70      	pop	{r4, r5, r6, pc}
 8004000:	08004e70 	.word	0x08004e70
 8004004:	08004e70 	.word	0x08004e70
 8004008:	08004e74 	.word	0x08004e74
 800400c:	08004e70 	.word	0x08004e70

08004010 <siprintf>:
 8004010:	b40e      	push	{r1, r2, r3}
 8004012:	b500      	push	{lr}
 8004014:	b09c      	sub	sp, #112	; 0x70
 8004016:	f44f 7102 	mov.w	r1, #520	; 0x208
 800401a:	ab1d      	add	r3, sp, #116	; 0x74
 800401c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004020:	9002      	str	r0, [sp, #8]
 8004022:	9006      	str	r0, [sp, #24]
 8004024:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004028:	480a      	ldr	r0, [pc, #40]	; (8004054 <siprintf+0x44>)
 800402a:	9104      	str	r1, [sp, #16]
 800402c:	9107      	str	r1, [sp, #28]
 800402e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004032:	f853 2b04 	ldr.w	r2, [r3], #4
 8004036:	f8ad 1016 	strh.w	r1, [sp, #22]
 800403a:	6800      	ldr	r0, [r0, #0]
 800403c:	9301      	str	r3, [sp, #4]
 800403e:	a902      	add	r1, sp, #8
 8004040:	f000 f86c 	bl	800411c <_svfiprintf_r>
 8004044:	9b02      	ldr	r3, [sp, #8]
 8004046:	2200      	movs	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]
 800404a:	b01c      	add	sp, #112	; 0x70
 800404c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004050:	b003      	add	sp, #12
 8004052:	4770      	bx	lr
 8004054:	20000078 	.word	0x20000078

08004058 <strcpy>:
 8004058:	4603      	mov	r3, r0
 800405a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800405e:	f803 2b01 	strb.w	r2, [r3], #1
 8004062:	2a00      	cmp	r2, #0
 8004064:	d1f9      	bne.n	800405a <strcpy+0x2>
 8004066:	4770      	bx	lr

08004068 <__ssputs_r>:
 8004068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800406c:	688e      	ldr	r6, [r1, #8]
 800406e:	429e      	cmp	r6, r3
 8004070:	4682      	mov	sl, r0
 8004072:	460c      	mov	r4, r1
 8004074:	4691      	mov	r9, r2
 8004076:	4698      	mov	r8, r3
 8004078:	d83e      	bhi.n	80040f8 <__ssputs_r+0x90>
 800407a:	898a      	ldrh	r2, [r1, #12]
 800407c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004080:	d03a      	beq.n	80040f8 <__ssputs_r+0x90>
 8004082:	6825      	ldr	r5, [r4, #0]
 8004084:	6909      	ldr	r1, [r1, #16]
 8004086:	1a6f      	subs	r7, r5, r1
 8004088:	6965      	ldr	r5, [r4, #20]
 800408a:	2302      	movs	r3, #2
 800408c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004090:	fb95 f5f3 	sdiv	r5, r5, r3
 8004094:	1c7b      	adds	r3, r7, #1
 8004096:	4443      	add	r3, r8
 8004098:	429d      	cmp	r5, r3
 800409a:	bf38      	it	cc
 800409c:	461d      	movcc	r5, r3
 800409e:	0553      	lsls	r3, r2, #21
 80040a0:	d50f      	bpl.n	80040c2 <__ssputs_r+0x5a>
 80040a2:	4629      	mov	r1, r5
 80040a4:	f000 fb3e 	bl	8004724 <_malloc_r>
 80040a8:	4606      	mov	r6, r0
 80040aa:	b198      	cbz	r0, 80040d4 <__ssputs_r+0x6c>
 80040ac:	463a      	mov	r2, r7
 80040ae:	6921      	ldr	r1, [r4, #16]
 80040b0:	f000 fac4 	bl	800463c <memcpy>
 80040b4:	89a3      	ldrh	r3, [r4, #12]
 80040b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80040ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040be:	81a3      	strh	r3, [r4, #12]
 80040c0:	e013      	b.n	80040ea <__ssputs_r+0x82>
 80040c2:	462a      	mov	r2, r5
 80040c4:	f000 fb8c 	bl	80047e0 <_realloc_r>
 80040c8:	4606      	mov	r6, r0
 80040ca:	b970      	cbnz	r0, 80040ea <__ssputs_r+0x82>
 80040cc:	6921      	ldr	r1, [r4, #16]
 80040ce:	4650      	mov	r0, sl
 80040d0:	f000 fada 	bl	8004688 <_free_r>
 80040d4:	230c      	movs	r3, #12
 80040d6:	f8ca 3000 	str.w	r3, [sl]
 80040da:	89a3      	ldrh	r3, [r4, #12]
 80040dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e0:	81a3      	strh	r3, [r4, #12]
 80040e2:	f04f 30ff 	mov.w	r0, #4294967295
 80040e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040ea:	6126      	str	r6, [r4, #16]
 80040ec:	6165      	str	r5, [r4, #20]
 80040ee:	443e      	add	r6, r7
 80040f0:	1bed      	subs	r5, r5, r7
 80040f2:	6026      	str	r6, [r4, #0]
 80040f4:	60a5      	str	r5, [r4, #8]
 80040f6:	4646      	mov	r6, r8
 80040f8:	4546      	cmp	r6, r8
 80040fa:	bf28      	it	cs
 80040fc:	4646      	movcs	r6, r8
 80040fe:	4632      	mov	r2, r6
 8004100:	4649      	mov	r1, r9
 8004102:	6820      	ldr	r0, [r4, #0]
 8004104:	f000 faa5 	bl	8004652 <memmove>
 8004108:	68a3      	ldr	r3, [r4, #8]
 800410a:	1b9b      	subs	r3, r3, r6
 800410c:	60a3      	str	r3, [r4, #8]
 800410e:	6823      	ldr	r3, [r4, #0]
 8004110:	441e      	add	r6, r3
 8004112:	6026      	str	r6, [r4, #0]
 8004114:	2000      	movs	r0, #0
 8004116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800411c <_svfiprintf_r>:
 800411c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004120:	b09d      	sub	sp, #116	; 0x74
 8004122:	4680      	mov	r8, r0
 8004124:	9303      	str	r3, [sp, #12]
 8004126:	898b      	ldrh	r3, [r1, #12]
 8004128:	061c      	lsls	r4, r3, #24
 800412a:	460d      	mov	r5, r1
 800412c:	4616      	mov	r6, r2
 800412e:	d50d      	bpl.n	800414c <_svfiprintf_r+0x30>
 8004130:	690b      	ldr	r3, [r1, #16]
 8004132:	b95b      	cbnz	r3, 800414c <_svfiprintf_r+0x30>
 8004134:	2140      	movs	r1, #64	; 0x40
 8004136:	f000 faf5 	bl	8004724 <_malloc_r>
 800413a:	6028      	str	r0, [r5, #0]
 800413c:	6128      	str	r0, [r5, #16]
 800413e:	b918      	cbnz	r0, 8004148 <_svfiprintf_r+0x2c>
 8004140:	230c      	movs	r3, #12
 8004142:	f8c8 3000 	str.w	r3, [r8]
 8004146:	e0cd      	b.n	80042e4 <_svfiprintf_r+0x1c8>
 8004148:	2340      	movs	r3, #64	; 0x40
 800414a:	616b      	str	r3, [r5, #20]
 800414c:	2300      	movs	r3, #0
 800414e:	9309      	str	r3, [sp, #36]	; 0x24
 8004150:	2320      	movs	r3, #32
 8004152:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004156:	f8df b19c 	ldr.w	fp, [pc, #412]	; 80042f4 <_svfiprintf_r+0x1d8>
 800415a:	2330      	movs	r3, #48	; 0x30
 800415c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004160:	4637      	mov	r7, r6
 8004162:	463c      	mov	r4, r7
 8004164:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004168:	b91b      	cbnz	r3, 8004172 <_svfiprintf_r+0x56>
 800416a:	ebb7 0906 	subs.w	r9, r7, r6
 800416e:	d010      	beq.n	8004192 <_svfiprintf_r+0x76>
 8004170:	e003      	b.n	800417a <_svfiprintf_r+0x5e>
 8004172:	2b25      	cmp	r3, #37	; 0x25
 8004174:	d0f9      	beq.n	800416a <_svfiprintf_r+0x4e>
 8004176:	4627      	mov	r7, r4
 8004178:	e7f3      	b.n	8004162 <_svfiprintf_r+0x46>
 800417a:	464b      	mov	r3, r9
 800417c:	4632      	mov	r2, r6
 800417e:	4629      	mov	r1, r5
 8004180:	4640      	mov	r0, r8
 8004182:	f7ff ff71 	bl	8004068 <__ssputs_r>
 8004186:	3001      	adds	r0, #1
 8004188:	f000 80a7 	beq.w	80042da <_svfiprintf_r+0x1be>
 800418c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800418e:	444b      	add	r3, r9
 8004190:	9309      	str	r3, [sp, #36]	; 0x24
 8004192:	783b      	ldrb	r3, [r7, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 80a0 	beq.w	80042da <_svfiprintf_r+0x1be>
 800419a:	2300      	movs	r3, #0
 800419c:	f04f 32ff 	mov.w	r2, #4294967295
 80041a0:	9304      	str	r3, [sp, #16]
 80041a2:	9307      	str	r3, [sp, #28]
 80041a4:	9205      	str	r2, [sp, #20]
 80041a6:	9306      	str	r3, [sp, #24]
 80041a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80041ac:	931a      	str	r3, [sp, #104]	; 0x68
 80041ae:	2601      	movs	r6, #1
 80041b0:	2205      	movs	r2, #5
 80041b2:	7821      	ldrb	r1, [r4, #0]
 80041b4:	484e      	ldr	r0, [pc, #312]	; (80042f0 <_svfiprintf_r+0x1d4>)
 80041b6:	f7fc f81b 	bl	80001f0 <memchr>
 80041ba:	1c67      	adds	r7, r4, #1
 80041bc:	9b04      	ldr	r3, [sp, #16]
 80041be:	b138      	cbz	r0, 80041d0 <_svfiprintf_r+0xb4>
 80041c0:	4a4b      	ldr	r2, [pc, #300]	; (80042f0 <_svfiprintf_r+0x1d4>)
 80041c2:	1a80      	subs	r0, r0, r2
 80041c4:	fa06 f000 	lsl.w	r0, r6, r0
 80041c8:	4318      	orrs	r0, r3
 80041ca:	9004      	str	r0, [sp, #16]
 80041cc:	463c      	mov	r4, r7
 80041ce:	e7ef      	b.n	80041b0 <_svfiprintf_r+0x94>
 80041d0:	06d9      	lsls	r1, r3, #27
 80041d2:	bf44      	itt	mi
 80041d4:	2220      	movmi	r2, #32
 80041d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80041da:	071a      	lsls	r2, r3, #28
 80041dc:	bf44      	itt	mi
 80041de:	222b      	movmi	r2, #43	; 0x2b
 80041e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80041e4:	7822      	ldrb	r2, [r4, #0]
 80041e6:	2a2a      	cmp	r2, #42	; 0x2a
 80041e8:	d003      	beq.n	80041f2 <_svfiprintf_r+0xd6>
 80041ea:	9a07      	ldr	r2, [sp, #28]
 80041ec:	2100      	movs	r1, #0
 80041ee:	200a      	movs	r0, #10
 80041f0:	e00b      	b.n	800420a <_svfiprintf_r+0xee>
 80041f2:	9a03      	ldr	r2, [sp, #12]
 80041f4:	1d11      	adds	r1, r2, #4
 80041f6:	6812      	ldr	r2, [r2, #0]
 80041f8:	9103      	str	r1, [sp, #12]
 80041fa:	2a00      	cmp	r2, #0
 80041fc:	da10      	bge.n	8004220 <_svfiprintf_r+0x104>
 80041fe:	4252      	negs	r2, r2
 8004200:	f043 0002 	orr.w	r0, r3, #2
 8004204:	9207      	str	r2, [sp, #28]
 8004206:	9004      	str	r0, [sp, #16]
 8004208:	e00b      	b.n	8004222 <_svfiprintf_r+0x106>
 800420a:	4627      	mov	r7, r4
 800420c:	3401      	adds	r4, #1
 800420e:	783b      	ldrb	r3, [r7, #0]
 8004210:	3b30      	subs	r3, #48	; 0x30
 8004212:	2b09      	cmp	r3, #9
 8004214:	d803      	bhi.n	800421e <_svfiprintf_r+0x102>
 8004216:	fb00 3202 	mla	r2, r0, r2, r3
 800421a:	2101      	movs	r1, #1
 800421c:	e7f5      	b.n	800420a <_svfiprintf_r+0xee>
 800421e:	b101      	cbz	r1, 8004222 <_svfiprintf_r+0x106>
 8004220:	9207      	str	r2, [sp, #28]
 8004222:	783b      	ldrb	r3, [r7, #0]
 8004224:	2b2e      	cmp	r3, #46	; 0x2e
 8004226:	d11e      	bne.n	8004266 <_svfiprintf_r+0x14a>
 8004228:	787b      	ldrb	r3, [r7, #1]
 800422a:	2b2a      	cmp	r3, #42	; 0x2a
 800422c:	d10a      	bne.n	8004244 <_svfiprintf_r+0x128>
 800422e:	9b03      	ldr	r3, [sp, #12]
 8004230:	1d1a      	adds	r2, r3, #4
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	9203      	str	r2, [sp, #12]
 8004236:	2b00      	cmp	r3, #0
 8004238:	bfb8      	it	lt
 800423a:	f04f 33ff 	movlt.w	r3, #4294967295
 800423e:	3702      	adds	r7, #2
 8004240:	9305      	str	r3, [sp, #20]
 8004242:	e010      	b.n	8004266 <_svfiprintf_r+0x14a>
 8004244:	2300      	movs	r3, #0
 8004246:	9305      	str	r3, [sp, #20]
 8004248:	1c78      	adds	r0, r7, #1
 800424a:	4619      	mov	r1, r3
 800424c:	240a      	movs	r4, #10
 800424e:	4607      	mov	r7, r0
 8004250:	3001      	adds	r0, #1
 8004252:	783a      	ldrb	r2, [r7, #0]
 8004254:	3a30      	subs	r2, #48	; 0x30
 8004256:	2a09      	cmp	r2, #9
 8004258:	d803      	bhi.n	8004262 <_svfiprintf_r+0x146>
 800425a:	fb04 2101 	mla	r1, r4, r1, r2
 800425e:	2301      	movs	r3, #1
 8004260:	e7f5      	b.n	800424e <_svfiprintf_r+0x132>
 8004262:	b103      	cbz	r3, 8004266 <_svfiprintf_r+0x14a>
 8004264:	9105      	str	r1, [sp, #20]
 8004266:	2203      	movs	r2, #3
 8004268:	7839      	ldrb	r1, [r7, #0]
 800426a:	4822      	ldr	r0, [pc, #136]	; (80042f4 <_svfiprintf_r+0x1d8>)
 800426c:	f7fb ffc0 	bl	80001f0 <memchr>
 8004270:	b140      	cbz	r0, 8004284 <_svfiprintf_r+0x168>
 8004272:	2340      	movs	r3, #64	; 0x40
 8004274:	ebcb 0000 	rsb	r0, fp, r0
 8004278:	fa03 f000 	lsl.w	r0, r3, r0
 800427c:	9b04      	ldr	r3, [sp, #16]
 800427e:	4318      	orrs	r0, r3
 8004280:	9004      	str	r0, [sp, #16]
 8004282:	3701      	adds	r7, #1
 8004284:	7839      	ldrb	r1, [r7, #0]
 8004286:	481c      	ldr	r0, [pc, #112]	; (80042f8 <_svfiprintf_r+0x1dc>)
 8004288:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800428c:	2206      	movs	r2, #6
 800428e:	1c7e      	adds	r6, r7, #1
 8004290:	f7fb ffae 	bl	80001f0 <memchr>
 8004294:	b188      	cbz	r0, 80042ba <_svfiprintf_r+0x19e>
 8004296:	4b19      	ldr	r3, [pc, #100]	; (80042fc <_svfiprintf_r+0x1e0>)
 8004298:	b933      	cbnz	r3, 80042a8 <_svfiprintf_r+0x18c>
 800429a:	9b03      	ldr	r3, [sp, #12]
 800429c:	3307      	adds	r3, #7
 800429e:	f023 0307 	bic.w	r3, r3, #7
 80042a2:	3308      	adds	r3, #8
 80042a4:	9303      	str	r3, [sp, #12]
 80042a6:	e014      	b.n	80042d2 <_svfiprintf_r+0x1b6>
 80042a8:	ab03      	add	r3, sp, #12
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	462a      	mov	r2, r5
 80042ae:	4b14      	ldr	r3, [pc, #80]	; (8004300 <_svfiprintf_r+0x1e4>)
 80042b0:	a904      	add	r1, sp, #16
 80042b2:	4640      	mov	r0, r8
 80042b4:	f3af 8000 	nop.w
 80042b8:	e007      	b.n	80042ca <_svfiprintf_r+0x1ae>
 80042ba:	ab03      	add	r3, sp, #12
 80042bc:	9300      	str	r3, [sp, #0]
 80042be:	462a      	mov	r2, r5
 80042c0:	4b0f      	ldr	r3, [pc, #60]	; (8004300 <_svfiprintf_r+0x1e4>)
 80042c2:	a904      	add	r1, sp, #16
 80042c4:	4640      	mov	r0, r8
 80042c6:	f000 f893 	bl	80043f0 <_printf_i>
 80042ca:	f1b0 3fff 	cmp.w	r0, #4294967295
 80042ce:	4682      	mov	sl, r0
 80042d0:	d003      	beq.n	80042da <_svfiprintf_r+0x1be>
 80042d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042d4:	4453      	add	r3, sl
 80042d6:	9309      	str	r3, [sp, #36]	; 0x24
 80042d8:	e742      	b.n	8004160 <_svfiprintf_r+0x44>
 80042da:	89ab      	ldrh	r3, [r5, #12]
 80042dc:	065b      	lsls	r3, r3, #25
 80042de:	d401      	bmi.n	80042e4 <_svfiprintf_r+0x1c8>
 80042e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80042e2:	e001      	b.n	80042e8 <_svfiprintf_r+0x1cc>
 80042e4:	f04f 30ff 	mov.w	r0, #4294967295
 80042e8:	b01d      	add	sp, #116	; 0x74
 80042ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042ee:	bf00      	nop
 80042f0:	08004e36 	.word	0x08004e36
 80042f4:	08004e3c 	.word	0x08004e3c
 80042f8:	08004e40 	.word	0x08004e40
 80042fc:	00000000 	.word	0x00000000
 8004300:	08004069 	.word	0x08004069

08004304 <_printf_common>:
 8004304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004308:	4691      	mov	r9, r2
 800430a:	461f      	mov	r7, r3
 800430c:	690a      	ldr	r2, [r1, #16]
 800430e:	688b      	ldr	r3, [r1, #8]
 8004310:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004314:	4293      	cmp	r3, r2
 8004316:	bfb8      	it	lt
 8004318:	4613      	movlt	r3, r2
 800431a:	f8c9 3000 	str.w	r3, [r9]
 800431e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004322:	4606      	mov	r6, r0
 8004324:	460c      	mov	r4, r1
 8004326:	b112      	cbz	r2, 800432e <_printf_common+0x2a>
 8004328:	3301      	adds	r3, #1
 800432a:	f8c9 3000 	str.w	r3, [r9]
 800432e:	6823      	ldr	r3, [r4, #0]
 8004330:	0699      	lsls	r1, r3, #26
 8004332:	bf42      	ittt	mi
 8004334:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004338:	3302      	addmi	r3, #2
 800433a:	f8c9 3000 	strmi.w	r3, [r9]
 800433e:	6825      	ldr	r5, [r4, #0]
 8004340:	f015 0506 	ands.w	r5, r5, #6
 8004344:	d110      	bne.n	8004368 <_printf_common+0x64>
 8004346:	f104 0a19 	add.w	sl, r4, #25
 800434a:	e007      	b.n	800435c <_printf_common+0x58>
 800434c:	2301      	movs	r3, #1
 800434e:	4652      	mov	r2, sl
 8004350:	4639      	mov	r1, r7
 8004352:	4630      	mov	r0, r6
 8004354:	47c0      	blx	r8
 8004356:	3001      	adds	r0, #1
 8004358:	d01a      	beq.n	8004390 <_printf_common+0x8c>
 800435a:	3501      	adds	r5, #1
 800435c:	68e3      	ldr	r3, [r4, #12]
 800435e:	f8d9 2000 	ldr.w	r2, [r9]
 8004362:	1a9b      	subs	r3, r3, r2
 8004364:	429d      	cmp	r5, r3
 8004366:	dbf1      	blt.n	800434c <_printf_common+0x48>
 8004368:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800436c:	6822      	ldr	r2, [r4, #0]
 800436e:	3300      	adds	r3, #0
 8004370:	bf18      	it	ne
 8004372:	2301      	movne	r3, #1
 8004374:	0692      	lsls	r2, r2, #26
 8004376:	d50f      	bpl.n	8004398 <_printf_common+0x94>
 8004378:	18e1      	adds	r1, r4, r3
 800437a:	1c5a      	adds	r2, r3, #1
 800437c:	2030      	movs	r0, #48	; 0x30
 800437e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004382:	4422      	add	r2, r4
 8004384:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004388:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800438c:	3302      	adds	r3, #2
 800438e:	e003      	b.n	8004398 <_printf_common+0x94>
 8004390:	f04f 30ff 	mov.w	r0, #4294967295
 8004394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004398:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800439c:	4639      	mov	r1, r7
 800439e:	4630      	mov	r0, r6
 80043a0:	47c0      	blx	r8
 80043a2:	3001      	adds	r0, #1
 80043a4:	d0f4      	beq.n	8004390 <_printf_common+0x8c>
 80043a6:	6822      	ldr	r2, [r4, #0]
 80043a8:	f8d9 5000 	ldr.w	r5, [r9]
 80043ac:	68e3      	ldr	r3, [r4, #12]
 80043ae:	f002 0206 	and.w	r2, r2, #6
 80043b2:	2a04      	cmp	r2, #4
 80043b4:	bf08      	it	eq
 80043b6:	1b5d      	subeq	r5, r3, r5
 80043b8:	6922      	ldr	r2, [r4, #16]
 80043ba:	68a3      	ldr	r3, [r4, #8]
 80043bc:	bf0c      	ite	eq
 80043be:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043c2:	2500      	movne	r5, #0
 80043c4:	4293      	cmp	r3, r2
 80043c6:	bfc4      	itt	gt
 80043c8:	1a9b      	subgt	r3, r3, r2
 80043ca:	18ed      	addgt	r5, r5, r3
 80043cc:	f04f 0900 	mov.w	r9, #0
 80043d0:	341a      	adds	r4, #26
 80043d2:	454d      	cmp	r5, r9
 80043d4:	d009      	beq.n	80043ea <_printf_common+0xe6>
 80043d6:	2301      	movs	r3, #1
 80043d8:	4622      	mov	r2, r4
 80043da:	4639      	mov	r1, r7
 80043dc:	4630      	mov	r0, r6
 80043de:	47c0      	blx	r8
 80043e0:	3001      	adds	r0, #1
 80043e2:	d0d5      	beq.n	8004390 <_printf_common+0x8c>
 80043e4:	f109 0901 	add.w	r9, r9, #1
 80043e8:	e7f3      	b.n	80043d2 <_printf_common+0xce>
 80043ea:	2000      	movs	r0, #0
 80043ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080043f0 <_printf_i>:
 80043f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80043f4:	4617      	mov	r7, r2
 80043f6:	7e0a      	ldrb	r2, [r1, #24]
 80043f8:	b085      	sub	sp, #20
 80043fa:	2a6e      	cmp	r2, #110	; 0x6e
 80043fc:	4698      	mov	r8, r3
 80043fe:	4606      	mov	r6, r0
 8004400:	460c      	mov	r4, r1
 8004402:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004404:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004408:	f000 80ae 	beq.w	8004568 <_printf_i+0x178>
 800440c:	d811      	bhi.n	8004432 <_printf_i+0x42>
 800440e:	2a63      	cmp	r2, #99	; 0x63
 8004410:	d022      	beq.n	8004458 <_printf_i+0x68>
 8004412:	d809      	bhi.n	8004428 <_printf_i+0x38>
 8004414:	2a00      	cmp	r2, #0
 8004416:	f000 80bb 	beq.w	8004590 <_printf_i+0x1a0>
 800441a:	2a58      	cmp	r2, #88	; 0x58
 800441c:	f040 80ca 	bne.w	80045b4 <_printf_i+0x1c4>
 8004420:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004424:	4983      	ldr	r1, [pc, #524]	; (8004634 <_printf_i+0x244>)
 8004426:	e055      	b.n	80044d4 <_printf_i+0xe4>
 8004428:	2a64      	cmp	r2, #100	; 0x64
 800442a:	d01e      	beq.n	800446a <_printf_i+0x7a>
 800442c:	2a69      	cmp	r2, #105	; 0x69
 800442e:	d01c      	beq.n	800446a <_printf_i+0x7a>
 8004430:	e0c0      	b.n	80045b4 <_printf_i+0x1c4>
 8004432:	2a73      	cmp	r2, #115	; 0x73
 8004434:	f000 80b0 	beq.w	8004598 <_printf_i+0x1a8>
 8004438:	d809      	bhi.n	800444e <_printf_i+0x5e>
 800443a:	2a6f      	cmp	r2, #111	; 0x6f
 800443c:	d02e      	beq.n	800449c <_printf_i+0xac>
 800443e:	2a70      	cmp	r2, #112	; 0x70
 8004440:	f040 80b8 	bne.w	80045b4 <_printf_i+0x1c4>
 8004444:	680a      	ldr	r2, [r1, #0]
 8004446:	f042 0220 	orr.w	r2, r2, #32
 800444a:	600a      	str	r2, [r1, #0]
 800444c:	e03e      	b.n	80044cc <_printf_i+0xdc>
 800444e:	2a75      	cmp	r2, #117	; 0x75
 8004450:	d024      	beq.n	800449c <_printf_i+0xac>
 8004452:	2a78      	cmp	r2, #120	; 0x78
 8004454:	d03a      	beq.n	80044cc <_printf_i+0xdc>
 8004456:	e0ad      	b.n	80045b4 <_printf_i+0x1c4>
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800445e:	1d11      	adds	r1, r2, #4
 8004460:	6019      	str	r1, [r3, #0]
 8004462:	6813      	ldr	r3, [r2, #0]
 8004464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004468:	e0a8      	b.n	80045bc <_printf_i+0x1cc>
 800446a:	6821      	ldr	r1, [r4, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004472:	d002      	beq.n	800447a <_printf_i+0x8a>
 8004474:	1d11      	adds	r1, r2, #4
 8004476:	6019      	str	r1, [r3, #0]
 8004478:	e008      	b.n	800448c <_printf_i+0x9c>
 800447a:	f011 0f40 	tst.w	r1, #64	; 0x40
 800447e:	f102 0104 	add.w	r1, r2, #4
 8004482:	6019      	str	r1, [r3, #0]
 8004484:	d002      	beq.n	800448c <_printf_i+0x9c>
 8004486:	f9b2 3000 	ldrsh.w	r3, [r2]
 800448a:	e000      	b.n	800448e <_printf_i+0x9e>
 800448c:	6813      	ldr	r3, [r2, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	da3c      	bge.n	800450c <_printf_i+0x11c>
 8004492:	222d      	movs	r2, #45	; 0x2d
 8004494:	425b      	negs	r3, r3
 8004496:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800449a:	e037      	b.n	800450c <_printf_i+0x11c>
 800449c:	6821      	ldr	r1, [r4, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	f011 0f80 	tst.w	r1, #128	; 0x80
 80044a4:	d002      	beq.n	80044ac <_printf_i+0xbc>
 80044a6:	1d11      	adds	r1, r2, #4
 80044a8:	6019      	str	r1, [r3, #0]
 80044aa:	e007      	b.n	80044bc <_printf_i+0xcc>
 80044ac:	f011 0f40 	tst.w	r1, #64	; 0x40
 80044b0:	f102 0104 	add.w	r1, r2, #4
 80044b4:	6019      	str	r1, [r3, #0]
 80044b6:	d001      	beq.n	80044bc <_printf_i+0xcc>
 80044b8:	8813      	ldrh	r3, [r2, #0]
 80044ba:	e000      	b.n	80044be <_printf_i+0xce>
 80044bc:	6813      	ldr	r3, [r2, #0]
 80044be:	7e22      	ldrb	r2, [r4, #24]
 80044c0:	495c      	ldr	r1, [pc, #368]	; (8004634 <_printf_i+0x244>)
 80044c2:	2a6f      	cmp	r2, #111	; 0x6f
 80044c4:	bf14      	ite	ne
 80044c6:	220a      	movne	r2, #10
 80044c8:	2208      	moveq	r2, #8
 80044ca:	e01b      	b.n	8004504 <_printf_i+0x114>
 80044cc:	2278      	movs	r2, #120	; 0x78
 80044ce:	495a      	ldr	r1, [pc, #360]	; (8004638 <_printf_i+0x248>)
 80044d0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80044d4:	6822      	ldr	r2, [r4, #0]
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	f012 0f80 	tst.w	r2, #128	; 0x80
 80044dc:	f100 0504 	add.w	r5, r0, #4
 80044e0:	601d      	str	r5, [r3, #0]
 80044e2:	d103      	bne.n	80044ec <_printf_i+0xfc>
 80044e4:	0655      	lsls	r5, r2, #25
 80044e6:	d501      	bpl.n	80044ec <_printf_i+0xfc>
 80044e8:	8803      	ldrh	r3, [r0, #0]
 80044ea:	e000      	b.n	80044ee <_printf_i+0xfe>
 80044ec:	6803      	ldr	r3, [r0, #0]
 80044ee:	07d0      	lsls	r0, r2, #31
 80044f0:	bf44      	itt	mi
 80044f2:	f042 0220 	orrmi.w	r2, r2, #32
 80044f6:	6022      	strmi	r2, [r4, #0]
 80044f8:	b91b      	cbnz	r3, 8004502 <_printf_i+0x112>
 80044fa:	6822      	ldr	r2, [r4, #0]
 80044fc:	f022 0220 	bic.w	r2, r2, #32
 8004500:	6022      	str	r2, [r4, #0]
 8004502:	2210      	movs	r2, #16
 8004504:	2000      	movs	r0, #0
 8004506:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800450a:	e001      	b.n	8004510 <_printf_i+0x120>
 800450c:	4949      	ldr	r1, [pc, #292]	; (8004634 <_printf_i+0x244>)
 800450e:	220a      	movs	r2, #10
 8004510:	6865      	ldr	r5, [r4, #4]
 8004512:	60a5      	str	r5, [r4, #8]
 8004514:	2d00      	cmp	r5, #0
 8004516:	db08      	blt.n	800452a <_printf_i+0x13a>
 8004518:	6820      	ldr	r0, [r4, #0]
 800451a:	f020 0004 	bic.w	r0, r0, #4
 800451e:	6020      	str	r0, [r4, #0]
 8004520:	b92b      	cbnz	r3, 800452e <_printf_i+0x13e>
 8004522:	2d00      	cmp	r5, #0
 8004524:	d17d      	bne.n	8004622 <_printf_i+0x232>
 8004526:	4675      	mov	r5, lr
 8004528:	e00c      	b.n	8004544 <_printf_i+0x154>
 800452a:	2b00      	cmp	r3, #0
 800452c:	d079      	beq.n	8004622 <_printf_i+0x232>
 800452e:	4675      	mov	r5, lr
 8004530:	fbb3 f0f2 	udiv	r0, r3, r2
 8004534:	fb02 3310 	mls	r3, r2, r0, r3
 8004538:	5ccb      	ldrb	r3, [r1, r3]
 800453a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800453e:	4603      	mov	r3, r0
 8004540:	2800      	cmp	r0, #0
 8004542:	d1f5      	bne.n	8004530 <_printf_i+0x140>
 8004544:	2a08      	cmp	r2, #8
 8004546:	d10b      	bne.n	8004560 <_printf_i+0x170>
 8004548:	6823      	ldr	r3, [r4, #0]
 800454a:	07da      	lsls	r2, r3, #31
 800454c:	d508      	bpl.n	8004560 <_printf_i+0x170>
 800454e:	6923      	ldr	r3, [r4, #16]
 8004550:	6862      	ldr	r2, [r4, #4]
 8004552:	429a      	cmp	r2, r3
 8004554:	bfde      	ittt	le
 8004556:	2330      	movle	r3, #48	; 0x30
 8004558:	f805 3c01 	strble.w	r3, [r5, #-1]
 800455c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004560:	ebc5 030e 	rsb	r3, r5, lr
 8004564:	6123      	str	r3, [r4, #16]
 8004566:	e02e      	b.n	80045c6 <_printf_i+0x1d6>
 8004568:	6808      	ldr	r0, [r1, #0]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	6949      	ldr	r1, [r1, #20]
 800456e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004572:	d003      	beq.n	800457c <_printf_i+0x18c>
 8004574:	1d10      	adds	r0, r2, #4
 8004576:	6018      	str	r0, [r3, #0]
 8004578:	6813      	ldr	r3, [r2, #0]
 800457a:	e008      	b.n	800458e <_printf_i+0x19e>
 800457c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004580:	f102 0004 	add.w	r0, r2, #4
 8004584:	6018      	str	r0, [r3, #0]
 8004586:	6813      	ldr	r3, [r2, #0]
 8004588:	d001      	beq.n	800458e <_printf_i+0x19e>
 800458a:	8019      	strh	r1, [r3, #0]
 800458c:	e000      	b.n	8004590 <_printf_i+0x1a0>
 800458e:	6019      	str	r1, [r3, #0]
 8004590:	2300      	movs	r3, #0
 8004592:	6123      	str	r3, [r4, #16]
 8004594:	4675      	mov	r5, lr
 8004596:	e016      	b.n	80045c6 <_printf_i+0x1d6>
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	1d11      	adds	r1, r2, #4
 800459c:	6019      	str	r1, [r3, #0]
 800459e:	6815      	ldr	r5, [r2, #0]
 80045a0:	6862      	ldr	r2, [r4, #4]
 80045a2:	2100      	movs	r1, #0
 80045a4:	4628      	mov	r0, r5
 80045a6:	f7fb fe23 	bl	80001f0 <memchr>
 80045aa:	b108      	cbz	r0, 80045b0 <_printf_i+0x1c0>
 80045ac:	1b40      	subs	r0, r0, r5
 80045ae:	6060      	str	r0, [r4, #4]
 80045b0:	6863      	ldr	r3, [r4, #4]
 80045b2:	e004      	b.n	80045be <_printf_i+0x1ce>
 80045b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045b8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80045bc:	2301      	movs	r3, #1
 80045be:	6123      	str	r3, [r4, #16]
 80045c0:	2300      	movs	r3, #0
 80045c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045c6:	f8cd 8000 	str.w	r8, [sp]
 80045ca:	463b      	mov	r3, r7
 80045cc:	aa03      	add	r2, sp, #12
 80045ce:	4621      	mov	r1, r4
 80045d0:	4630      	mov	r0, r6
 80045d2:	f7ff fe97 	bl	8004304 <_printf_common>
 80045d6:	3001      	adds	r0, #1
 80045d8:	d102      	bne.n	80045e0 <_printf_i+0x1f0>
 80045da:	f04f 30ff 	mov.w	r0, #4294967295
 80045de:	e026      	b.n	800462e <_printf_i+0x23e>
 80045e0:	6923      	ldr	r3, [r4, #16]
 80045e2:	462a      	mov	r2, r5
 80045e4:	4639      	mov	r1, r7
 80045e6:	4630      	mov	r0, r6
 80045e8:	47c0      	blx	r8
 80045ea:	3001      	adds	r0, #1
 80045ec:	d0f5      	beq.n	80045da <_printf_i+0x1ea>
 80045ee:	6823      	ldr	r3, [r4, #0]
 80045f0:	079b      	lsls	r3, r3, #30
 80045f2:	d510      	bpl.n	8004616 <_printf_i+0x226>
 80045f4:	2500      	movs	r5, #0
 80045f6:	f104 0919 	add.w	r9, r4, #25
 80045fa:	e007      	b.n	800460c <_printf_i+0x21c>
 80045fc:	2301      	movs	r3, #1
 80045fe:	464a      	mov	r2, r9
 8004600:	4639      	mov	r1, r7
 8004602:	4630      	mov	r0, r6
 8004604:	47c0      	blx	r8
 8004606:	3001      	adds	r0, #1
 8004608:	d0e7      	beq.n	80045da <_printf_i+0x1ea>
 800460a:	3501      	adds	r5, #1
 800460c:	68e3      	ldr	r3, [r4, #12]
 800460e:	9a03      	ldr	r2, [sp, #12]
 8004610:	1a9b      	subs	r3, r3, r2
 8004612:	429d      	cmp	r5, r3
 8004614:	dbf2      	blt.n	80045fc <_printf_i+0x20c>
 8004616:	68e0      	ldr	r0, [r4, #12]
 8004618:	9b03      	ldr	r3, [sp, #12]
 800461a:	4298      	cmp	r0, r3
 800461c:	bfb8      	it	lt
 800461e:	4618      	movlt	r0, r3
 8004620:	e005      	b.n	800462e <_printf_i+0x23e>
 8004622:	780b      	ldrb	r3, [r1, #0]
 8004624:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004628:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800462c:	e78a      	b.n	8004544 <_printf_i+0x154>
 800462e:	b005      	add	sp, #20
 8004630:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004634:	08004e47 	.word	0x08004e47
 8004638:	08004e58 	.word	0x08004e58

0800463c <memcpy>:
 800463c:	b510      	push	{r4, lr}
 800463e:	1e43      	subs	r3, r0, #1
 8004640:	440a      	add	r2, r1
 8004642:	4291      	cmp	r1, r2
 8004644:	d004      	beq.n	8004650 <memcpy+0x14>
 8004646:	f811 4b01 	ldrb.w	r4, [r1], #1
 800464a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800464e:	e7f8      	b.n	8004642 <memcpy+0x6>
 8004650:	bd10      	pop	{r4, pc}

08004652 <memmove>:
 8004652:	4288      	cmp	r0, r1
 8004654:	b510      	push	{r4, lr}
 8004656:	eb01 0302 	add.w	r3, r1, r2
 800465a:	d801      	bhi.n	8004660 <memmove+0xe>
 800465c:	1e42      	subs	r2, r0, #1
 800465e:	e00b      	b.n	8004678 <memmove+0x26>
 8004660:	4298      	cmp	r0, r3
 8004662:	d2fb      	bcs.n	800465c <memmove+0xa>
 8004664:	1881      	adds	r1, r0, r2
 8004666:	1ad2      	subs	r2, r2, r3
 8004668:	42d3      	cmn	r3, r2
 800466a:	d004      	beq.n	8004676 <memmove+0x24>
 800466c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004670:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004674:	e7f8      	b.n	8004668 <memmove+0x16>
 8004676:	bd10      	pop	{r4, pc}
 8004678:	4299      	cmp	r1, r3
 800467a:	d004      	beq.n	8004686 <memmove+0x34>
 800467c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004680:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004684:	e7f8      	b.n	8004678 <memmove+0x26>
 8004686:	bd10      	pop	{r4, pc}

08004688 <_free_r>:
 8004688:	b538      	push	{r3, r4, r5, lr}
 800468a:	4605      	mov	r5, r0
 800468c:	2900      	cmp	r1, #0
 800468e:	d046      	beq.n	800471e <_free_r+0x96>
 8004690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004694:	1f0c      	subs	r4, r1, #4
 8004696:	2b00      	cmp	r3, #0
 8004698:	bfb8      	it	lt
 800469a:	18e4      	addlt	r4, r4, r3
 800469c:	f000 f8d6 	bl	800484c <__malloc_lock>
 80046a0:	4a1f      	ldr	r2, [pc, #124]	; (8004720 <_free_r+0x98>)
 80046a2:	6813      	ldr	r3, [r2, #0]
 80046a4:	4611      	mov	r1, r2
 80046a6:	b913      	cbnz	r3, 80046ae <_free_r+0x26>
 80046a8:	6063      	str	r3, [r4, #4]
 80046aa:	6014      	str	r4, [r2, #0]
 80046ac:	e032      	b.n	8004714 <_free_r+0x8c>
 80046ae:	42a3      	cmp	r3, r4
 80046b0:	d90e      	bls.n	80046d0 <_free_r+0x48>
 80046b2:	6822      	ldr	r2, [r4, #0]
 80046b4:	18a0      	adds	r0, r4, r2
 80046b6:	4283      	cmp	r3, r0
 80046b8:	bf04      	itt	eq
 80046ba:	6818      	ldreq	r0, [r3, #0]
 80046bc:	685b      	ldreq	r3, [r3, #4]
 80046be:	6063      	str	r3, [r4, #4]
 80046c0:	bf04      	itt	eq
 80046c2:	1812      	addeq	r2, r2, r0
 80046c4:	6022      	streq	r2, [r4, #0]
 80046c6:	600c      	str	r4, [r1, #0]
 80046c8:	e024      	b.n	8004714 <_free_r+0x8c>
 80046ca:	42a2      	cmp	r2, r4
 80046cc:	d803      	bhi.n	80046d6 <_free_r+0x4e>
 80046ce:	4613      	mov	r3, r2
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	2a00      	cmp	r2, #0
 80046d4:	d1f9      	bne.n	80046ca <_free_r+0x42>
 80046d6:	6818      	ldr	r0, [r3, #0]
 80046d8:	1819      	adds	r1, r3, r0
 80046da:	42a1      	cmp	r1, r4
 80046dc:	d10b      	bne.n	80046f6 <_free_r+0x6e>
 80046de:	6821      	ldr	r1, [r4, #0]
 80046e0:	4401      	add	r1, r0
 80046e2:	1858      	adds	r0, r3, r1
 80046e4:	4282      	cmp	r2, r0
 80046e6:	6019      	str	r1, [r3, #0]
 80046e8:	d114      	bne.n	8004714 <_free_r+0x8c>
 80046ea:	6810      	ldr	r0, [r2, #0]
 80046ec:	6852      	ldr	r2, [r2, #4]
 80046ee:	605a      	str	r2, [r3, #4]
 80046f0:	4401      	add	r1, r0
 80046f2:	6019      	str	r1, [r3, #0]
 80046f4:	e00e      	b.n	8004714 <_free_r+0x8c>
 80046f6:	d902      	bls.n	80046fe <_free_r+0x76>
 80046f8:	230c      	movs	r3, #12
 80046fa:	602b      	str	r3, [r5, #0]
 80046fc:	e00a      	b.n	8004714 <_free_r+0x8c>
 80046fe:	6821      	ldr	r1, [r4, #0]
 8004700:	1860      	adds	r0, r4, r1
 8004702:	4282      	cmp	r2, r0
 8004704:	bf04      	itt	eq
 8004706:	6810      	ldreq	r0, [r2, #0]
 8004708:	6852      	ldreq	r2, [r2, #4]
 800470a:	6062      	str	r2, [r4, #4]
 800470c:	bf04      	itt	eq
 800470e:	1809      	addeq	r1, r1, r0
 8004710:	6021      	streq	r1, [r4, #0]
 8004712:	605c      	str	r4, [r3, #4]
 8004714:	4628      	mov	r0, r5
 8004716:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800471a:	f000 b898 	b.w	800484e <__malloc_unlock>
 800471e:	bd38      	pop	{r3, r4, r5, pc}
 8004720:	200000e0 	.word	0x200000e0

08004724 <_malloc_r>:
 8004724:	b570      	push	{r4, r5, r6, lr}
 8004726:	1ccd      	adds	r5, r1, #3
 8004728:	f025 0503 	bic.w	r5, r5, #3
 800472c:	3508      	adds	r5, #8
 800472e:	2d0c      	cmp	r5, #12
 8004730:	bf38      	it	cc
 8004732:	250c      	movcc	r5, #12
 8004734:	2d00      	cmp	r5, #0
 8004736:	4606      	mov	r6, r0
 8004738:	db01      	blt.n	800473e <_malloc_r+0x1a>
 800473a:	42a9      	cmp	r1, r5
 800473c:	d902      	bls.n	8004744 <_malloc_r+0x20>
 800473e:	230c      	movs	r3, #12
 8004740:	6033      	str	r3, [r6, #0]
 8004742:	e046      	b.n	80047d2 <_malloc_r+0xae>
 8004744:	f000 f882 	bl	800484c <__malloc_lock>
 8004748:	4b23      	ldr	r3, [pc, #140]	; (80047d8 <_malloc_r+0xb4>)
 800474a:	681c      	ldr	r4, [r3, #0]
 800474c:	461a      	mov	r2, r3
 800474e:	4621      	mov	r1, r4
 8004750:	b1a1      	cbz	r1, 800477c <_malloc_r+0x58>
 8004752:	680b      	ldr	r3, [r1, #0]
 8004754:	1b5b      	subs	r3, r3, r5
 8004756:	d40e      	bmi.n	8004776 <_malloc_r+0x52>
 8004758:	2b0b      	cmp	r3, #11
 800475a:	d903      	bls.n	8004764 <_malloc_r+0x40>
 800475c:	600b      	str	r3, [r1, #0]
 800475e:	18cc      	adds	r4, r1, r3
 8004760:	50cd      	str	r5, [r1, r3]
 8004762:	e01e      	b.n	80047a2 <_malloc_r+0x7e>
 8004764:	428c      	cmp	r4, r1
 8004766:	bf0d      	iteet	eq
 8004768:	6863      	ldreq	r3, [r4, #4]
 800476a:	684b      	ldrne	r3, [r1, #4]
 800476c:	6063      	strne	r3, [r4, #4]
 800476e:	6013      	streq	r3, [r2, #0]
 8004770:	bf18      	it	ne
 8004772:	460c      	movne	r4, r1
 8004774:	e015      	b.n	80047a2 <_malloc_r+0x7e>
 8004776:	460c      	mov	r4, r1
 8004778:	6849      	ldr	r1, [r1, #4]
 800477a:	e7e9      	b.n	8004750 <_malloc_r+0x2c>
 800477c:	4c17      	ldr	r4, [pc, #92]	; (80047dc <_malloc_r+0xb8>)
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	b91b      	cbnz	r3, 800478a <_malloc_r+0x66>
 8004782:	4630      	mov	r0, r6
 8004784:	f000 f852 	bl	800482c <_sbrk_r>
 8004788:	6020      	str	r0, [r4, #0]
 800478a:	4629      	mov	r1, r5
 800478c:	4630      	mov	r0, r6
 800478e:	f000 f84d 	bl	800482c <_sbrk_r>
 8004792:	1c43      	adds	r3, r0, #1
 8004794:	d018      	beq.n	80047c8 <_malloc_r+0xa4>
 8004796:	1cc4      	adds	r4, r0, #3
 8004798:	f024 0403 	bic.w	r4, r4, #3
 800479c:	42a0      	cmp	r0, r4
 800479e:	d10d      	bne.n	80047bc <_malloc_r+0x98>
 80047a0:	6025      	str	r5, [r4, #0]
 80047a2:	4630      	mov	r0, r6
 80047a4:	f000 f853 	bl	800484e <__malloc_unlock>
 80047a8:	f104 000b 	add.w	r0, r4, #11
 80047ac:	1d23      	adds	r3, r4, #4
 80047ae:	f020 0007 	bic.w	r0, r0, #7
 80047b2:	1ac3      	subs	r3, r0, r3
 80047b4:	d00e      	beq.n	80047d4 <_malloc_r+0xb0>
 80047b6:	425a      	negs	r2, r3
 80047b8:	50e2      	str	r2, [r4, r3]
 80047ba:	bd70      	pop	{r4, r5, r6, pc}
 80047bc:	1a21      	subs	r1, r4, r0
 80047be:	4630      	mov	r0, r6
 80047c0:	f000 f834 	bl	800482c <_sbrk_r>
 80047c4:	3001      	adds	r0, #1
 80047c6:	d1eb      	bne.n	80047a0 <_malloc_r+0x7c>
 80047c8:	230c      	movs	r3, #12
 80047ca:	6033      	str	r3, [r6, #0]
 80047cc:	4630      	mov	r0, r6
 80047ce:	f000 f83e 	bl	800484e <__malloc_unlock>
 80047d2:	2000      	movs	r0, #0
 80047d4:	bd70      	pop	{r4, r5, r6, pc}
 80047d6:	bf00      	nop
 80047d8:	200000e0 	.word	0x200000e0
 80047dc:	200000dc 	.word	0x200000dc

080047e0 <_realloc_r>:
 80047e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e2:	4607      	mov	r7, r0
 80047e4:	4615      	mov	r5, r2
 80047e6:	460e      	mov	r6, r1
 80047e8:	b921      	cbnz	r1, 80047f4 <_realloc_r+0x14>
 80047ea:	4611      	mov	r1, r2
 80047ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80047f0:	f7ff bf98 	b.w	8004724 <_malloc_r>
 80047f4:	b91a      	cbnz	r2, 80047fe <_realloc_r+0x1e>
 80047f6:	f7ff ff47 	bl	8004688 <_free_r>
 80047fa:	4628      	mov	r0, r5
 80047fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047fe:	f000 f827 	bl	8004850 <_malloc_usable_size_r>
 8004802:	4285      	cmp	r5, r0
 8004804:	d90e      	bls.n	8004824 <_realloc_r+0x44>
 8004806:	4629      	mov	r1, r5
 8004808:	4638      	mov	r0, r7
 800480a:	f7ff ff8b 	bl	8004724 <_malloc_r>
 800480e:	4604      	mov	r4, r0
 8004810:	b150      	cbz	r0, 8004828 <_realloc_r+0x48>
 8004812:	4631      	mov	r1, r6
 8004814:	462a      	mov	r2, r5
 8004816:	f7ff ff11 	bl	800463c <memcpy>
 800481a:	4631      	mov	r1, r6
 800481c:	4638      	mov	r0, r7
 800481e:	f7ff ff33 	bl	8004688 <_free_r>
 8004822:	e001      	b.n	8004828 <_realloc_r+0x48>
 8004824:	4630      	mov	r0, r6
 8004826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004828:	4620      	mov	r0, r4
 800482a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800482c <_sbrk_r>:
 800482c:	b538      	push	{r3, r4, r5, lr}
 800482e:	4c06      	ldr	r4, [pc, #24]	; (8004848 <_sbrk_r+0x1c>)
 8004830:	2300      	movs	r3, #0
 8004832:	4605      	mov	r5, r0
 8004834:	4608      	mov	r0, r1
 8004836:	6023      	str	r3, [r4, #0]
 8004838:	f000 fa70 	bl	8004d1c <_sbrk>
 800483c:	1c43      	adds	r3, r0, #1
 800483e:	d102      	bne.n	8004846 <_sbrk_r+0x1a>
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	b103      	cbz	r3, 8004846 <_sbrk_r+0x1a>
 8004844:	602b      	str	r3, [r5, #0]
 8004846:	bd38      	pop	{r3, r4, r5, pc}
 8004848:	2000030c 	.word	0x2000030c

0800484c <__malloc_lock>:
 800484c:	4770      	bx	lr

0800484e <__malloc_unlock>:
 800484e:	4770      	bx	lr

08004850 <_malloc_usable_size_r>:
 8004850:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004854:	2800      	cmp	r0, #0
 8004856:	bfbe      	ittt	lt
 8004858:	1809      	addlt	r1, r1, r0
 800485a:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 800485e:	18c0      	addlt	r0, r0, r3
 8004860:	3804      	subs	r0, #4
 8004862:	4770      	bx	lr

08004864 <log>:
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	ed2d 8b02 	vpush	{d8}
 800486a:	b08a      	sub	sp, #40	; 0x28
 800486c:	ec55 4b10 	vmov	r4, r5, d0
 8004870:	f000 f876 	bl	8004960 <__ieee754_log>
 8004874:	4b35      	ldr	r3, [pc, #212]	; (800494c <log+0xe8>)
 8004876:	eeb0 8a40 	vmov.f32	s16, s0
 800487a:	eef0 8a60 	vmov.f32	s17, s1
 800487e:	f993 6000 	ldrsb.w	r6, [r3]
 8004882:	1c73      	adds	r3, r6, #1
 8004884:	d059      	beq.n	800493a <log+0xd6>
 8004886:	4622      	mov	r2, r4
 8004888:	462b      	mov	r3, r5
 800488a:	4620      	mov	r0, r4
 800488c:	4629      	mov	r1, r5
 800488e:	f7fc f951 	bl	8000b34 <__aeabi_dcmpun>
 8004892:	2800      	cmp	r0, #0
 8004894:	d151      	bne.n	800493a <log+0xd6>
 8004896:	2200      	movs	r2, #0
 8004898:	2300      	movs	r3, #0
 800489a:	4620      	mov	r0, r4
 800489c:	4629      	mov	r1, r5
 800489e:	f7fc f93f 	bl	8000b20 <__aeabi_dcmpgt>
 80048a2:	2800      	cmp	r0, #0
 80048a4:	d149      	bne.n	800493a <log+0xd6>
 80048a6:	4b2a      	ldr	r3, [pc, #168]	; (8004950 <log+0xec>)
 80048a8:	9301      	str	r3, [sp, #4]
 80048aa:	9008      	str	r0, [sp, #32]
 80048ac:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80048b0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80048b4:	b966      	cbnz	r6, 80048d0 <log+0x6c>
 80048b6:	4b27      	ldr	r3, [pc, #156]	; (8004954 <log+0xf0>)
 80048b8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80048bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80048c0:	4620      	mov	r0, r4
 80048c2:	2200      	movs	r2, #0
 80048c4:	2300      	movs	r3, #0
 80048c6:	4629      	mov	r1, r5
 80048c8:	f7fc f902 	bl	8000ad0 <__aeabi_dcmpeq>
 80048cc:	b980      	cbnz	r0, 80048f0 <log+0x8c>
 80048ce:	e01a      	b.n	8004906 <log+0xa2>
 80048d0:	4b21      	ldr	r3, [pc, #132]	; (8004958 <log+0xf4>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80048d8:	4620      	mov	r0, r4
 80048da:	2200      	movs	r2, #0
 80048dc:	2300      	movs	r3, #0
 80048de:	4629      	mov	r1, r5
 80048e0:	f7fc f8f6 	bl	8000ad0 <__aeabi_dcmpeq>
 80048e4:	b178      	cbz	r0, 8004906 <log+0xa2>
 80048e6:	2302      	movs	r3, #2
 80048e8:	429e      	cmp	r6, r3
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	d006      	beq.n	80048fc <log+0x98>
 80048ee:	e001      	b.n	80048f4 <log+0x90>
 80048f0:	2302      	movs	r3, #2
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	4668      	mov	r0, sp
 80048f6:	f000 fa01 	bl	8004cfc <matherr>
 80048fa:	b9a8      	cbnz	r0, 8004928 <log+0xc4>
 80048fc:	f000 fa08 	bl	8004d10 <__errno>
 8004900:	2322      	movs	r3, #34	; 0x22
 8004902:	6003      	str	r3, [r0, #0]
 8004904:	e010      	b.n	8004928 <log+0xc4>
 8004906:	2301      	movs	r3, #1
 8004908:	2e02      	cmp	r6, #2
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	d003      	beq.n	8004916 <log+0xb2>
 800490e:	4668      	mov	r0, sp
 8004910:	f000 f9f4 	bl	8004cfc <matherr>
 8004914:	b918      	cbnz	r0, 800491e <log+0xba>
 8004916:	f000 f9fb 	bl	8004d10 <__errno>
 800491a:	2321      	movs	r3, #33	; 0x21
 800491c:	6003      	str	r3, [r0, #0]
 800491e:	480f      	ldr	r0, [pc, #60]	; (800495c <log+0xf8>)
 8004920:	f000 f9ee 	bl	8004d00 <nan>
 8004924:	ed8d 0b06 	vstr	d0, [sp, #24]
 8004928:	9b08      	ldr	r3, [sp, #32]
 800492a:	b11b      	cbz	r3, 8004934 <log+0xd0>
 800492c:	f000 f9f0 	bl	8004d10 <__errno>
 8004930:	9b08      	ldr	r3, [sp, #32]
 8004932:	6003      	str	r3, [r0, #0]
 8004934:	ed9d 0b06 	vldr	d0, [sp, #24]
 8004938:	e003      	b.n	8004942 <log+0xde>
 800493a:	eeb0 0a48 	vmov.f32	s0, s16
 800493e:	eef0 0a68 	vmov.f32	s1, s17
 8004942:	b00a      	add	sp, #40	; 0x28
 8004944:	ecbd 8b02 	vpop	{d8}
 8004948:	bd70      	pop	{r4, r5, r6, pc}
 800494a:	bf00      	nop
 800494c:	2000007c 	.word	0x2000007c
 8004950:	08004e69 	.word	0x08004e69
 8004954:	c7efffff 	.word	0xc7efffff
 8004958:	fff00000 	.word	0xfff00000
 800495c:	08004e0e 	.word	0x08004e0e

08004960 <__ieee754_log>:
 8004960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004964:	ec51 0b10 	vmov	r0, r1, d0
 8004968:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800496c:	b087      	sub	sp, #28
 800496e:	ee10 3a10 	vmov	r3, s0
 8004972:	460d      	mov	r5, r1
 8004974:	da1c      	bge.n	80049b0 <__ieee754_log+0x50>
 8004976:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800497a:	4313      	orrs	r3, r2
 800497c:	d104      	bne.n	8004988 <__ieee754_log+0x28>
 800497e:	2200      	movs	r2, #0
 8004980:	2300      	movs	r3, #0
 8004982:	2000      	movs	r0, #0
 8004984:	49d4      	ldr	r1, [pc, #848]	; (8004cd8 <__ieee754_log+0x378>)
 8004986:	e008      	b.n	800499a <__ieee754_log+0x3a>
 8004988:	2900      	cmp	r1, #0
 800498a:	da09      	bge.n	80049a0 <__ieee754_log+0x40>
 800498c:	ee10 2a10 	vmov	r2, s0
 8004990:	460b      	mov	r3, r1
 8004992:	f7fb fc81 	bl	8000298 <__aeabi_dsub>
 8004996:	2200      	movs	r2, #0
 8004998:	2300      	movs	r3, #0
 800499a:	f7fb ff5b 	bl	8000854 <__aeabi_ddiv>
 800499e:	e1a7      	b.n	8004cf0 <__ieee754_log+0x390>
 80049a0:	4bce      	ldr	r3, [pc, #824]	; (8004cdc <__ieee754_log+0x37c>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	f7fb fe2c 	bl	8000600 <__aeabi_dmul>
 80049a8:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80049ac:	460d      	mov	r5, r1
 80049ae:	e000      	b.n	80049b2 <__ieee754_log+0x52>
 80049b0:	2300      	movs	r3, #0
 80049b2:	4acb      	ldr	r2, [pc, #812]	; (8004ce0 <__ieee754_log+0x380>)
 80049b4:	4295      	cmp	r5, r2
 80049b6:	dd02      	ble.n	80049be <__ieee754_log+0x5e>
 80049b8:	4602      	mov	r2, r0
 80049ba:	460b      	mov	r3, r1
 80049bc:	e03e      	b.n	8004a3c <__ieee754_log+0xdc>
 80049be:	152c      	asrs	r4, r5, #20
 80049c0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80049c4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80049c8:	441c      	add	r4, r3
 80049ca:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80049ce:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80049d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049d6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80049da:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80049de:	ea42 0105 	orr.w	r1, r2, r5
 80049e2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80049e6:	2200      	movs	r2, #0
 80049e8:	4bbe      	ldr	r3, [pc, #760]	; (8004ce4 <__ieee754_log+0x384>)
 80049ea:	f7fb fc55 	bl	8000298 <__aeabi_dsub>
 80049ee:	1cab      	adds	r3, r5, #2
 80049f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	4682      	mov	sl, r0
 80049f8:	468b      	mov	fp, r1
 80049fa:	f04f 0200 	mov.w	r2, #0
 80049fe:	dc53      	bgt.n	8004aa8 <__ieee754_log+0x148>
 8004a00:	2300      	movs	r3, #0
 8004a02:	f7fc f865 	bl	8000ad0 <__aeabi_dcmpeq>
 8004a06:	b1e0      	cbz	r0, 8004a42 <__ieee754_log+0xe2>
 8004a08:	2c00      	cmp	r4, #0
 8004a0a:	f000 816f 	beq.w	8004cec <__ieee754_log+0x38c>
 8004a0e:	4620      	mov	r0, r4
 8004a10:	f7fb fd90 	bl	8000534 <__aeabi_i2d>
 8004a14:	a39c      	add	r3, pc, #624	; (adr r3, 8004c88 <__ieee754_log+0x328>)
 8004a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1a:	4606      	mov	r6, r0
 8004a1c:	460f      	mov	r7, r1
 8004a1e:	f7fb fdef 	bl	8000600 <__aeabi_dmul>
 8004a22:	a39b      	add	r3, pc, #620	; (adr r3, 8004c90 <__ieee754_log+0x330>)
 8004a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a28:	4604      	mov	r4, r0
 8004a2a:	460d      	mov	r5, r1
 8004a2c:	4630      	mov	r0, r6
 8004a2e:	4639      	mov	r1, r7
 8004a30:	f7fb fde6 	bl	8000600 <__aeabi_dmul>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	4620      	mov	r0, r4
 8004a3a:	4629      	mov	r1, r5
 8004a3c:	f7fb fc2e 	bl	800029c <__adddf3>
 8004a40:	e156      	b.n	8004cf0 <__ieee754_log+0x390>
 8004a42:	a395      	add	r3, pc, #596	; (adr r3, 8004c98 <__ieee754_log+0x338>)
 8004a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a48:	4650      	mov	r0, sl
 8004a4a:	4659      	mov	r1, fp
 8004a4c:	f7fb fdd8 	bl	8000600 <__aeabi_dmul>
 8004a50:	4602      	mov	r2, r0
 8004a52:	460b      	mov	r3, r1
 8004a54:	2000      	movs	r0, #0
 8004a56:	49a4      	ldr	r1, [pc, #656]	; (8004ce8 <__ieee754_log+0x388>)
 8004a58:	f7fb fc1e 	bl	8000298 <__aeabi_dsub>
 8004a5c:	4652      	mov	r2, sl
 8004a5e:	4606      	mov	r6, r0
 8004a60:	460f      	mov	r7, r1
 8004a62:	465b      	mov	r3, fp
 8004a64:	4650      	mov	r0, sl
 8004a66:	4659      	mov	r1, fp
 8004a68:	f7fb fdca 	bl	8000600 <__aeabi_dmul>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	460b      	mov	r3, r1
 8004a70:	4630      	mov	r0, r6
 8004a72:	4639      	mov	r1, r7
 8004a74:	f7fb fdc4 	bl	8000600 <__aeabi_dmul>
 8004a78:	4606      	mov	r6, r0
 8004a7a:	460f      	mov	r7, r1
 8004a7c:	b914      	cbnz	r4, 8004a84 <__ieee754_log+0x124>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	460b      	mov	r3, r1
 8004a82:	e0d0      	b.n	8004c26 <__ieee754_log+0x2c6>
 8004a84:	4620      	mov	r0, r4
 8004a86:	f7fb fd55 	bl	8000534 <__aeabi_i2d>
 8004a8a:	a37f      	add	r3, pc, #508	; (adr r3, 8004c88 <__ieee754_log+0x328>)
 8004a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a90:	4680      	mov	r8, r0
 8004a92:	4689      	mov	r9, r1
 8004a94:	f7fb fdb4 	bl	8000600 <__aeabi_dmul>
 8004a98:	a37d      	add	r3, pc, #500	; (adr r3, 8004c90 <__ieee754_log+0x330>)
 8004a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9e:	4604      	mov	r4, r0
 8004aa0:	460d      	mov	r5, r1
 8004aa2:	4640      	mov	r0, r8
 8004aa4:	4649      	mov	r1, r9
 8004aa6:	e0db      	b.n	8004c60 <__ieee754_log+0x300>
 8004aa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004aac:	f7fb fbf6 	bl	800029c <__adddf3>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	4650      	mov	r0, sl
 8004ab6:	4659      	mov	r1, fp
 8004ab8:	f7fb fecc 	bl	8000854 <__aeabi_ddiv>
 8004abc:	e9cd 0100 	strd	r0, r1, [sp]
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	f7fb fd37 	bl	8000534 <__aeabi_i2d>
 8004ac6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004aca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ace:	4610      	mov	r0, r2
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	f7fb fd95 	bl	8000600 <__aeabi_dmul>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	460b      	mov	r3, r1
 8004ada:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ade:	f7fb fd8f 	bl	8000600 <__aeabi_dmul>
 8004ae2:	a36f      	add	r3, pc, #444	; (adr r3, 8004ca0 <__ieee754_log+0x340>)
 8004ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae8:	4606      	mov	r6, r0
 8004aea:	460f      	mov	r7, r1
 8004aec:	f7fb fd88 	bl	8000600 <__aeabi_dmul>
 8004af0:	a36d      	add	r3, pc, #436	; (adr r3, 8004ca8 <__ieee754_log+0x348>)
 8004af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af6:	f7fb fbd1 	bl	800029c <__adddf3>
 8004afa:	4632      	mov	r2, r6
 8004afc:	463b      	mov	r3, r7
 8004afe:	f7fb fd7f 	bl	8000600 <__aeabi_dmul>
 8004b02:	a36b      	add	r3, pc, #428	; (adr r3, 8004cb0 <__ieee754_log+0x350>)
 8004b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b08:	f7fb fbc8 	bl	800029c <__adddf3>
 8004b0c:	4632      	mov	r2, r6
 8004b0e:	463b      	mov	r3, r7
 8004b10:	f7fb fd76 	bl	8000600 <__aeabi_dmul>
 8004b14:	a368      	add	r3, pc, #416	; (adr r3, 8004cb8 <__ieee754_log+0x358>)
 8004b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1a:	f7fb fbbf 	bl	800029c <__adddf3>
 8004b1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b22:	f7fb fd6d 	bl	8000600 <__aeabi_dmul>
 8004b26:	a366      	add	r3, pc, #408	; (adr r3, 8004cc0 <__ieee754_log+0x360>)
 8004b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b30:	4630      	mov	r0, r6
 8004b32:	4639      	mov	r1, r7
 8004b34:	f7fb fd64 	bl	8000600 <__aeabi_dmul>
 8004b38:	a363      	add	r3, pc, #396	; (adr r3, 8004cc8 <__ieee754_log+0x368>)
 8004b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3e:	f7fb fbad 	bl	800029c <__adddf3>
 8004b42:	4632      	mov	r2, r6
 8004b44:	463b      	mov	r3, r7
 8004b46:	f7fb fd5b 	bl	8000600 <__aeabi_dmul>
 8004b4a:	a361      	add	r3, pc, #388	; (adr r3, 8004cd0 <__ieee754_log+0x370>)
 8004b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b50:	f7fb fba4 	bl	800029c <__adddf3>
 8004b54:	4632      	mov	r2, r6
 8004b56:	463b      	mov	r3, r7
 8004b58:	f7fb fd52 	bl	8000600 <__aeabi_dmul>
 8004b5c:	f5a5 28c2 	sub.w	r8, r5, #397312	; 0x61000
 8004b60:	4602      	mov	r2, r0
 8004b62:	460b      	mov	r3, r1
 8004b64:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8004b68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b6c:	f7fb fb96 	bl	800029c <__adddf3>
 8004b70:	f2a8 487a 	subw	r8, r8, #1146	; 0x47a
 8004b74:	3551      	adds	r5, #81	; 0x51
 8004b76:	ea45 0508 	orr.w	r5, r5, r8
 8004b7a:	2d00      	cmp	r5, #0
 8004b7c:	4606      	mov	r6, r0
 8004b7e:	460f      	mov	r7, r1
 8004b80:	dd44      	ble.n	8004c0c <__ieee754_log+0x2ac>
 8004b82:	2200      	movs	r2, #0
 8004b84:	4b58      	ldr	r3, [pc, #352]	; (8004ce8 <__ieee754_log+0x388>)
 8004b86:	4650      	mov	r0, sl
 8004b88:	4659      	mov	r1, fp
 8004b8a:	f7fb fd39 	bl	8000600 <__aeabi_dmul>
 8004b8e:	4652      	mov	r2, sl
 8004b90:	465b      	mov	r3, fp
 8004b92:	f7fb fd35 	bl	8000600 <__aeabi_dmul>
 8004b96:	4680      	mov	r8, r0
 8004b98:	4689      	mov	r9, r1
 8004b9a:	b984      	cbnz	r4, 8004bbe <__ieee754_log+0x25e>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	460b      	mov	r3, r1
 8004ba0:	4630      	mov	r0, r6
 8004ba2:	4639      	mov	r1, r7
 8004ba4:	f7fb fb7a 	bl	800029c <__adddf3>
 8004ba8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bac:	f7fb fd28 	bl	8000600 <__aeabi_dmul>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	4640      	mov	r0, r8
 8004bb6:	4649      	mov	r1, r9
 8004bb8:	f7fb fb6e 	bl	8000298 <__aeabi_dsub>
 8004bbc:	e031      	b.n	8004c22 <__ieee754_log+0x2c2>
 8004bbe:	a332      	add	r3, pc, #200	; (adr r3, 8004c88 <__ieee754_log+0x328>)
 8004bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bc8:	f7fb fd1a 	bl	8000600 <__aeabi_dmul>
 8004bcc:	4642      	mov	r2, r8
 8004bce:	464b      	mov	r3, r9
 8004bd0:	4604      	mov	r4, r0
 8004bd2:	460d      	mov	r5, r1
 8004bd4:	4630      	mov	r0, r6
 8004bd6:	4639      	mov	r1, r7
 8004bd8:	f7fb fb60 	bl	800029c <__adddf3>
 8004bdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004be0:	f7fb fd0e 	bl	8000600 <__aeabi_dmul>
 8004be4:	a32a      	add	r3, pc, #168	; (adr r3, 8004c90 <__ieee754_log+0x330>)
 8004be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bea:	4606      	mov	r6, r0
 8004bec:	460f      	mov	r7, r1
 8004bee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bf2:	f7fb fd05 	bl	8000600 <__aeabi_dmul>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	4639      	mov	r1, r7
 8004bfe:	f7fb fb4d 	bl	800029c <__adddf3>
 8004c02:	4602      	mov	r2, r0
 8004c04:	460b      	mov	r3, r1
 8004c06:	4640      	mov	r0, r8
 8004c08:	4649      	mov	r1, r9
 8004c0a:	e02f      	b.n	8004c6c <__ieee754_log+0x30c>
 8004c0c:	b974      	cbnz	r4, 8004c2c <__ieee754_log+0x2cc>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	460b      	mov	r3, r1
 8004c12:	4650      	mov	r0, sl
 8004c14:	4659      	mov	r1, fp
 8004c16:	f7fb fb3f 	bl	8000298 <__aeabi_dsub>
 8004c1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c1e:	f7fb fcef 	bl	8000600 <__aeabi_dmul>
 8004c22:	4602      	mov	r2, r0
 8004c24:	460b      	mov	r3, r1
 8004c26:	4650      	mov	r0, sl
 8004c28:	4659      	mov	r1, fp
 8004c2a:	e029      	b.n	8004c80 <__ieee754_log+0x320>
 8004c2c:	a316      	add	r3, pc, #88	; (adr r3, 8004c88 <__ieee754_log+0x328>)
 8004c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c36:	f7fb fce3 	bl	8000600 <__aeabi_dmul>
 8004c3a:	4632      	mov	r2, r6
 8004c3c:	463b      	mov	r3, r7
 8004c3e:	4604      	mov	r4, r0
 8004c40:	460d      	mov	r5, r1
 8004c42:	4650      	mov	r0, sl
 8004c44:	4659      	mov	r1, fp
 8004c46:	f7fb fb27 	bl	8000298 <__aeabi_dsub>
 8004c4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c4e:	f7fb fcd7 	bl	8000600 <__aeabi_dmul>
 8004c52:	a30f      	add	r3, pc, #60	; (adr r3, 8004c90 <__ieee754_log+0x330>)
 8004c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c58:	4606      	mov	r6, r0
 8004c5a:	460f      	mov	r7, r1
 8004c5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c60:	f7fb fcce 	bl	8000600 <__aeabi_dmul>
 8004c64:	4602      	mov	r2, r0
 8004c66:	460b      	mov	r3, r1
 8004c68:	4630      	mov	r0, r6
 8004c6a:	4639      	mov	r1, r7
 8004c6c:	f7fb fb14 	bl	8000298 <__aeabi_dsub>
 8004c70:	4652      	mov	r2, sl
 8004c72:	465b      	mov	r3, fp
 8004c74:	f7fb fb10 	bl	8000298 <__aeabi_dsub>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	4629      	mov	r1, r5
 8004c80:	f7fb fb0a 	bl	8000298 <__aeabi_dsub>
 8004c84:	e034      	b.n	8004cf0 <__ieee754_log+0x390>
 8004c86:	bf00      	nop
 8004c88:	fee00000 	.word	0xfee00000
 8004c8c:	3fe62e42 	.word	0x3fe62e42
 8004c90:	35793c76 	.word	0x35793c76
 8004c94:	3dea39ef 	.word	0x3dea39ef
 8004c98:	55555555 	.word	0x55555555
 8004c9c:	3fd55555 	.word	0x3fd55555
 8004ca0:	df3e5244 	.word	0xdf3e5244
 8004ca4:	3fc2f112 	.word	0x3fc2f112
 8004ca8:	96cb03de 	.word	0x96cb03de
 8004cac:	3fc74664 	.word	0x3fc74664
 8004cb0:	94229359 	.word	0x94229359
 8004cb4:	3fd24924 	.word	0x3fd24924
 8004cb8:	55555593 	.word	0x55555593
 8004cbc:	3fe55555 	.word	0x3fe55555
 8004cc0:	d078c69f 	.word	0xd078c69f
 8004cc4:	3fc39a09 	.word	0x3fc39a09
 8004cc8:	1d8e78af 	.word	0x1d8e78af
 8004ccc:	3fcc71c5 	.word	0x3fcc71c5
 8004cd0:	9997fa04 	.word	0x9997fa04
 8004cd4:	3fd99999 	.word	0x3fd99999
 8004cd8:	c3500000 	.word	0xc3500000
 8004cdc:	43500000 	.word	0x43500000
 8004ce0:	7fefffff 	.word	0x7fefffff
 8004ce4:	3ff00000 	.word	0x3ff00000
 8004ce8:	3fe00000 	.word	0x3fe00000
 8004cec:	2000      	movs	r0, #0
 8004cee:	2100      	movs	r1, #0
 8004cf0:	ec41 0b10 	vmov	d0, r0, r1
 8004cf4:	b007      	add	sp, #28
 8004cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cfa:	bf00      	nop

08004cfc <matherr>:
 8004cfc:	2000      	movs	r0, #0
 8004cfe:	4770      	bx	lr

08004d00 <nan>:
 8004d00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8004d08 <nan+0x8>
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	00000000 	.word	0x00000000
 8004d0c:	7ff80000 	.word	0x7ff80000

08004d10 <__errno>:
 8004d10:	4b01      	ldr	r3, [pc, #4]	; (8004d18 <__errno+0x8>)
 8004d12:	6818      	ldr	r0, [r3, #0]
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	20000078 	.word	0x20000078

08004d1c <_sbrk>:
 8004d1c:	4b04      	ldr	r3, [pc, #16]	; (8004d30 <_sbrk+0x14>)
 8004d1e:	6819      	ldr	r1, [r3, #0]
 8004d20:	4602      	mov	r2, r0
 8004d22:	b909      	cbnz	r1, 8004d28 <_sbrk+0xc>
 8004d24:	4903      	ldr	r1, [pc, #12]	; (8004d34 <_sbrk+0x18>)
 8004d26:	6019      	str	r1, [r3, #0]
 8004d28:	6818      	ldr	r0, [r3, #0]
 8004d2a:	4402      	add	r2, r0
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	4770      	bx	lr
 8004d30:	200000e4 	.word	0x200000e4
 8004d34:	20000310 	.word	0x20000310

08004d38 <_init>:
 8004d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d3a:	bf00      	nop
 8004d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d3e:	bc08      	pop	{r3}
 8004d40:	469e      	mov	lr, r3
 8004d42:	4770      	bx	lr

08004d44 <_fini>:
 8004d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d46:	bf00      	nop
 8004d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d4a:	bc08      	pop	{r3}
 8004d4c:	469e      	mov	lr, r3
 8004d4e:	4770      	bx	lr
