<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 262144 has been inferred" OldID="for.body6.load.6," ID="dataseq" BundleName="gmem0" VarName="data" LoopLoc="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27:22" LoopName="VITIS_LOOP_27_1" ParentFunc="hyst" Length="262144" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 262144 has been inferred" OldID="for.inc.store.5," ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27:22" LoopName="VITIS_LOOP_27_1" ParentFunc="hyst" Length="262144" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 262144 x 8bit words has been widened by 64: 4096 x 512bit words" OldID="outseq," ID="wseq" BundleName="gmem1" VarName="out" LoopLoc="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="hyst" Length="4096" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 262144 x 8bit words has been widened by 64: 4096 x 512bit words" OldID="dataseq," ID="wseq8" BundleName="gmem0" VarName="data" LoopLoc="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="hyst" Length="4096" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 4096 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="4096" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4096 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="4096" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

