

================================================================
== Vitis HLS Report for 'init_block_AB_proc32_Pipeline_init_block_AB'
================================================================
* Date:           Thu Sep  7 08:25:58 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |      768|      768|         2|          1|          1|   768|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_11, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_10, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_9, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_8, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_7, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_6, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_5, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_4, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_3, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_2, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_1, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_0, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_01, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_12, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_23, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_34, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_45, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_56, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_67, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_78, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_89, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_910, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_1011, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_1112, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_013, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_114, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_215, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_316, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_417, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_518, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_619, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_720, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_821, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_922, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_1023, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_1124, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sub_ln174_i_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %sub_ln174_i"   --->   Operation 42 'read' 'sub_ln174_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond21.i.i.i.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%k_28 = load i10 %k" [gemm_systolic_array.cpp:163]   --->   Operation 45 'load' 'k_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.77ns)   --->   "%icmp_ln163 = icmp_eq  i10 %k_28, i10 768" [gemm_systolic_array.cpp:163]   --->   Operation 46 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln163 = add i10 %k_28, i10 1" [gemm_systolic_array.cpp:163]   --->   Operation 48 'add' 'add_ln163' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %for.inc45.i.i.i.i, void %init_block_AB_proc32.exit.exitStub" [gemm_systolic_array.cpp:163]   --->   Operation 49 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i10 %k_28" [gemm_systolic_array.cpp:163]   --->   Operation 50 'zext' 'zext_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i10 %k_28" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'zext' 'zext_ln174' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.94ns)   --->   "%add_ln174 = add i15 %sub_ln174_i_read, i15 %zext_ln174" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'add' 'add_ln174' <Predicate = (!icmp_ln163)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i15 %add_ln174" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'zext' 'zext_ln174_4' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v330_0_addr = getelementptr i8 %v330_0, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'getelementptr' 'v330_0_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v330_1_addr = getelementptr i8 %v330_1, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'getelementptr' 'v330_1_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v330_2_addr = getelementptr i8 %v330_2, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'getelementptr' 'v330_2_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v330_3_addr = getelementptr i8 %v330_3, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'getelementptr' 'v330_3_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v330_4_addr = getelementptr i8 %v330_4, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'getelementptr' 'v330_4_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v330_5_addr = getelementptr i8 %v330_5, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'getelementptr' 'v330_5_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%v330_6_addr = getelementptr i8 %v330_6, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'getelementptr' 'v330_6_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v330_7_addr = getelementptr i8 %v330_7, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'getelementptr' 'v330_7_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v330_8_addr = getelementptr i8 %v330_8, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'getelementptr' 'v330_8_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%v330_9_addr = getelementptr i8 %v330_9, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'getelementptr' 'v330_9_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%v330_10_addr = getelementptr i8 %v330_10, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'getelementptr' 'v330_10_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%v330_11_addr = getelementptr i8 %v330_11, i64 0, i64 %zext_ln174_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'getelementptr' 'v330_11_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i8 %A_0, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 66 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%A_0_load = load i10 %A_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'load' 'A_0_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i8 %A_1, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 68 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%A_1_load = load i10 %A_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'load' 'A_1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i8 %A_2, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 70 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%A_2_load = load i10 %A_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'load' 'A_2_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i8 %A_3, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 72 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%A_3_load = load i10 %A_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'load' 'A_3_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i8 %A_4, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 74 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%A_4_load = load i10 %A_4_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'load' 'A_4_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i8 %A_5, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 76 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%A_5_load = load i10 %A_5_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'load' 'A_5_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i8 %A_6, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 78 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%A_6_load = load i10 %A_6_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'load' 'A_6_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i8 %A_7, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 80 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%A_7_load = load i10 %A_7_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'load' 'A_7_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i8 %A_8, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 82 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%A_8_load = load i10 %A_8_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'load' 'A_8_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i8 %A_9, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 84 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%A_9_load = load i10 %A_9_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'load' 'A_9_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i8 %A_10, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 86 'getelementptr' 'A_10_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%A_10_load = load i10 %A_10_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'load' 'A_10_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i8 %A_11, i64 0, i64 %zext_ln163" [gemm_systolic_array.cpp:166]   --->   Operation 88 'getelementptr' 'A_11_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%A_11_load = load i10 %A_11_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'load' 'A_11_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%v330_0_load = load i15 %v330_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'load' 'v330_0_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%v330_1_load = load i15 %v330_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'load' 'v330_1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%v330_2_load = load i15 %v330_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'load' 'v330_2_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%v330_3_load = load i15 %v330_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'load' 'v330_3_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%v330_4_load = load i15 %v330_4_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'load' 'v330_4_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%v330_5_load = load i15 %v330_5_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'load' 'v330_5_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 96 [2/2] (3.25ns)   --->   "%v330_6_load = load i15 %v330_6_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'load' 'v330_6_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%v330_7_load = load i15 %v330_7_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'load' 'v330_7_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 98 [2/2] (3.25ns)   --->   "%v330_8_load = load i15 %v330_8_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'load' 'v330_8_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%v330_9_load = load i15 %v330_9_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'v330_9_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%v330_10_load = load i15 %v330_10_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'load' 'v330_10_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%v330_11_load = load i15 %v330_11_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'load' 'v330_11_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln163 = store i10 %add_ln163, i10 %k" [gemm_systolic_array.cpp:163]   --->   Operation 102 'store' 'store_ln163' <Predicate = (!icmp_ln163)> <Delay = 1.58>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln164 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [gemm_systolic_array.cpp:164]   --->   Operation 103 'specpipeline' 'specpipeline_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [gemm_systolic_array.cpp:165]   --->   Operation 104 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%A_0_load = load i10 %A_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 106 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_01, i8 %A_0_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%A_1_load = load i10 %A_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 108 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_12, i8 %A_1_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%A_2_load = load i10 %A_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 110 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_23, i8 %A_2_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/2] (3.25ns)   --->   "%A_3_load = load i10 %A_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 112 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_34, i8 %A_3_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%A_4_load = load i10 %A_4_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 114 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_45, i8 %A_4_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%A_5_load = load i10 %A_5_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 116 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_56, i8 %A_5_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%A_6_load = load i10 %A_6_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 118 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_67, i8 %A_6_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%A_7_load = load i10 %A_7_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 120 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_78, i8 %A_7_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%A_8_load = load i10 %A_8_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'load' 'A_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 122 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_89, i8 %A_8_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 123 [1/2] (3.25ns)   --->   "%A_9_load = load i10 %A_9_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'load' 'A_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 124 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_910, i8 %A_9_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 125 [1/2] (3.25ns)   --->   "%A_10_load = load i10 %A_10_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'load' 'A_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 126 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_1011, i8 %A_10_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%A_11_load = load i10 %A_11_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'load' 'A_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 128 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_A_loader_1112, i8 %A_11_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/2] (3.25ns)   --->   "%v330_0_load = load i15 %v330_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'load' 'v330_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 130 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_013, i8 %v330_0_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 131 [1/2] (3.25ns)   --->   "%v330_1_load = load i15 %v330_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 131 'load' 'v330_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 132 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_114, i8 %v330_1_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 133 [1/2] (3.25ns)   --->   "%v330_2_load = load i15 %v330_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 133 'load' 'v330_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 134 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_215, i8 %v330_2_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 134 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 135 [1/2] (3.25ns)   --->   "%v330_3_load = load i15 %v330_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'load' 'v330_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 136 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_316, i8 %v330_3_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 137 [1/2] (3.25ns)   --->   "%v330_4_load = load i15 %v330_4_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'load' 'v330_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 138 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_417, i8 %v330_4_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 139 [1/2] (3.25ns)   --->   "%v330_5_load = load i15 %v330_5_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'load' 'v330_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 140 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_518, i8 %v330_5_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 141 [1/2] (3.25ns)   --->   "%v330_6_load = load i15 %v330_6_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'load' 'v330_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 142 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_619, i8 %v330_6_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 143 [1/2] (3.25ns)   --->   "%v330_7_load = load i15 %v330_7_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'load' 'v330_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 144 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_720, i8 %v330_7_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 145 [1/2] (3.25ns)   --->   "%v330_8_load = load i15 %v330_8_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'load' 'v330_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 146 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_821, i8 %v330_8_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 147 [1/2] (3.25ns)   --->   "%v330_9_load = load i15 %v330_9_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'load' 'v330_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 148 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_922, i8 %v330_9_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 148 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 149 [1/2] (3.25ns)   --->   "%v330_10_load = load i15 %v330_10_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 149 'load' 'v330_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 150 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_1023, i8 %v330_10_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 151 [1/2] (3.25ns)   --->   "%v330_11_load = load i15 %v330_11_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'load' 'v330_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24576> <RAM>
ST_2 : Operation 152 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %block_B_loader_1124, i8 %v330_11_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.cond21.i.i.i.i" [gemm_systolic_array.cpp:163]   --->   Operation 153 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln174_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v330_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v330_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_56]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_67]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_78]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_89]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_910]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_1011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_1112]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_013]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_215]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_316]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_417]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_518]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_619]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_720]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_821]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_922]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_1023]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_1124]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
sub_ln174_i_read   (read             ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
k_28               (load             ) [ 000]
icmp_ln163         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln163          (add              ) [ 000]
br_ln163           (br               ) [ 000]
zext_ln163         (zext             ) [ 000]
zext_ln174         (zext             ) [ 000]
add_ln174          (add              ) [ 000]
zext_ln174_4       (zext             ) [ 000]
v330_0_addr        (getelementptr    ) [ 011]
v330_1_addr        (getelementptr    ) [ 011]
v330_2_addr        (getelementptr    ) [ 011]
v330_3_addr        (getelementptr    ) [ 011]
v330_4_addr        (getelementptr    ) [ 011]
v330_5_addr        (getelementptr    ) [ 011]
v330_6_addr        (getelementptr    ) [ 011]
v330_7_addr        (getelementptr    ) [ 011]
v330_8_addr        (getelementptr    ) [ 011]
v330_9_addr        (getelementptr    ) [ 011]
v330_10_addr       (getelementptr    ) [ 011]
v330_11_addr       (getelementptr    ) [ 011]
A_0_addr           (getelementptr    ) [ 011]
A_1_addr           (getelementptr    ) [ 011]
A_2_addr           (getelementptr    ) [ 011]
A_3_addr           (getelementptr    ) [ 011]
A_4_addr           (getelementptr    ) [ 011]
A_5_addr           (getelementptr    ) [ 011]
A_6_addr           (getelementptr    ) [ 011]
A_7_addr           (getelementptr    ) [ 011]
A_8_addr           (getelementptr    ) [ 011]
A_9_addr           (getelementptr    ) [ 011]
A_10_addr          (getelementptr    ) [ 011]
A_11_addr          (getelementptr    ) [ 011]
store_ln163        (store            ) [ 000]
specpipeline_ln164 (specpipeline     ) [ 000]
specloopname_ln165 (specloopname     ) [ 000]
A_0_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_1_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_2_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_3_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_4_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_5_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_6_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_7_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_8_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_9_load           (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_10_load          (load             ) [ 000]
write_ln174        (write            ) [ 000]
A_11_load          (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_0_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_1_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_2_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_3_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_4_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_5_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_6_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_7_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_8_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_9_load        (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_10_load       (load             ) [ 000]
write_ln174        (write            ) [ 000]
v330_11_load       (load             ) [ 000]
write_ln174        (write            ) [ 000]
br_ln163           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln174_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln174_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v330_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v330_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v330_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v330_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v330_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v330_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v330_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v330_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v330_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v330_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v330_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v330_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v330_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="block_A_loader_01">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_01"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="block_A_loader_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="A_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="block_A_loader_23">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="A_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="block_A_loader_34">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_34"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="A_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="block_A_loader_45">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_45"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="A_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="block_A_loader_56">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_56"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="A_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="block_A_loader_67">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_67"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="A_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="block_A_loader_78">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_78"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="A_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="block_A_loader_89">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_89"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="A_9">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="block_A_loader_910">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_910"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="A_10">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="block_A_loader_1011">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1011"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="A_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="block_A_loader_1112">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1112"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="block_B_loader_013">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_013"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="block_B_loader_114">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_114"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="block_B_loader_215">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_215"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="block_B_loader_316">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_316"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="block_B_loader_417">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_417"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="block_B_loader_518">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_518"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="block_B_loader_619">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_619"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="block_B_loader_720">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_720"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="block_B_loader_821">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_821"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="block_B_loader_922">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_922"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="block_B_loader_1023">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1023"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="block_B_loader_1124">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1124"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="k_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sub_ln174_i_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="0"/>
<pin id="140" dir="0" index="1" bw="15" slack="0"/>
<pin id="141" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln174_i_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln174_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln174_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln174_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln174_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln174_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln174_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln174_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln174_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln174_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln174_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln174_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln174_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln174_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln174_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln174_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln174_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln174_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln174_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="0" index="2" bw="8" slack="0"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln174_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="write_ln174_write_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln174_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="write_ln174_write_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="write_ln174_write_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="write_ln174_write_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="0"/>
<pin id="309" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="v330_0_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="15" slack="0"/>
<pin id="316" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_0_addr/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="v330_1_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="15" slack="0"/>
<pin id="323" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_1_addr/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="v330_2_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="15" slack="0"/>
<pin id="330" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_2_addr/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="v330_3_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="15" slack="0"/>
<pin id="337" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_3_addr/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="v330_4_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="15" slack="0"/>
<pin id="344" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_4_addr/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="v330_5_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="15" slack="0"/>
<pin id="351" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_5_addr/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="v330_6_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="15" slack="0"/>
<pin id="358" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_6_addr/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="v330_7_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="15" slack="0"/>
<pin id="365" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_7_addr/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="v330_8_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="15" slack="0"/>
<pin id="372" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_8_addr/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="v330_9_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="15" slack="0"/>
<pin id="379" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_9_addr/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="v330_10_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="15" slack="0"/>
<pin id="386" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_10_addr/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="v330_11_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="15" slack="0"/>
<pin id="393" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v330_11_addr/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="A_0_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="10" slack="0"/>
<pin id="400" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="A_1_addr_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="10" slack="0"/>
<pin id="414" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="A_2_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="10" slack="0"/>
<pin id="428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="A_3_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="10" slack="0"/>
<pin id="442" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="A_4_addr_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="10" slack="0"/>
<pin id="456" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_access_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_4_load/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="A_5_addr_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="10" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_5_load/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="A_6_addr_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="10" slack="0"/>
<pin id="484" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_access_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_6_load/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="A_7_addr_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="10" slack="0"/>
<pin id="498" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_access_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_7_load/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="A_8_addr_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="10" slack="0"/>
<pin id="512" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_8_addr/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_access_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_8_load/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="A_9_addr_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="10" slack="0"/>
<pin id="526" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_9_addr/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_9_load/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="A_10_addr_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="10" slack="0"/>
<pin id="540" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_10_addr/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_access_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_10_load/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="A_11_addr_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="10" slack="0"/>
<pin id="554" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_11_addr/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_access_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_11_load/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_access_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="15" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="567" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_0_load/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_access_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="15" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_1_load/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_access_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_2_load/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_access_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="15" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_3_load/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="15" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_4_load/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_access_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="15" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_5_load/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_access_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="15" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="610" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_6_load/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_access_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="15" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_7_load/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_access_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="15" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="623" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="624" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_8_load/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_access_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="15" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="630" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_9_load/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_access_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="15" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="638" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_10_load/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_access_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="15" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="644" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="645" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v330_11_load/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln0_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="10" slack="0"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="k_28_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_28/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln163_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="0"/>
<pin id="658" dir="0" index="1" bw="9" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln163_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln163_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln174_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln174_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="15" slack="0"/>
<pin id="690" dir="0" index="1" bw="10" slack="0"/>
<pin id="691" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln174_4_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="15" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_4/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="store_ln163_store_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="0"/>
<pin id="712" dir="0" index="1" bw="10" slack="0"/>
<pin id="713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="715" class="1005" name="k_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="0"/>
<pin id="717" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="725" class="1005" name="v330_0_addr_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="15" slack="1"/>
<pin id="727" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_0_addr "/>
</bind>
</comp>

<comp id="730" class="1005" name="v330_1_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="15" slack="1"/>
<pin id="732" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_1_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="v330_2_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="15" slack="1"/>
<pin id="737" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_2_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="v330_3_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="15" slack="1"/>
<pin id="742" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_3_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="v330_4_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="15" slack="1"/>
<pin id="747" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_4_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="v330_5_addr_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="15" slack="1"/>
<pin id="752" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_5_addr "/>
</bind>
</comp>

<comp id="755" class="1005" name="v330_6_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="15" slack="1"/>
<pin id="757" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_6_addr "/>
</bind>
</comp>

<comp id="760" class="1005" name="v330_7_addr_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="15" slack="1"/>
<pin id="762" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_7_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="v330_8_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="15" slack="1"/>
<pin id="767" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_8_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="v330_9_addr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="15" slack="1"/>
<pin id="772" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_9_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="v330_10_addr_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="15" slack="1"/>
<pin id="777" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_10_addr "/>
</bind>
</comp>

<comp id="780" class="1005" name="v330_11_addr_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="15" slack="1"/>
<pin id="782" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="v330_11_addr "/>
</bind>
</comp>

<comp id="785" class="1005" name="A_0_addr_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="1"/>
<pin id="787" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="790" class="1005" name="A_1_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="1"/>
<pin id="792" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="A_2_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="1"/>
<pin id="797" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="800" class="1005" name="A_3_addr_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="1"/>
<pin id="802" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="805" class="1005" name="A_4_addr_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="1"/>
<pin id="807" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_4_addr "/>
</bind>
</comp>

<comp id="810" class="1005" name="A_5_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="10" slack="1"/>
<pin id="812" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_5_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="A_6_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="1"/>
<pin id="817" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_6_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="A_7_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="1"/>
<pin id="822" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_7_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="A_8_addr_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="10" slack="1"/>
<pin id="827" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_8_addr "/>
</bind>
</comp>

<comp id="830" class="1005" name="A_9_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="1"/>
<pin id="832" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_9_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="A_10_addr_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="1"/>
<pin id="837" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_10_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="A_11_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="1"/>
<pin id="842" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_11_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="98" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="112" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="132" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="132" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="132" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="132" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="132" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="132" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="132" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="132" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="132" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="132" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="132" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="132" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="132" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="74" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="132" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="76" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="132" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="78" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="132" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="80" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="132" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="82" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="132" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="84" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="132" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="86" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="132" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="88" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="132" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="90" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="132" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="92" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="132" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="94" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="132" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="96" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="2" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="124" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="4" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="124" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="124" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="8" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="124" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="10" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="124" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="124" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="124" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="16" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="124" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="18" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="124" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="124" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="22" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="124" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="124" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="124" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="403" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="409"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="415"><net_src comp="30" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="124" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="417" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="423"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="34" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="124" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="431" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="437"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="443"><net_src comp="38" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="124" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="445" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="451"><net_src comp="438" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="457"><net_src comp="42" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="124" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="459" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="465"><net_src comp="452" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="471"><net_src comp="46" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="124" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="473" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="479"><net_src comp="466" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="485"><net_src comp="50" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="124" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="487" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="493"><net_src comp="480" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="124" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="501" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="507"><net_src comp="494" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="513"><net_src comp="58" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="124" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="515" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="521"><net_src comp="508" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="527"><net_src comp="62" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="124" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="529" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="535"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="541"><net_src comp="66" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="124" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="543" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="549"><net_src comp="536" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="555"><net_src comp="70" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="124" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="557" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="563"><net_src comp="550" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="569"><net_src comp="564" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="570"><net_src comp="312" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="576"><net_src comp="571" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="577"><net_src comp="319" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="583"><net_src comp="578" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="584"><net_src comp="326" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="590"><net_src comp="585" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="591"><net_src comp="333" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="597"><net_src comp="592" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="598"><net_src comp="340" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="604"><net_src comp="599" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="605"><net_src comp="347" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="611"><net_src comp="606" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="612"><net_src comp="354" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="618"><net_src comp="613" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="619"><net_src comp="361" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="625"><net_src comp="620" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="626"><net_src comp="368" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="632"><net_src comp="627" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="633"><net_src comp="375" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="639"><net_src comp="634" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="640"><net_src comp="382" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="646"><net_src comp="641" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="647"><net_src comp="389" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="652"><net_src comp="114" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="116" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="653" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="122" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="653" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="677"><net_src comp="668" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="679"><net_src comp="668" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="680"><net_src comp="668" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="681"><net_src comp="668" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="682"><net_src comp="668" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="683"><net_src comp="668" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="687"><net_src comp="653" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="138" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="684" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="703"><net_src comp="694" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="704"><net_src comp="694" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="705"><net_src comp="694" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="706"><net_src comp="694" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="707"><net_src comp="694" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="708"><net_src comp="694" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="709"><net_src comp="694" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="714"><net_src comp="662" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="134" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="728"><net_src comp="312" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="733"><net_src comp="319" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="738"><net_src comp="326" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="743"><net_src comp="333" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="748"><net_src comp="340" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="753"><net_src comp="347" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="758"><net_src comp="354" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="763"><net_src comp="361" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="768"><net_src comp="368" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="773"><net_src comp="375" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="778"><net_src comp="382" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="783"><net_src comp="389" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="788"><net_src comp="396" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="793"><net_src comp="410" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="798"><net_src comp="424" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="803"><net_src comp="438" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="808"><net_src comp="452" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="813"><net_src comp="466" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="818"><net_src comp="480" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="823"><net_src comp="494" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="828"><net_src comp="508" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="833"><net_src comp="522" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="838"><net_src comp="536" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="843"><net_src comp="550" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="557" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_A_loader_01 | {2 }
	Port: block_A_loader_12 | {2 }
	Port: block_A_loader_23 | {2 }
	Port: block_A_loader_34 | {2 }
	Port: block_A_loader_45 | {2 }
	Port: block_A_loader_56 | {2 }
	Port: block_A_loader_67 | {2 }
	Port: block_A_loader_78 | {2 }
	Port: block_A_loader_89 | {2 }
	Port: block_A_loader_910 | {2 }
	Port: block_A_loader_1011 | {2 }
	Port: block_A_loader_1112 | {2 }
	Port: block_B_loader_013 | {2 }
	Port: block_B_loader_114 | {2 }
	Port: block_B_loader_215 | {2 }
	Port: block_B_loader_316 | {2 }
	Port: block_B_loader_417 | {2 }
	Port: block_B_loader_518 | {2 }
	Port: block_B_loader_619 | {2 }
	Port: block_B_loader_720 | {2 }
	Port: block_B_loader_821 | {2 }
	Port: block_B_loader_922 | {2 }
	Port: block_B_loader_1023 | {2 }
	Port: block_B_loader_1124 | {2 }
 - Input state : 
	Port: init_block_AB_proc32_Pipeline_init_block_AB : sub_ln174_i | {1 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_0 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_1 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_2 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_3 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_4 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_5 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_6 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_7 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_8 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_9 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_10 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : v330_11 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_0 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_1 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_2 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_3 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_4 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_5 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_6 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_7 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_8 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_9 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_10 | {1 2 }
	Port: init_block_AB_proc32_Pipeline_init_block_AB : A_11 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_28 : 1
		icmp_ln163 : 2
		add_ln163 : 2
		br_ln163 : 3
		zext_ln163 : 2
		zext_ln174 : 2
		add_ln174 : 3
		zext_ln174_4 : 4
		v330_0_addr : 5
		v330_1_addr : 5
		v330_2_addr : 5
		v330_3_addr : 5
		v330_4_addr : 5
		v330_5_addr : 5
		v330_6_addr : 5
		v330_7_addr : 5
		v330_8_addr : 5
		v330_9_addr : 5
		v330_10_addr : 5
		v330_11_addr : 5
		A_0_addr : 3
		A_0_load : 4
		A_1_addr : 3
		A_1_load : 4
		A_2_addr : 3
		A_2_load : 4
		A_3_addr : 3
		A_3_load : 4
		A_4_addr : 3
		A_4_load : 4
		A_5_addr : 3
		A_5_load : 4
		A_6_addr : 3
		A_6_load : 4
		A_7_addr : 3
		A_7_load : 4
		A_8_addr : 3
		A_8_load : 4
		A_9_addr : 3
		A_9_load : 4
		A_10_addr : 3
		A_10_load : 4
		A_11_addr : 3
		A_11_load : 4
		v330_0_load : 6
		v330_1_load : 6
		v330_2_load : 6
		v330_3_load : 6
		v330_4_load : 6
		v330_5_load : 6
		v330_6_load : 6
		v330_7_load : 6
		v330_8_load : 6
		v330_9_load : 6
		v330_10_load : 6
		v330_11_load : 6
		store_ln163 : 3
	State 2
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln163_fu_662       |    0    |    13   |
|          |       add_ln174_fu_688       |    0    |    20   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln163_fu_656      |    0    |    11   |
|----------|------------------------------|---------|---------|
|   read   | sub_ln174_i_read_read_fu_138 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   write_ln174_write_fu_144   |    0    |    0    |
|          |   write_ln174_write_fu_151   |    0    |    0    |
|          |   write_ln174_write_fu_158   |    0    |    0    |
|          |   write_ln174_write_fu_165   |    0    |    0    |
|          |   write_ln174_write_fu_172   |    0    |    0    |
|          |   write_ln174_write_fu_179   |    0    |    0    |
|          |   write_ln174_write_fu_186   |    0    |    0    |
|          |   write_ln174_write_fu_193   |    0    |    0    |
|          |   write_ln174_write_fu_200   |    0    |    0    |
|          |   write_ln174_write_fu_207   |    0    |    0    |
|          |   write_ln174_write_fu_214   |    0    |    0    |
|   write  |   write_ln174_write_fu_221   |    0    |    0    |
|          |   write_ln174_write_fu_228   |    0    |    0    |
|          |   write_ln174_write_fu_235   |    0    |    0    |
|          |   write_ln174_write_fu_242   |    0    |    0    |
|          |   write_ln174_write_fu_249   |    0    |    0    |
|          |   write_ln174_write_fu_256   |    0    |    0    |
|          |   write_ln174_write_fu_263   |    0    |    0    |
|          |   write_ln174_write_fu_270   |    0    |    0    |
|          |   write_ln174_write_fu_277   |    0    |    0    |
|          |   write_ln174_write_fu_284   |    0    |    0    |
|          |   write_ln174_write_fu_291   |    0    |    0    |
|          |   write_ln174_write_fu_298   |    0    |    0    |
|          |   write_ln174_write_fu_305   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln163_fu_668      |    0    |    0    |
|   zext   |       zext_ln174_fu_684      |    0    |    0    |
|          |      zext_ln174_4_fu_694     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    44   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_0_addr_reg_785  |   10   |
|  A_10_addr_reg_835 |   10   |
|  A_11_addr_reg_840 |   10   |
|  A_1_addr_reg_790  |   10   |
|  A_2_addr_reg_795  |   10   |
|  A_3_addr_reg_800  |   10   |
|  A_4_addr_reg_805  |   10   |
|  A_5_addr_reg_810  |   10   |
|  A_6_addr_reg_815  |   10   |
|  A_7_addr_reg_820  |   10   |
|  A_8_addr_reg_825  |   10   |
|  A_9_addr_reg_830  |   10   |
|      k_reg_715     |   10   |
| v330_0_addr_reg_725|   15   |
|v330_10_addr_reg_775|   15   |
|v330_11_addr_reg_780|   15   |
| v330_1_addr_reg_730|   15   |
| v330_2_addr_reg_735|   15   |
| v330_3_addr_reg_740|   15   |
| v330_4_addr_reg_745|   15   |
| v330_5_addr_reg_750|   15   |
| v330_6_addr_reg_755|   15   |
| v330_7_addr_reg_760|   15   |
| v330_8_addr_reg_765|   15   |
| v330_9_addr_reg_770|   15   |
+--------------------+--------+
|        Total       |   310  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_403 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_417 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_431 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_445 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_459 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_473 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_487 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_501 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_515 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_529 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_543 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_557 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_564 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_571 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_578 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_585 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_592 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_599 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_606 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_613 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_620 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_627 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_634 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_641 |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   600  ||  38.112 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   38   |    -   |   216  |
|  Register |    -   |   310  |    -   |
+-----------+--------+--------+--------+
|   Total   |   38   |   310  |   260  |
+-----------+--------+--------+--------+
