Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "nes_controller_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Users\superman\Desktop\427\SpaceInvaderTestHW2\pcores\" "C:\EE427\Atlys_BSB_Support_v_3_4\Atlys_AXI_BSB_Support\lib\Digilent\pcores\" "C:\Xilinx\13.4\ISE_DS\edk_user_repository\MyProcessorIPLib\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/nes_controller_0_wrapper.ngc"

---- Source Options
Top Module Name                    : nes_controller_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" into library nes_controller_v1_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
Parsing VHDL file "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/nes_controller.vhd" into library nes_controller_v1_00_a
Parsing entity <nes_controller>.
Parsing architecture <IMP> of entity <nes_controller>.
Parsing VHDL file "C:\Users\superman\Desktop\427\SpaceInvaderTestHW2\hdl\nes_controller_0_wrapper.vhd" into library work
Parsing entity <nes_controller_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <nes_controller_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <nes_controller_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <nes_controller> (architecture <IMP>) with generics from library <nes_controller_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 412. Case statement is complete. others clause is never selected

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <nes_controller_v1_00_a>.
<<<<<<< HEAD
WARNING:HDLCompiler:1127 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 178: Assignment to slv_reg_write_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 180: Assignment to slv_write_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 181: Assignment to slv_read_ack ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 212: sample_counter_next should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220: pulse_counter_next should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223: latch_en should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 228: nes_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230: button_cycle should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233: pulse_counter_next should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236: button_cycle should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 243: pulse_en should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 248: pulse_en should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 253: nes_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 255: button_cycle should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 257: pulse_counter_next should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 265: Assignment to slv_ip2bus_data ignored, since the identifier is never used
=======
WARNING:HDLCompiler:1127 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191: Assignment to slv_reg_write_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 193: Assignment to slv_write_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194: Assignment to slv_read_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 222: Assignment to slv_ip2bus_data ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 352. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:/Users/superman/Desktop/427/SpaceInvaderTestHW2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 161: Net <slv_reg0[31]> does not have a driver.
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <nes_controller_0_wrapper>.
    Related source file is "c:/users/superman/desktop/427/spaceinvadertesthw2/hdl/nes_controller_0_wrapper.vhd".
    Summary:
	no macro.
Unit <nes_controller_0_wrapper> synthesized.

Synthesizing Unit <nes_controller>.
    Related source file is "c:/users/superman/desktop/427/spaceinvadertesthw2/pcores/nes_controller_v1_00_a/hdl/vhdl/nes_controller.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "01111000101000000000000000000000"
        C_HIGHADDR = "01111000101000001111111111111111"
        C_FAMILY = "spartan6"
        C_NUM_REG = 1
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
<<<<<<< HEAD
INFO:Xst:3210 - "c:/users/superman/desktop/427/spaceinvadertesthw2/pcores/nes_controller_v1_00_a/hdl/vhdl/nes_controller.vhd" line 245: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/desktop/427/spaceinvadertesthw2/pcores/nes_controller_v1_00_a/hdl/vhdl/nes_controller.vhd" line 245: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/desktop/427/spaceinvadertesthw2/pcores/nes_controller_v1_00_a/hdl/vhdl/nes_controller.vhd" line 245: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
=======
INFO:Xst:3210 - "c:/users/superman/desktop/427/spaceinvadertesthw2/pcores/nes_controller_v1_00_a/hdl/vhdl/nes_controller.vhd" line 243: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/desktop/427/spaceinvadertesthw2/pcores/nes_controller_v1_00_a/hdl/vhdl/nes_controller.vhd" line 243: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/superman/desktop/427/spaceinvadertesthw2/pcores/nes_controller_v1_00_a/hdl/vhdl/nes_controller.vhd" line 243: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c
    Summary:
	no macro.
Unit <nes_controller> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111000101000000000000000000000","0000000000000000000000000000000001111000101000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111000101000000000000000000000","0000000000000000000000000000000001111000101000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 336: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_14_o_add_31_OUT> created at line 502.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111000101000000000000000000000","0000000000000000000000000000000001111000101000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "c:/users/superman/desktop/427/spaceinvadertesthw2/pcores/nes_controller_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_REG = 1
        C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <Bus2IP_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
<<<<<<< HEAD
WARNING:Xst:647 - Input <NES_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <IP2Bus_Data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IP2Bus_RdAck> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IP2Bus_WrAck> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IP2Bus_Error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 21-bit register for signal <sample_counter>.
    Found 10-bit register for signal <pulse_counter>.
    Found 5-bit register for signal <current_state>.
    Found 21-bit adder for signal <sample_counter_next[20]_GND_16_o_add_8_OUT> created at line 212.
    Found 5-bit adder for signal <button_cycle[4]_GND_16_o_add_29_OUT> created at line 255.
    Found 10-bit adder for signal <pulse_counter_next[9]_GND_16_o_add_30_OUT> created at line 257.
    Found 1-bit 4-to-1 multiplexer for signal <_n0223> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0226> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0229> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0232> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0235> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0238> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0241> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0244> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0247> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0250> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0253> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <_n0256> created at line 204.
WARNING:Xst:737 - Found 1-bit latch for signal <NES_interrupt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <latch_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_counter_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_counter_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <button_cycle<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <button_cycle<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <button_cycle<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <button_cycle<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <button_cycle<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pulse_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred  44 Latch(s).
	inferred  59 Multiplexer(s).
=======
WARNING:Xst:653 - Signal <IP2Bus_Data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'slv_reg0<31:8>', unconnected in block 'user_logic', is tied to its initial value (000000000000000000000000).
WARNING:Xst:653 - Signal <IP2Bus_RdAck> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IP2Bus_WrAck> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IP2Bus_Error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <prev_reg>.
    Found 1-bit register for signal <NES_interrupt>.
    Found 5-bit register for signal <current_state>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 36                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Resetn_INV_6_o (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <slv_reg0<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_reg0<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_reg0<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_reg0<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_reg0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_reg0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_reg0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slv_reg0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator not equal for signal <prev_reg[31]_slv_reg0[31]_equal_1_o> created at line 208
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c
Unit <user_logic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
<<<<<<< HEAD
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 21-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 6
 10-bit register                                       : 1
 2-bit register                                        : 2
 21-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Latches                                              : 44
 1-bit latch                                           : 44
# Multiplexers                                         : 61
 1-bit 2-to-1 multiplexer                              : 43
 1-bit 4-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 3
 21-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
=======
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 7
 2-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 2
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
<<<<<<< HEAD
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 21-bit adder                                          : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Multiplexers                                         : 61
 1-bit 2-to-1 multiplexer                              : 43
 1-bit 4-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 3
 21-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
=======
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Comparators                                          : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 2
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
<<<<<<< HEAD
=======
WARNING:Xst:1293 - FF/Latch <prev_reg_31> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_30> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_29> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_28> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_27> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_26> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_25> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_24> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_23> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_22> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_21> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_20> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_19> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_18> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_17> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_16> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_15> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_14> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_13> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_12> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_11> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_10> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_9> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_reg_8> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c
INFO:Xst:2261 - The FF/Latch <I_DECODER/ce_out_i_0> in Unit <slave_attachment> is equivalent to the following FF/Latch, which will be removed : <I_DECODER/cs_out_i_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
<<<<<<< HEAD
WARNING:Xst:1293 - FF/Latch <next_state_2> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_4> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_3> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_2> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_3> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <current_state_4> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
=======
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <nes_controller_0/USER_LOGIC_I/FSM_1> on signal <current_state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
-------------------
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c

Optimizing unit <nes_controller_0_wrapper> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <user_logic> ...
WARNING:Xst:1293 - FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17> has a constant value of 0 in block <nes_controller_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> of sequential type is unconnected in block <nes_controller_0_wrapper>.
WARNING:Xst:2677 - Node <nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> of sequential type is unconnected in block <nes_controller_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block nes_controller_0_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
<<<<<<< HEAD
# Registers                                            : 42
 Flip-Flops                                            : 42
=======
# Registers                                            : 23
 Flip-Flops                                            : 23
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : nes_controller_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
<<<<<<< HEAD
# BELS                             : 147
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 20
#      LUT2                        : 30
#      LUT3                        : 6
#      LUT4                        : 5
#      LUT5                        : 10
#      LUT6                        : 29
#      MUXCY                       : 20
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 83
#      FDR                         : 42
#      LD                          : 30
#      LDC                         : 1
#      LDE_1                       : 10
# Clock Buffers                    : 1
#      BUFG                        : 1
=======
# BELS                             : 32
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 3
#      LUT5                        : 13
#      LUT6                        : 10
# FlipFlops/Latches                : 31
#      FD                          : 5
#      FDR                         : 18
#      LD                          : 8
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
<<<<<<< HEAD
 Number of Slice Registers:              83  out of  54576     0%  
 Number of Slice LUTs:                  103  out of  27288     0%  
    Number used as Logic:               103  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    125
   Number with an unused Flip Flop:      42  out of    125    33%  
   Number with an unused LUT:            22  out of    125    17%  
   Number of fully used LUT-FF pairs:    61  out of    125    48%  
=======
 Number of Slice Registers:              31  out of  54576     0%  
 Number of Slice LUTs:                   31  out of  27288     0%  
    Number used as Logic:                31  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     44
   Number with an unused Flip Flop:      13  out of     44    29%  
   Number with an unused LUT:            13  out of     44    29%  
   Number of fully used LUT-FF pairs:    18  out of     44    40%  
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                         152
 Number of bonded IOBs:                   0  out of    218     0%  

Specific Feature Utilization:
<<<<<<< HEAD
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
=======
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
<<<<<<< HEAD
------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                              | Clock buffer(FF name)                                                   | Load  |
------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
S_AXI_ACLK                                                                                                                                | NONE(nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)| 42    |
nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o(nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o1:O)                   | NONE(*)(nes_controller_0/USER_LOGIC_I/button_cycle_0)                   | 5     |
nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o(nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o<4>1:O)| BUFG(*)(nes_controller_0/USER_LOGIC_I/sample_counter_next_0)            | 31    |
nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_241_o(nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_241_o1:O)                   | NONE(*)(nes_controller_0/USER_LOGIC_I/pulse_en)                         | 1     |
nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_334_o(nes_controller_0/USER_LOGIC_I/Mmux_GND_16_o_PWR_16_o_MUX_334_o11:O)             | NONE(*)(nes_controller_0/USER_LOGIC_I/next_state_0)                     | 2     |
nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_304_o(nes_controller_0/USER_LOGIC_I/Mmux_GND_16_o_PWR_16_o_MUX_304_o11:O)             | NONE(*)(nes_controller_0/USER_LOGIC_I/latch_en)                         | 1     |
nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_75_o(nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_75_o1:O)                     | NONE(*)(nes_controller_0/USER_LOGIC_I/NES_interrupt)                    | 1     |
------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
=======
-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                               | Clock buffer(FF name)                                                   | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
S_AXI_ACLK                                                                                                                                 | NONE(nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)| 23    |
nes_controller_0/USER_LOGIC_I/current_state[4]_PWR_24_o_Mux_49_o(nes_controller_0/USER_LOGIC_I/Mmux_current_state[4]_PWR_24_o_Mux_49_o11:O)| NONE(*)(nes_controller_0/USER_LOGIC_I/slv_reg0_0)                       | 1     |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_23_o_Mux_47_o(nes_controller_0/USER_LOGIC_I/Mmux_current_state[3]_GND_23_o_Mux_47_o11:O)| NONE(*)(nes_controller_0/USER_LOGIC_I/slv_reg0_1)                       | 1     |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_21_o_Mux_43_o(nes_controller_0/USER_LOGIC_I/Mmux_current_state[3]_GND_21_o_Mux_43_o11:O)| NONE(*)(nes_controller_0/USER_LOGIC_I/slv_reg0_3)                       | 1     |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_20_o_Mux_41_o(nes_controller_0/USER_LOGIC_I/Mmux_current_state[3]_GND_20_o_Mux_41_o11:O)| NONE(*)(nes_controller_0/USER_LOGIC_I/slv_reg0_4)                       | 1     |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_22_o_Mux_45_o(nes_controller_0/USER_LOGIC_I/Mmux_current_state[3]_GND_22_o_Mux_45_o11:O)| NONE(*)(nes_controller_0/USER_LOGIC_I/slv_reg0_2)                       | 1     |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_18_o_Mux_37_o(nes_controller_0/USER_LOGIC_I/Mmux_current_state[3]_GND_18_o_Mux_37_o11:O)| NONE(*)(nes_controller_0/USER_LOGIC_I/slv_reg0_6)                       | 1     |
nes_controller_0/USER_LOGIC_I/current_state[3]_NES_clk_Mux_35_o(nes_controller_0/USER_LOGIC_I/Mmux_current_state[3]_NES_clk_Mux_35_o11:O)  | NONE(*)(nes_controller_0/USER_LOGIC_I/slv_reg0_7)                       | 1     |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_19_o_Mux_39_o(nes_controller_0/USER_LOGIC_I/Mmux_current_state[3]_GND_19_o_Mux_39_o11:O)| NONE(*)(nes_controller_0/USER_LOGIC_I/slv_reg0_5)                       | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

<<<<<<< HEAD
   Minimum period: 3.833ns (Maximum Frequency: 260.868MHz)
   Minimum input arrival time before clock: 1.941ns
   Maximum output required time after clock: 0.498ns
=======
   Minimum period: 2.575ns (Maximum Frequency: 388.395MHz)
   Minimum input arrival time before clock: 1.593ns
   Maximum output required time after clock: 0.447ns
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
<<<<<<< HEAD
  Clock period: 3.008ns (frequency: 332.491MHz)
  Total number of paths / destination ports: 42 / 16
-------------------------------------------------------------------------
Delay:               3.008ns (Levels of Logic = 2)
  Source:            nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 (FF)
  Destination:       nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 to nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   1.109  nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 (nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2)
     LUT6:I0->O            1   0.203   0.944  nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1 (nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1)
     LUT6:I0->O            1   0.203   0.000  nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In2 (nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In)
     FDR:D                     0.102          nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
    ----------------------------------------
    Total                      3.008ns (0.955ns logic, 2.053ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o'
  Clock period: 3.833ns (frequency: 260.868MHz)
  Total number of paths / destination ports: 49 / 5
-------------------------------------------------------------------------
Delay:               3.833ns (Levels of Logic = 3)
  Source:            nes_controller_0/USER_LOGIC_I/button_cycle_4 (LATCH)
  Destination:       nes_controller_0/USER_LOGIC_I/button_cycle_4 (LATCH)
  Source Clock:      nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o falling
  Destination Clock: nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o falling

  Data Path: nes_controller_0/USER_LOGIC_I/button_cycle_4 to nes_controller_0/USER_LOGIC_I/button_cycle_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.961  nes_controller_0/USER_LOGIC_I/button_cycle_4 (nes_controller_0/USER_LOGIC_I/button_cycle_4)
     LUT5:I0->O           16   0.203   1.005  nes_controller_0/USER_LOGIC_I/GND_16_o_button_cycle[4]_equal_26_o<4>1 (nes_controller_0/USER_LOGIC_I/GND_16_o_button_cycle[4]_equal_26_o)
     LUT6:I5->O            2   0.205   0.721  nes_controller_0/USER_LOGIC_I/Mmux_button_cycle[4]_button_cycle[4]_MUX_602_o1131 (nes_controller_0/USER_LOGIC_I/Mmux_button_cycle[4]_button_cycle[4]_MUX_602_o113)
     LUT6:I4->O            1   0.203   0.000  nes_controller_0/USER_LOGIC_I/Mmux_button_cycle[4]_button_cycle[4]_MUX_602_o11 (nes_controller_0/USER_LOGIC_I/button_cycle[4]_button_cycle[4]_MUX_602_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/button_cycle_4
    ----------------------------------------
    Total                      3.833ns (1.146ns logic, 2.687ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o'
  Clock period: 3.775ns (frequency: 264.869MHz)
  Total number of paths / destination ports: 386 / 31
-------------------------------------------------------------------------
Delay:               3.775ns (Levels of Logic = 3)
  Source:            nes_controller_0/USER_LOGIC_I/pulse_counter_next_7 (LATCH)
  Destination:       nes_controller_0/USER_LOGIC_I/pulse_counter_next_0 (LATCH)
  Source Clock:      nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o rising
  Destination Clock: nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o rising

  Data Path: nes_controller_0/USER_LOGIC_I/pulse_counter_next_7 to nes_controller_0/USER_LOGIC_I/pulse_counter_next_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            6   0.498   0.973  nes_controller_0/USER_LOGIC_I/pulse_counter_next_7 (nes_controller_0/USER_LOGIC_I/pulse_counter_next_7)
     LUT3:I0->O            2   0.205   0.721  nes_controller_0/USER_LOGIC_I/PWR_16_o_PWR_16_o_mux_21_OUT<0>_SW1 (N14)
     LUT6:I4->O           13   0.203   0.933  nes_controller_0/USER_LOGIC_I/Mmux_button_cycle[4]_button_cycle[4]_MUX_602_o1111 (nes_controller_0/USER_LOGIC_I/Mmux_button_cycle[4]_button_cycle[4]_MUX_602_o111)
     LUT6:I5->O            1   0.205   0.000  nes_controller_0/USER_LOGIC_I/Mmux__n0229191 (nes_controller_0/USER_LOGIC_I/_n0256)
     LDE_1:D                   0.037          nes_controller_0/USER_LOGIC_I/pulse_counter_next_0
    ----------------------------------------
    Total                      3.775ns (1.148ns logic, 2.627ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_241_o'
  Clock period: 1.459ns (frequency: 685.284MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.459ns (Levels of Logic = 1)
  Source:            nes_controller_0/USER_LOGIC_I/pulse_en (LATCH)
  Destination:       nes_controller_0/USER_LOGIC_I/pulse_en (LATCH)
  Source Clock:      nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_241_o falling
  Destination Clock: nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_241_o falling

  Data Path: nes_controller_0/USER_LOGIC_I/pulse_en to nes_controller_0/USER_LOGIC_I/pulse_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.721  nes_controller_0/USER_LOGIC_I/pulse_en (nes_controller_0/USER_LOGIC_I/pulse_en)
     LUT3:I1->O            1   0.203   0.000  nes_controller_0/USER_LOGIC_I/Mmux_NES_pulse_GND_16_o_MUX_653_o11 (nes_controller_0/USER_LOGIC_I/NES_pulse_GND_16_o_MUX_653_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/pulse_en
    ----------------------------------------
    Total                      1.459ns (0.738ns logic, 0.721ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_334_o'
  Clock period: 2.346ns (frequency: 426.239MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.346ns (Levels of Logic = 2)
  Source:            nes_controller_0/USER_LOGIC_I/next_state_0 (LATCH)
  Destination:       nes_controller_0/USER_LOGIC_I/next_state_0 (LATCH)
  Source Clock:      nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_334_o falling
  Destination Clock: nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_334_o falling

  Data Path: nes_controller_0/USER_LOGIC_I/next_state_0 to nes_controller_0/USER_LOGIC_I/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.721  nes_controller_0/USER_LOGIC_I/next_state_0 (nes_controller_0/USER_LOGIC_I/next_state_0)
     LUT2:I0->O            1   0.203   0.684  nes_controller_0/USER_LOGIC_I/Mmux__n02261_SW0 (N6)
     LUT6:I4->O            1   0.203   0.000  nes_controller_0/USER_LOGIC_I/Mmux__n02261 (nes_controller_0/USER_LOGIC_I/_n0226)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/next_state_0
    ----------------------------------------
    Total                      2.346ns (0.941ns logic, 1.405ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 44 / 38
-------------------------------------------------------------------------
Offset:              1.941ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/sample_counter_20 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_ARESETN to nes_controller_0/USER_LOGIC_I/sample_counter_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O             33   0.206   1.305  nes_controller_0/USER_LOGIC_I/Bus2IP_Resetn_inv1_INV_0 (nes_controller_0/USER_LOGIC_I/Bus2IP_Resetn_inv)
     FDR:R                     0.430          nes_controller_0/USER_LOGIC_I/pulse_counter_0
    ----------------------------------------
    Total                      1.941ns (0.636ns logic, 1.305ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:       S_AXI_ARREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to S_AXI_ARREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.000  nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.498ns (Levels of Logic = 0)
  Source:            nes_controller_0/USER_LOGIC_I/NES_interrupt (LATCH)
  Destination:       NES_interrupt (PAD)
  Source Clock:      nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_75_o falling

  Data Path: nes_controller_0/USER_LOGIC_I/NES_interrupt to NES_interrupt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              0   0.498   0.000  nes_controller_0/USER_LOGIC_I/NES_interrupt (nes_controller_0/USER_LOGIC_I/NES_interrupt)
    ----------------------------------------
    Total                      0.498ns (0.498ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_304_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.498ns (Levels of Logic = 0)
  Source:            nes_controller_0/USER_LOGIC_I/latch_en (LATCH)
  Destination:       NES_latch (PAD)
  Source Clock:      nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_304_o falling

  Data Path: nes_controller_0/USER_LOGIC_I/latch_en to NES_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.000  nes_controller_0/USER_LOGIC_I/latch_en (nes_controller_0/USER_LOGIC_I/latch_en)
    ----------------------------------------
    Total                      0.498ns (0.498ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_241_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.498ns (Levels of Logic = 0)
  Source:            nes_controller_0/USER_LOGIC_I/pulse_en (LATCH)
  Destination:       NES_pulse (PAD)
  Source Clock:      nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_241_o falling

  Data Path: nes_controller_0/USER_LOGIC_I/pulse_en to NES_pulse
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.000  nes_controller_0/USER_LOGIC_I/pulse_en (nes_controller_0/USER_LOGIC_I/pulse_en)
    ----------------------------------------
    Total                      0.498ns (0.498ns logic, 0.000ns route)
=======
  Clock period: 2.575ns (frequency: 388.395MHz)
  Total number of paths / destination ports: 72 / 18
-------------------------------------------------------------------------
Delay:               2.575ns (Levels of Logic = 2)
  Source:            nes_controller_0/USER_LOGIC_I/prev_reg_0 (FF)
  Destination:       nes_controller_0/USER_LOGIC_I/NES_interrupt (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: nes_controller_0/USER_LOGIC_I/prev_reg_0 to nes_controller_0/USER_LOGIC_I/NES_interrupt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.808  nes_controller_0/USER_LOGIC_I/prev_reg_0 (nes_controller_0/USER_LOGIC_I/prev_reg_0)
     LUT6:I3->O            1   0.205   0.808  nes_controller_0/USER_LOGIC_I/prev_reg[31]_INV_8_o3 (nes_controller_0/USER_LOGIC_I/prev_reg[31]_INV_8_o3)
     LUT5:I2->O            1   0.205   0.000  nes_controller_0/USER_LOGIC_I/prev_reg[31]_INV_8_o5 (nes_controller_0/USER_LOGIC_I/prev_reg[31]_INV_8_o)
     FDR:D                     0.102          nes_controller_0/USER_LOGIC_I/NES_interrupt
    ----------------------------------------
    Total                      2.575ns (0.959ns logic, 1.616ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 32 / 24
-------------------------------------------------------------------------
Offset:              1.593ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/current_state_FSM_FFd2 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_ARESETN to nes_controller_0/USER_LOGIC_I/current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O             14   0.206   0.957  nes_controller_0/USER_LOGIC_I/Bus2IP_Resetn_inv1_INV_0 (nes_controller_0/USER_LOGIC_I/Bus2IP_Resetn_inv)
     FDR:R                     0.430          nes_controller_0/USER_LOGIC_I/prev_reg_0
    ----------------------------------------
    Total                      1.593ns (0.636ns logic, 0.957ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nes_controller_0/USER_LOGIC_I/current_state[4]_PWR_24_o_Mux_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 1)
  Source:            NES_data (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/slv_reg0_0 (LATCH)
  Destination Clock: nes_controller_0/USER_LOGIC_I/current_state[4]_PWR_24_o_Mux_49_o falling

  Data Path: NES_data to nes_controller_0/USER_LOGIC_I/slv_reg0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              8   0.206   0.802  nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o1_INV_0 (nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/slv_reg0_0
    ----------------------------------------
    Total                      1.045ns (0.243ns logic, 0.802ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nes_controller_0/USER_LOGIC_I/current_state[3]_GND_23_o_Mux_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 1)
  Source:            NES_data (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/slv_reg0_1 (LATCH)
  Destination Clock: nes_controller_0/USER_LOGIC_I/current_state[3]_GND_23_o_Mux_47_o falling

  Data Path: NES_data to nes_controller_0/USER_LOGIC_I/slv_reg0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              8   0.206   0.802  nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o1_INV_0 (nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/slv_reg0_1
    ----------------------------------------
    Total                      1.045ns (0.243ns logic, 0.802ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nes_controller_0/USER_LOGIC_I/current_state[3]_GND_21_o_Mux_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 1)
  Source:            NES_data (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/slv_reg0_3 (LATCH)
  Destination Clock: nes_controller_0/USER_LOGIC_I/current_state[3]_GND_21_o_Mux_43_o falling

  Data Path: NES_data to nes_controller_0/USER_LOGIC_I/slv_reg0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              8   0.206   0.802  nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o1_INV_0 (nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/slv_reg0_3
    ----------------------------------------
    Total                      1.045ns (0.243ns logic, 0.802ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nes_controller_0/USER_LOGIC_I/current_state[3]_GND_20_o_Mux_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 1)
  Source:            NES_data (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/slv_reg0_4 (LATCH)
  Destination Clock: nes_controller_0/USER_LOGIC_I/current_state[3]_GND_20_o_Mux_41_o falling

  Data Path: NES_data to nes_controller_0/USER_LOGIC_I/slv_reg0_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              8   0.206   0.802  nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o1_INV_0 (nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/slv_reg0_4
    ----------------------------------------
    Total                      1.045ns (0.243ns logic, 0.802ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nes_controller_0/USER_LOGIC_I/current_state[3]_GND_22_o_Mux_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 1)
  Source:            NES_data (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/slv_reg0_2 (LATCH)
  Destination Clock: nes_controller_0/USER_LOGIC_I/current_state[3]_GND_22_o_Mux_45_o falling

  Data Path: NES_data to nes_controller_0/USER_LOGIC_I/slv_reg0_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              8   0.206   0.802  nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o1_INV_0 (nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/slv_reg0_2
    ----------------------------------------
    Total                      1.045ns (0.243ns logic, 0.802ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nes_controller_0/USER_LOGIC_I/current_state[3]_GND_18_o_Mux_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 1)
  Source:            NES_data (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/slv_reg0_6 (LATCH)
  Destination Clock: nes_controller_0/USER_LOGIC_I/current_state[3]_GND_18_o_Mux_37_o falling

  Data Path: NES_data to nes_controller_0/USER_LOGIC_I/slv_reg0_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              8   0.206   0.802  nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o1_INV_0 (nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/slv_reg0_6
    ----------------------------------------
    Total                      1.045ns (0.243ns logic, 0.802ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nes_controller_0/USER_LOGIC_I/current_state[3]_NES_clk_Mux_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 1)
  Source:            NES_data (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/slv_reg0_7 (LATCH)
  Destination Clock: nes_controller_0/USER_LOGIC_I/current_state[3]_NES_clk_Mux_35_o falling

  Data Path: NES_data to nes_controller_0/USER_LOGIC_I/slv_reg0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              8   0.206   0.802  nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o1_INV_0 (nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/slv_reg0_7
    ----------------------------------------
    Total                      1.045ns (0.243ns logic, 0.802ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nes_controller_0/USER_LOGIC_I/current_state[3]_GND_19_o_Mux_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 1)
  Source:            NES_data (PAD)
  Destination:       nes_controller_0/USER_LOGIC_I/slv_reg0_5 (LATCH)
  Destination Clock: nes_controller_0/USER_LOGIC_I/current_state[3]_GND_19_o_Mux_39_o falling

  Data Path: NES_data to nes_controller_0/USER_LOGIC_I/slv_reg0_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              8   0.206   0.802  nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o1_INV_0 (nes_controller_0/USER_LOGIC_I/NES_data_INV_26_o)
     LD:D                      0.037          nes_controller_0/USER_LOGIC_I/slv_reg0_5
    ----------------------------------------
    Total                      1.045ns (0.243ns logic, 0.802ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:       S_AXI_ARREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to S_AXI_ARREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.000  nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (nes_controller_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock S_AXI_ACLK
<<<<<<< HEAD
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
S_AXI_ACLK                                                       |    3.008|         |         |         |
nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_334_o        |         |    1.216|         |         |
nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o|    1.429|    1.216|         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
S_AXI_ACLK                                                       |         |         |    4.589|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o        |         |         |    3.833|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_304_o        |         |         |    4.963|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o|         |         |    5.062|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_241_o
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
S_AXI_ACLK                                               |         |         |    3.583|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o|         |         |    3.137|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_241_o|         |         |    1.459|         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_304_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |         |         |    1.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_334_o
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
S_AXI_ACLK                                                       |         |         |    7.296|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o        |         |         |    3.154|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_304_o        |         |         |    3.800|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_334_o        |         |         |    2.346|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o|         |         |    3.884|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
S_AXI_ACLK                                                       |    4.767|         |    6.511|         |
nes_controller_0/USER_LOGIC_I/GND_16_o_GND_16_o_AND_217_o        |         |    4.195|         |         |
nes_controller_0/USER_LOGIC_I/GND_16_o_PWR_16_o_MUX_304_o        |         |    3.677|         |         |
nes_controller_0/USER_LOGIC_I/GND_16_o_current_state[4]_equal_7_o|    3.775|         |    2.855|         |
-----------------------------------------------------------------+---------+---------+---------+---------+
=======
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
S_AXI_ACLK                                                      |    2.575|         |         |         |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_18_o_Mux_37_o|         |    2.452|         |         |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_19_o_Mux_39_o|         |    2.603|         |         |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_20_o_Mux_41_o|         |    2.671|         |         |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_21_o_Mux_43_o|         |    2.651|         |         |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_22_o_Mux_45_o|         |    2.554|         |         |
nes_controller_0/USER_LOGIC_I/current_state[3]_GND_23_o_Mux_47_o|         |    2.680|         |         |
nes_controller_0/USER_LOGIC_I/current_state[3]_NES_clk_Mux_35_o |         |    2.831|         |         |
nes_controller_0/USER_LOGIC_I/current_state[4]_PWR_24_o_Mux_49_o|         |    2.777|         |         |
----------------------------------------------------------------+---------+---------+---------+---------+
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c

=========================================================================


<<<<<<< HEAD
Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.48 secs
 
--> 

Total memory usage is 282964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  126 (   0 filtered)
=======
Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.63 secs
 
--> 

Total memory usage is 283024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   97 (   0 filtered)
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c
Number of infos    :    7 (   0 filtered)

