Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug 27 20:04:10 2019
| Host         : Vrael running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   187 |
| Unused register locations in slices containing registers |   415 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |            2 |
|      3 |            1 |
|      4 |           17 |
|      5 |            3 |
|      6 |            8 |
|      7 |            4 |
|      8 |           73 |
|     10 |            3 |
|     11 |            3 |
|     12 |            1 |
|     13 |            1 |
|     14 |            1 |
|    16+ |           61 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             433 |          155 |
| No           | No                    | Yes                    |              47 |           15 |
| No           | Yes                   | No                     |             397 |          155 |
| Yes          | No                    | No                     |             417 |          109 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            2316 |          737 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                               Enable Signal                                                                                              |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0     |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                  |                1 |              1 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                              |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0  |                1 |              1 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                            |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0  |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                  |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           |                                                                                                                                               |                1 |              1 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                        |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                               |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                          |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                          |                                                                                                                                               |                1 |              3 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrReg[30]_i_1_n_0                                                                                                                                       | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk40MHz                            |                                                                                                                                                                                                          | system_i/rst_clk_wiz_0_40M/U0/EXT_LPF/lpf_int                                                                                                 |                1 |              4 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                          | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                            |                                                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                    |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                    |                                                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                    |                                                                                                                                               |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                            |                                                                                                                                               |                1 |              4 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready0                                                                                                                             | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                               |                3 |              4 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_arready0                                                                                                                             | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/E[0]                                                                                                                                                          | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrBuffReg0                                                                                   |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/shift_frame                                                                                                                                                   | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/reset_bit_count                                                                                    |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        |                                                                                                                                               |                2 |              4 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                               |                3 |              5 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                3 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                               |                2 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                               |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | system_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                               |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/rst_clk_wiz_0_40M/U0/SEQ/seq_cnt_en                                                                                                                                                             | system_i/rst_clk_wiz_0_40M/U0/SEQ/SEQ_COUNTER/clear                                                                                           |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk40MHz                            |                                                                                                                                                                                                          | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              6 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/clk_count                                                                                                                                                     | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/SyncAsyncClk/SR[0]                                                                                 |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                            |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/p_3_in                                                                                                                                                     |                                                                                                                                               |                4 |              7 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_63clk_count[6]_i_2_n_0                                                                                                                                  | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_63clk_count[6]_i_1_n_0                                                                       |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                               | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                      | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[23]_i_1_n_0                                                                                                                                       | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[31]_i_1_n_0                                                                                                                                       | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[23]_i_1_n_0                                                                                                                                       | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[15]_i_1_n_0                                                                                                                                       | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[7]_i_1_n_0                                                                                                                                        | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[31]_i_1_n_0                                                                                                                                       | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[7]_i_1_n_0                                                                                                                                        | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[23]_i_1_n_0                                                                                                                                    | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[15]_i_1_n_0                                                                                                                                      | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[23]_i_1_n_0                                                                                                                                      | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[7]_i_1_n_0                                                                                                                                     | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[31]_i_1_n_0                                                                                                                                    | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[15]_i_1_n_0                                                                                                                                    | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[31]_i_1_n_0                                                                                                                                      | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                1 |              8 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                               |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                               |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                5 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                               |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/load_rx_data                                                                                                                                                  |                                                                                                                                               |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                               | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                               |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                             |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                               |                7 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                      | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                               |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                      | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                      | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                      | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                      | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[7]_i_1_n_0                                                                                                                                       | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                      | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                               | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                      | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                      | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                               | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[15]_i_1_n_0                                                                                                                                       | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                     | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                               | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/frame[9]_i_1_n_0                                                                                                                                              |                                                                                                                                               |                2 |             10 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                               |                4 |             10 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                             |                4 |             10 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[10]_i_2_n_0                                                                                                                                  | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[10]_i_1_n_0                                                                       |                4 |             11 |
|  system_i/clk_wiz_0/inst/clk40MHz                            |                                                                                                                                                                                                          | system_i/Video_timing_control_0/inst/vcount_nxt1                                                                                              |                4 |             11 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |                6 |             11 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                             |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                3 |             13 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_100us_count[0]_i_2_n_0                                                                                                                                  | system_i/axi_ps2_0/U0/Wrapper/Ps2Interface/clear                                                                                              |                4 |             14 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |                9 |             16 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        |                                                                                                                                               |                2 |             16 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        |                                                                                                                                               |                2 |             16 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                4 |             19 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0] |                4 |             20 |
|  system_i/clk_wiz_0/inst/clk40MHz                            |                                                                                                                                                                                                          | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0] |                4 |             20 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |                8 |             21 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                 |                6 |             22 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                          | system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                           |                5 |             23 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             23 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                      |               10 |             28 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                      |               11 |             30 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                    |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                           |               14 |             32 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                               |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                               |                5 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                            |                                                                                                                                               |                7 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                        |               12 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                          | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                           |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                               | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                             |               19 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                    |                                                                                                                                               |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                               |                8 |             33 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                               |                7 |             34 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                     |                                                                                                                                               |                9 |             36 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                             |                                                                                                                                               |                8 |             36 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                      |               17 |             43 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                               |               13 |             47 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[0][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[0][9]_i_1_n_0                                         |               15 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[11][9]_i_2_n_0                                                                                                   | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[11][9]_i_1_n_0                                        |               15 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[12][9]_i_2_n_0                                                                                                   | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[12][9]_i_1_n_0                                        |               18 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[8][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[8][9]_i_1_n_0                                         |               16 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[6][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[6][9]_i_1_n_0                                         |               15 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[14][9]_i_2_n_0                                                                                                   | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[14][9]_i_1_n_0                                        |               15 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[18][9]_i_2_n_0                                                                                                   | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[18][9]_i_1_n_0                                        |               16 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[7][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[7][9]_i_1_n_0                                         |               15 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[3][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[3][9]_i_1_n_0                                         |               15 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[17][9]_i_2_n_0                                                                                                   | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[17][9]_i_1_n_0                                        |               14 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[15][9]_i_2_n_0                                                                                                   | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[15][9]_i_1_n_0                                        |               15 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[9][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[9][9]_i_1_n_0                                         |               14 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[2][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[2][9]_i_1_n_0                                         |               15 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[4][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[4][9]_i_1_n_0                                         |               15 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[5][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[5][9]_i_1_n_0                                         |               16 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[13][9]_i_2_n_0                                                                                                   | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[13][9]_i_1_n_0                                        |               14 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[16][9]_i_2_n_0                                                                                                   | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[16][9]_i_1_n_0                                        |               19 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel                                                                                                                  | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[19][9]_i_1_n_0                                        |               14 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[10][9]_i_2_n_0                                                                                                   | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[10][9]_i_1_n_0                                        |               17 |             50 |
|  system_i/clk_wiz_0/inst/clk40MHz                            | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[1][9]_i_2_n_0                                                                                                    | system_i/VGA_SQUAREDRAW_0/inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_VcountMin[1][9]_i_1_n_0                                         |               16 |             50 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                               |                8 |             64 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                               |               11 |             75 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                          |                                                                                                                                               |               28 |             80 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |               34 |             84 |
|  system_i/clk_wiz_0/inst/clk40MHz                            |                                                                                                                                                                                                          |                                                                                                                                               |               34 |             96 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                  |                                                                                                                                               |               16 |            128 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |               69 |            156 |
|  system_i/clk_wiz_0/inst/clk100MHz                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                         |               86 |            221 |
|  system_i/clk_wiz_0/inst/clk100MHz                           |                                                                                                                                                                                                          |                                                                                                                                               |               98 |            272 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


