Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 15 17:04:06 2021
| Host         : B51-314-TS-W1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IMX477_wrapper_control_sets_placed.rpt
| Design       : IMX477_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|  Clock Signal  |                         Enable Signal                        |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------+---------------------------------------------+------------------+----------------+
| ~SCL_OBUF      | camera_interface_config/i2c_io_mode_i_1_n_0                  | camera_interface_config/i2c_io_mode0        |                1 |              1 |
| ~SCL_OBUF      | camera_interface_config/status_acknowledge_i_1_n_0           |                                             |                1 |              1 |
| ~SCL_OBUF      | camera_interface_config/register_to_send_reg[6]_srl6_i_1_n_0 |                                             |                1 |              2 |
| ~SCL_OBUF      | camera_interface_config/register_address[14]                 |                                             |                1 |              2 |
| ~SCL_OBUF      | camera_interface_config/slave_address_reg[6]_srl5_i_1_n_0    |                                             |                1 |              2 |
| ~SCL_OBUF      | camera_interface_config/cnt_bits                             | camera_interface_config/cnt_bits[4]_i_1_n_0 |                2 |              5 |
| ~SCL_OBUF      |                                                              |                                             |                2 |              6 |
|  clk_IBUF_BUFG |                                                              |                                             |                2 |              9 |
+----------------+--------------------------------------------------------------+---------------------------------------------+------------------+----------------+


