# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do load_sim.tcl
# obj/default/runtime/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
#  ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:03 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 01:32:04 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:04 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0
# End time: 01:32:04 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:04 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 01:32:04 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:04 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010.v -work avalon_st_adapter_010 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010
# End time: 01:32:05 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:05 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter
# End time: 01:32:05 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:05 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work MemoriaImg1_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 01:32:05 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:05 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work MemoriaImg1_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 01:32:05 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:05 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work MemoriaImg1_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 01:32:05 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:05 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_rsp_mux_001
# End time: 01:32:06 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:06 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 01:32:06 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:06 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_rsp_mux
# End time: 01:32:06 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:06 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 01:32:06 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:06 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_rsp_demux
# End time: 01:32:07 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:07 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_cmd_mux_008.sv -L altera_common_sv_packages -work cmd_mux_008 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_cmd_mux_008
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_cmd_mux_008
# End time: 01:32:07 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:07 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_008 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 01:32:07 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:07 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_cmd_mux
# End time: 01:32:07 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:07 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 01:32:07 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:08 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_cmd_demux_001
# End time: 01:32:08 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:08 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_cmd_demux
# End time: 01:32:08 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:08 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 01:32:08 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:08 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 01:32:08 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:08 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 01:32:09 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:09 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 01:32:09 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:09 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 01:32:10 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:10 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 01:32:10 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:10 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 01:32:10 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:10 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 01:32:10 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:10 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 01:32:10 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:11 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work MemoriaImg1_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 01:32:11 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:11 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_router_012.sv -L altera_common_sv_packages -work router_012 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router_012_default_decode
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router_012
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_router_012
# End time: 01:32:11 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:11 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_router_010.sv -L altera_common_sv_packages -work router_010 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router_010_default_decode
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router_010
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_router_010
# End time: 01:32:11 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:11 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router_002_default_decode
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router_002
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_router_002
# End time: 01:32:11 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:12 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router_001_default_decode
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router_001
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_router_001
# End time: 01:32:12 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:12 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router_default_decode
# -- Compiling module SistemaEmbarcado_mm_interconnect_0_router
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0_router
# End time: 01:32:12 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:12 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_avalon_sc_fifo.v -work Medidor_Escrita_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 01:32:12 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:12 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work Medidor_Escrita_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 01:32:13 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:13 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work Medidor_Escrita_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 01:32:13 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:13 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work Processador_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 01:32:13 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:13 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work Medidor_Escrita_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 01:32:13 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:13 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work Processador_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 01:32:14 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:14 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v -work cpu 
# -- Compiling module SistemaEmbarcado_Processador_cpu_register_bank_a_module
# -- Compiling module SistemaEmbarcado_Processador_cpu_register_bank_b_module
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_debug
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_break
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_xbrk
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_dbrk
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_itrace
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_td_mode
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_dtrace
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_fifo
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_pib
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci_im
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_performance_monitors
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_avalon_reg
# -- Compiling module SistemaEmbarcado_Processador_cpu_ociram_sp_ram_module
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_ocimem
# -- Compiling module SistemaEmbarcado_Processador_cpu_nios2_oci
# -- Compiling module SistemaEmbarcado_Processador_cpu
# 
# Top level modules:
# 	SistemaEmbarcado_Processador_cpu_nios2_performance_monitors
# 	SistemaEmbarcado_Processador_cpu
# End time: 01:32:14 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:14 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module SistemaEmbarcado_Processador_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	SistemaEmbarcado_Processador_cpu_debug_slave_sysclk
# End time: 01:32:14 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:14 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module SistemaEmbarcado_Processador_cpu_debug_slave_tck
# 
# Top level modules:
# 	SistemaEmbarcado_Processador_cpu_debug_slave_tck
# End time: 01:32:14 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:15 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module SistemaEmbarcado_Processador_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	SistemaEmbarcado_Processador_cpu_debug_slave_wrapper
# End time: 01:32:15 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:15 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu_test_bench.v -work cpu 
# -- Compiling module SistemaEmbarcado_Processador_cpu_test_bench
# 
# Top level modules:
# 	SistemaEmbarcado_Processador_cpu_test_bench
# End time: 01:32:15 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:15 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 01:32:15 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:15 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 01:32:15 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:16 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module SistemaEmbarcado_irq_mapper
# 
# Top level modules:
# 	SistemaEmbarcado_irq_mapper
# End time: 01:32:16 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:16 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module SistemaEmbarcado_mm_interconnect_0
# 
# Top level modules:
# 	SistemaEmbarcado_mm_interconnect_0
# End time: 01:32:16 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:16 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_jtag_uart_0.v -work jtag_uart_0 
# -- Compiling module SistemaEmbarcado_jtag_uart_0_sim_scfifo_w
# -- Compiling module SistemaEmbarcado_jtag_uart_0_scfifo_w
# -- Compiling module SistemaEmbarcado_jtag_uart_0_sim_scfifo_r
# -- Compiling module SistemaEmbarcado_jtag_uart_0_scfifo_r
# -- Compiling module SistemaEmbarcado_jtag_uart_0
# 
# Top level modules:
# 	SistemaEmbarcado_jtag_uart_0
# End time: 01:32:16 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:16 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Subtrator_Interface.v -work Subtrator 
# -- Compiling module Teste_Subtrator_Interface
# 
# Top level modules:
# 	Teste_Subtrator_Interface
# End time: 01:32:16 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:17 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Subtrator.v -work Subtrator 
# -- Compiling module Subtracao
# 
# Top level modules:
# 	Subtracao
# End time: 01:32:17 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:17 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador.v -work Processador 
# -- Compiling module SistemaEmbarcado_Processador
# 
# Top level modules:
# 	SistemaEmbarcado_Processador
# End time: 01:32:17 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:17 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v -work MemoriaPrograma 
# -- Compiling module SistemaEmbarcado_MemoriaPrograma
# 
# Top level modules:
# 	SistemaEmbarcado_MemoriaPrograma
# End time: 01:32:17 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:17 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v -work MemoriaImg2 
# -- Compiling module SistemaEmbarcado_MemoriaImg2
# 
# Top level modules:
# 	SistemaEmbarcado_MemoriaImg2
# End time: 01:32:17 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:17 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v -work MemoriaImg1 
# -- Compiling module SistemaEmbarcado_MemoriaImg1
# 
# Top level modules:
# 	SistemaEmbarcado_MemoriaImg1
# End time: 01:32:18 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:18 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Clock_Counter_Interface.v -work Medidor 
# -- Compiling module Clock_Counter_Interface
# 
# Top level modules:
# 	Clock_Counter_Interface
# End time: 01:32:18 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:18 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Clock_Counter.v -work Medidor 
# -- Compiling module Clock_Counter
# 
# Top level modules:
# 	Clock_Counter
# End time: 01:32:18 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:18 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Reader_Interface.v -work Conduit_Img_1 
# -- Compiling module Reader_Interface
# 
# Top level modules:
# 	Reader_Interface
# End time: 01:32:18 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:18 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Reader.v -work Conduit_Img_1 
# -- Compiling module Reader
# 
# Top level modules:
# 	Reader
# End time: 01:32:18 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:19 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work SistemaEmbarcado_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 01:32:19 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:19 on Jul 03,2022
# vlog -reportprogress 300 -sv D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work SistemaEmbarcado_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 01:32:19 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:19 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado.v -work SistemaEmbarcado_inst 
# -- Compiling module SistemaEmbarcado
# 
# Top level modules:
# 	SistemaEmbarcado
# End time: 01:32:19 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:19 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/SistemaEmbarcado_tb.v 
# -- Compiling module SistemaEmbarcado_tb
# 
# Top level modules:
# 	SistemaEmbarcado_tb
# End time: 01:32:20 on Jul 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_010 -L avalon_st_adapter -L MemoriaImg1_s1_rsp_width_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux -L cmd_mux_008 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L MemoriaImg1_s1_burst_adapter -L router_012 -L router_010 -L router_002 -L router_001 -L router -L Medidor_Escrita_agent_rsp_fifo -L Medidor_Escrita_agent -L Processador_data_master_agent -L Medidor_Escrita_translator -L Processador_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_0 -L jtag_uart_0 -L Subtrator -L Processador -L MemoriaPrograma -L MemoriaImg2 -L MemoriaImg1 -L Medidor -L Conduit_Img_1 -L SistemaEmbarcado_inst_reset_bfm -L SistemaEmbarcado_inst_clk_bfm -L SistemaEmbarcado_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver SistemaEmbarcado_tb 
# Start time: 01:32:22 on Jul 03,2022
# Loading work.SistemaEmbarcado_tb
# Loading SistemaEmbarcado_inst.SistemaEmbarcado
# Loading Conduit_Img_1.Reader_Interface
# Loading Conduit_Img_1.Reader
# Loading Medidor.Clock_Counter_Interface
# Loading Medidor.Clock_Counter
# Loading MemoriaImg1.SistemaEmbarcado_MemoriaImg1
# Loading altera_mf_ver.altsyncram
# Loading MemoriaImg2.SistemaEmbarcado_MemoriaImg2
# Loading MemoriaPrograma.SistemaEmbarcado_MemoriaPrograma
# Loading Processador.SistemaEmbarcado_Processador
# Loading cpu.SistemaEmbarcado_Processador_cpu
# Loading cpu.SistemaEmbarcado_Processador_cpu_test_bench
# Loading cpu.SistemaEmbarcado_Processador_cpu_register_bank_a_module
# Loading cpu.SistemaEmbarcado_Processador_cpu_register_bank_b_module
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_break
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_xbrk
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_dbrk
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_itrace
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_dtrace
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_td_mode
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_fifo
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_pib
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_im
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_avalon_reg
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_ocimem
# Loading cpu.SistemaEmbarcado_Processador_cpu_ociram_sp_ram_module
# Loading cpu.SistemaEmbarcado_Processador_cpu_debug_slave_wrapper
# Loading cpu.SistemaEmbarcado_Processador_cpu_debug_slave_tck
# Loading cpu.SistemaEmbarcado_Processador_cpu_debug_slave_sysclk
# Loading Subtrator.Teste_Subtrator_Interface
# Loading Subtrator.Subtracao
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0_scfifo_w
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0_sim_scfifo_w
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0_scfifo_r
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0_sim_scfifo_r
# Loading mm_interconnect_0.SistemaEmbarcado_mm_interconnect_0
# Loading sv_std.std
# Loading Processador_data_master_translator.altera_merlin_master_translator
# Loading Medidor_Escrita_translator.altera_merlin_slave_translator
# Loading Processador_data_master_agent.altera_merlin_master_agent
# Loading Medidor_Escrita_agent.altera_merlin_slave_agent
# Loading Medidor_Escrita_agent.altera_merlin_burst_uncompressor
# Loading Medidor_Escrita_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.SistemaEmbarcado_mm_interconnect_0_router
# Loading router.SistemaEmbarcado_mm_interconnect_0_router_default_decode
# Loading router_001.SistemaEmbarcado_mm_interconnect_0_router_001
# Loading router_001.SistemaEmbarcado_mm_interconnect_0_router_001_default_decode
# Loading router_002.SistemaEmbarcado_mm_interconnect_0_router_002
# Loading router_002.SistemaEmbarcado_mm_interconnect_0_router_002_default_decode
# Loading router_010.SistemaEmbarcado_mm_interconnect_0_router_010
# Loading router_010.SistemaEmbarcado_mm_interconnect_0_router_010_default_decode
# Loading router_012.SistemaEmbarcado_mm_interconnect_0_router_012
# Loading router_012.SistemaEmbarcado_mm_interconnect_0_router_012_default_decode
# Loading MemoriaImg1_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.SistemaEmbarcado_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.SistemaEmbarcado_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.SistemaEmbarcado_mm_interconnect_0_cmd_mux
# Loading cmd_mux_008.SistemaEmbarcado_mm_interconnect_0_cmd_mux_008
# Loading cmd_mux_008.altera_merlin_arbitrator
# Loading cmd_mux_008.altera_merlin_arb_adder
# Loading rsp_demux.SistemaEmbarcado_mm_interconnect_0_rsp_demux
# Loading rsp_mux.SistemaEmbarcado_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.SistemaEmbarcado_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading MemoriaImg1_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_010.SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010
# Loading error_adapter_0.SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0
# Loading irq_mapper.SistemaEmbarcado_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading SistemaEmbarcado_inst_clk_bfm.altera_avalon_clock_source
# Loading SistemaEmbarcado_inst_reset_bfm.altera_avalon_reset_source
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading MemoriaImg1_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading MemoriaImg1_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/memoriaimg1/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/memoriaimg2/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/memoriaprograma/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/processador/cpu/SistemaEmbarcado_Processador_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/processador/cpu/SistemaEmbarcado_Processador_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/processador/cpu/the_SistemaEmbarcado_Processador_cpu_nios2_oci/the_SistemaEmbarcado_Processador_cpu_nios2_oci_itrace File: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/processador/cpu/the_SistemaEmbarcado_Processador_cpu_nios2_oci/the_SistemaEmbarcado_Processador_cpu_nios2_ocimem/SistemaEmbarcado_Processador_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado.v(196): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/jtag_uart_0 File: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_jtag_uart_0.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado.v(196): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado.v(196): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 11745 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#  
do simulacao.do
# D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/mentor
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:39 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/mentor/../../../NewSubtratorTB.v 
# -- Compiling module NewSubtratorTB
# ** Error: (vlog-13069) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/mentor/../../../NewSubtratorTB.v(10): near "always": syntax error, unexpected always, expecting ';' or ','.
# End time: 01:34:39 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./simulacao.do line 31
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog $QSYS_SIMDIR/../../../NewSubtratorTB.v"
do simulacao.do
# D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/mentor
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:41 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/mentor/../../../NewSubtratorTB.v 
# -- Compiling module NewSubtratorTB
# 
# Top level modules:
# 	NewSubtratorTB
# End time: 01:35:41 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:41 on Jul 03,2022
# vlog -reportprogress 300 D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/mentor/../../../NewSubtrator.v 
# -- Compiling module NewSubtrator
# 
# Top level modules:
# 	NewSubtrator
# End time: 01:35:41 on Jul 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# End time: 01:35:43 on Jul 03,2022, Elapsed time: 0:03:21
# Errors: 4, Warnings: 112
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_010 -L avalon_st_adapter -L MemoriaImg1_s1_rsp_width_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux -L cmd_mux_008 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L MemoriaImg1_s1_burst_adapter -L router_012 -L router_010 -L router_002 -L router_001 -L router -L Medidor_Escrita_agent_rsp_fifo -L Medidor_Escrita_agent -L Processador_data_master_agent -L Medidor_Escrita_translator -L Processador_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_0 -L jtag_uart_0 -L Subtrator -L Processador -L MemoriaPrograma -L MemoriaImg2 -L MemoriaImg1 -L Medidor -L Conduit_Img_1 -L SistemaEmbarcado_inst_reset_bfm -L SistemaEmbarcado_inst_clk_bfm -L SistemaEmbarcado_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver SistemaEmbarcado_tb 
# Start time: 01:35:43 on Jul 03,2022
# Loading work.SistemaEmbarcado_tb
# Loading SistemaEmbarcado_inst.SistemaEmbarcado
# Loading Conduit_Img_1.Reader_Interface
# Loading Conduit_Img_1.Reader
# Loading Medidor.Clock_Counter_Interface
# Loading Medidor.Clock_Counter
# Loading MemoriaImg1.SistemaEmbarcado_MemoriaImg1
# Loading altera_mf_ver.altsyncram
# Loading MemoriaImg2.SistemaEmbarcado_MemoriaImg2
# Loading MemoriaPrograma.SistemaEmbarcado_MemoriaPrograma
# Loading Processador.SistemaEmbarcado_Processador
# Loading cpu.SistemaEmbarcado_Processador_cpu
# Loading cpu.SistemaEmbarcado_Processador_cpu_test_bench
# Loading cpu.SistemaEmbarcado_Processador_cpu_register_bank_a_module
# Loading cpu.SistemaEmbarcado_Processador_cpu_register_bank_b_module
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_break
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_xbrk
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_dbrk
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_itrace
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_dtrace
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_td_mode
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_fifo
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_pib
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_oci_im
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_avalon_reg
# Loading cpu.SistemaEmbarcado_Processador_cpu_nios2_ocimem
# Loading cpu.SistemaEmbarcado_Processador_cpu_ociram_sp_ram_module
# Loading cpu.SistemaEmbarcado_Processador_cpu_debug_slave_wrapper
# Loading cpu.SistemaEmbarcado_Processador_cpu_debug_slave_tck
# Loading cpu.SistemaEmbarcado_Processador_cpu_debug_slave_sysclk
# Loading Subtrator.Teste_Subtrator_Interface
# Loading Subtrator.Subtracao
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0_scfifo_w
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0_sim_scfifo_w
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0_scfifo_r
# Loading jtag_uart_0.SistemaEmbarcado_jtag_uart_0_sim_scfifo_r
# Loading mm_interconnect_0.SistemaEmbarcado_mm_interconnect_0
# Loading sv_std.std
# Loading Processador_data_master_translator.altera_merlin_master_translator
# Loading Medidor_Escrita_translator.altera_merlin_slave_translator
# Loading Processador_data_master_agent.altera_merlin_master_agent
# Loading Medidor_Escrita_agent.altera_merlin_slave_agent
# Loading Medidor_Escrita_agent.altera_merlin_burst_uncompressor
# Loading Medidor_Escrita_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.SistemaEmbarcado_mm_interconnect_0_router
# Loading router.SistemaEmbarcado_mm_interconnect_0_router_default_decode
# Loading router_001.SistemaEmbarcado_mm_interconnect_0_router_001
# Loading router_001.SistemaEmbarcado_mm_interconnect_0_router_001_default_decode
# Loading router_002.SistemaEmbarcado_mm_interconnect_0_router_002
# Loading router_002.SistemaEmbarcado_mm_interconnect_0_router_002_default_decode
# Loading router_010.SistemaEmbarcado_mm_interconnect_0_router_010
# Loading router_010.SistemaEmbarcado_mm_interconnect_0_router_010_default_decode
# Loading router_012.SistemaEmbarcado_mm_interconnect_0_router_012
# Loading router_012.SistemaEmbarcado_mm_interconnect_0_router_012_default_decode
# Loading MemoriaImg1_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.SistemaEmbarcado_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.SistemaEmbarcado_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.SistemaEmbarcado_mm_interconnect_0_cmd_mux
# Loading cmd_mux_008.SistemaEmbarcado_mm_interconnect_0_cmd_mux_008
# Loading cmd_mux_008.altera_merlin_arbitrator
# Loading cmd_mux_008.altera_merlin_arb_adder
# Loading rsp_demux.SistemaEmbarcado_mm_interconnect_0_rsp_demux
# Loading rsp_mux.SistemaEmbarcado_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.SistemaEmbarcado_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading MemoriaImg1_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_010.SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010
# Loading error_adapter_0.SistemaEmbarcado_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0
# Loading irq_mapper.SistemaEmbarcado_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading SistemaEmbarcado_inst_clk_bfm.altera_avalon_clock_source
# Loading SistemaEmbarcado_inst_reset_bfm.altera_avalon_reset_source
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading MemoriaImg1_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading MemoriaImg1_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/memoriaimg1/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg1.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/memoriaimg2/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaImg2.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/memoriaprograma/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/processador/cpu/SistemaEmbarcado_Processador_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/processador/cpu/SistemaEmbarcado_Processador_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/processador/cpu/the_SistemaEmbarcado_Processador_cpu_nios2_oci/the_SistemaEmbarcado_Processador_cpu_nios2_oci_itrace File: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/processador/cpu/the_SistemaEmbarcado_Processador_cpu_nios2_oci/the_SistemaEmbarcado_Processador_cpu_nios2_ocimem/SistemaEmbarcado_Processador_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado.v(196): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcado_tb/sistemaembarcado_inst/jtag_uart_0 File: D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_jtag_uart_0.v
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado.v(196): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado.v(196): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: Design size of 11745 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Error: Cannot open macro file: formato.do
# Error in macro ./simulacao.do line 44
# Cannot open macro file: formato.do
#     while executing
# "do formato.do"
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/medidor/clk
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/medidor/reset_n
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/medidor/write
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/medidor/read
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/medidor/writedata
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/medidor/readdata
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/medidor/data
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/subtrator/clk
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/subtrator/reset_n
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/subtrator/read
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/subtrator/done1
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/subtrator/done2
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/subtrator/writedata1
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/subtrator/writedata2
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/subtrator/readdata
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_1/clk
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_1/reset_n
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_1/write
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_1/read
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_1/writedata
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_1/done
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_1/readdata
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_1/read_conduit
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_1/data
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_2/clk
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_2/reset_n
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_2/write
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_2/read
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_2/writedata
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_2/done
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_2/readdata
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_2/read_conduit
add wave -position end  sim:/SistemaEmbarcado_tb/sistemaembarcado_inst/conduit_img_2/data
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Documents/quartusIIdata/TesteSubtrator/software/SoftwareSubtrator/obj/default/runtime/sim/mentor/formato.do
run 70 ms
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaprograma.the_altsyncram.m_default.altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.processador.cpu.the_SistemaEmbarcado_Processador_cpu_nios2_oci.the_SistemaEmbarcado_Processador_cpu_nios2_ocimem.SistemaEmbarcado_Processador_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_reset_bfm.reset_assert: Reset asserted
#               990000: INFO: SistemaEmbarcado_tb.sistemaembarcado_inst_reset_bfm.reset_deassert: Reset deasserted
# Warning : Address pointed at port A is out of bound!
# Time: 2393190000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2393190000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2836150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2836150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2836150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2836150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2840070000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2840070000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2840070000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2840070000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2874410000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2874410000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2874410000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2874410000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2874470000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2874470000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2874530000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2874530000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2876110000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2876110000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2876110000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2876110000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2876170000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2876170000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2877370000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2877370000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2877370000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2877370000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2877390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2877390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2878590000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2878590000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2878590000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2878590000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2878610000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2878610000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2882230000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2882230000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2882230000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2882230000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2882290000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2882290000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2883150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2883150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2883150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2883150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2883350000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2883350000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2883350000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2883350000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2889870000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2889870000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2892690000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2892690000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2892690000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2892690000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2892750000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2892750000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2892810000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2892810000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893570000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893570000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893570000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893570000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893770000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893770000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893770000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893770000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893990000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2893990000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2907450000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2907450000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2907450000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2907450000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911550000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911550000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911550000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911550000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911610000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911610000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911670000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911670000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911870000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911870000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911870000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911870000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911990000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2911990000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2915510000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2915510000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2915510000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2915510000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2915930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2915930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2915930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2915930000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2916170000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2916170000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2916170000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2916170000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2916210000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2916210000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917130000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917130000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917130000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917130000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917270000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917270000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917270000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917270000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917330000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2917330000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2918390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2918390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2918390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2918390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2919430000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2919430000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2919430000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2919430000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2920390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2920390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2920390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2920390000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2920450000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2920450000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2928630000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2928630000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2928630000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2928630000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2929950000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2929950000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2929950000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2929950000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930010000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930010000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930070000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930070000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930150000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930770000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930770000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930770000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2930770000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2934570000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2934570000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2934570000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2934570000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2934630000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2934630000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2934690000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2934690000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2937810000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2937810000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2937810000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg1.the_altsyncram.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 2937810000  Instance: SistemaEmbarcado_tb.sistemaembarcado_inst.memoriaimg2.the_altsyncram.m_default.altsyncram_inst
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# WARNING: No extended dataflow license exists
# Error opening D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'D:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# End time: 02:16:32 on Jul 03,2022, Elapsed time: 0:40:49
# Errors: 17, Warnings: 113
