
AVALON_App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  0800a000  0800a000  0000a000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000edec  0800a1e0  0800a1e0  0000a1e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08018fd0  08018fd0  00018fd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080192b8  080192b8  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080192b8  080192b8  000192b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080192c0  080192c0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080192c0  080192c0  000192c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080192c4  080192c4  000192c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080192c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b10  20000078  08019340  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003b88  08019340  00023b88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002df3a  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005baf  00000000  00000000  0004dfe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021e8  00000000  00000000  00053b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f60  00000000  00000000  00055d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fb21  00000000  00000000  00057ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d843  00000000  00000000  00087801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00123155  00000000  00000000  000b5044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  001d8199  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009620  00000000  00000000  001d8260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800a1e0 <__do_global_dtors_aux>:
 800a1e0:	b510      	push	{r4, lr}
 800a1e2:	4c05      	ldr	r4, [pc, #20]	; (800a1f8 <__do_global_dtors_aux+0x18>)
 800a1e4:	7823      	ldrb	r3, [r4, #0]
 800a1e6:	b933      	cbnz	r3, 800a1f6 <__do_global_dtors_aux+0x16>
 800a1e8:	4b04      	ldr	r3, [pc, #16]	; (800a1fc <__do_global_dtors_aux+0x1c>)
 800a1ea:	b113      	cbz	r3, 800a1f2 <__do_global_dtors_aux+0x12>
 800a1ec:	4804      	ldr	r0, [pc, #16]	; (800a200 <__do_global_dtors_aux+0x20>)
 800a1ee:	f3af 8000 	nop.w
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	7023      	strb	r3, [r4, #0]
 800a1f6:	bd10      	pop	{r4, pc}
 800a1f8:	20000078 	.word	0x20000078
 800a1fc:	00000000 	.word	0x00000000
 800a200:	08018fb4 	.word	0x08018fb4

0800a204 <frame_dummy>:
 800a204:	b508      	push	{r3, lr}
 800a206:	4b03      	ldr	r3, [pc, #12]	; (800a214 <frame_dummy+0x10>)
 800a208:	b11b      	cbz	r3, 800a212 <frame_dummy+0xe>
 800a20a:	4903      	ldr	r1, [pc, #12]	; (800a218 <frame_dummy+0x14>)
 800a20c:	4803      	ldr	r0, [pc, #12]	; (800a21c <frame_dummy+0x18>)
 800a20e:	f3af 8000 	nop.w
 800a212:	bd08      	pop	{r3, pc}
 800a214:	00000000 	.word	0x00000000
 800a218:	2000007c 	.word	0x2000007c
 800a21c:	08018fb4 	.word	0x08018fb4

0800a220 <strcmp>:
 800a220:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a224:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a228:	2a01      	cmp	r2, #1
 800a22a:	bf28      	it	cs
 800a22c:	429a      	cmpcs	r2, r3
 800a22e:	d0f7      	beq.n	800a220 <strcmp>
 800a230:	1ad0      	subs	r0, r2, r3
 800a232:	4770      	bx	lr

0800a234 <strlen>:
 800a234:	4603      	mov	r3, r0
 800a236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a23a:	2a00      	cmp	r2, #0
 800a23c:	d1fb      	bne.n	800a236 <strlen+0x2>
 800a23e:	1a18      	subs	r0, r3, r0
 800a240:	3801      	subs	r0, #1
 800a242:	4770      	bx	lr

0800a244 <__aeabi_drsub>:
 800a244:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800a248:	e002      	b.n	800a250 <__adddf3>
 800a24a:	bf00      	nop

0800a24c <__aeabi_dsub>:
 800a24c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800a250 <__adddf3>:
 800a250:	b530      	push	{r4, r5, lr}
 800a252:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800a256:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800a25a:	ea94 0f05 	teq	r4, r5
 800a25e:	bf08      	it	eq
 800a260:	ea90 0f02 	teqeq	r0, r2
 800a264:	bf1f      	itttt	ne
 800a266:	ea54 0c00 	orrsne.w	ip, r4, r0
 800a26a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800a26e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800a272:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800a276:	f000 80e2 	beq.w	800a43e <__adddf3+0x1ee>
 800a27a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800a27e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800a282:	bfb8      	it	lt
 800a284:	426d      	neglt	r5, r5
 800a286:	dd0c      	ble.n	800a2a2 <__adddf3+0x52>
 800a288:	442c      	add	r4, r5
 800a28a:	ea80 0202 	eor.w	r2, r0, r2
 800a28e:	ea81 0303 	eor.w	r3, r1, r3
 800a292:	ea82 0000 	eor.w	r0, r2, r0
 800a296:	ea83 0101 	eor.w	r1, r3, r1
 800a29a:	ea80 0202 	eor.w	r2, r0, r2
 800a29e:	ea81 0303 	eor.w	r3, r1, r3
 800a2a2:	2d36      	cmp	r5, #54	; 0x36
 800a2a4:	bf88      	it	hi
 800a2a6:	bd30      	pophi	{r4, r5, pc}
 800a2a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800a2ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800a2b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800a2b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800a2b8:	d002      	beq.n	800a2c0 <__adddf3+0x70>
 800a2ba:	4240      	negs	r0, r0
 800a2bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a2c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800a2c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a2c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800a2cc:	d002      	beq.n	800a2d4 <__adddf3+0x84>
 800a2ce:	4252      	negs	r2, r2
 800a2d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800a2d4:	ea94 0f05 	teq	r4, r5
 800a2d8:	f000 80a7 	beq.w	800a42a <__adddf3+0x1da>
 800a2dc:	f1a4 0401 	sub.w	r4, r4, #1
 800a2e0:	f1d5 0e20 	rsbs	lr, r5, #32
 800a2e4:	db0d      	blt.n	800a302 <__adddf3+0xb2>
 800a2e6:	fa02 fc0e 	lsl.w	ip, r2, lr
 800a2ea:	fa22 f205 	lsr.w	r2, r2, r5
 800a2ee:	1880      	adds	r0, r0, r2
 800a2f0:	f141 0100 	adc.w	r1, r1, #0
 800a2f4:	fa03 f20e 	lsl.w	r2, r3, lr
 800a2f8:	1880      	adds	r0, r0, r2
 800a2fa:	fa43 f305 	asr.w	r3, r3, r5
 800a2fe:	4159      	adcs	r1, r3
 800a300:	e00e      	b.n	800a320 <__adddf3+0xd0>
 800a302:	f1a5 0520 	sub.w	r5, r5, #32
 800a306:	f10e 0e20 	add.w	lr, lr, #32
 800a30a:	2a01      	cmp	r2, #1
 800a30c:	fa03 fc0e 	lsl.w	ip, r3, lr
 800a310:	bf28      	it	cs
 800a312:	f04c 0c02 	orrcs.w	ip, ip, #2
 800a316:	fa43 f305 	asr.w	r3, r3, r5
 800a31a:	18c0      	adds	r0, r0, r3
 800a31c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800a320:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800a324:	d507      	bpl.n	800a336 <__adddf3+0xe6>
 800a326:	f04f 0e00 	mov.w	lr, #0
 800a32a:	f1dc 0c00 	rsbs	ip, ip, #0
 800a32e:	eb7e 0000 	sbcs.w	r0, lr, r0
 800a332:	eb6e 0101 	sbc.w	r1, lr, r1
 800a336:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a33a:	d31b      	bcc.n	800a374 <__adddf3+0x124>
 800a33c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800a340:	d30c      	bcc.n	800a35c <__adddf3+0x10c>
 800a342:	0849      	lsrs	r1, r1, #1
 800a344:	ea5f 0030 	movs.w	r0, r0, rrx
 800a348:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800a34c:	f104 0401 	add.w	r4, r4, #1
 800a350:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800a354:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800a358:	f080 809a 	bcs.w	800a490 <__adddf3+0x240>
 800a35c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800a360:	bf08      	it	eq
 800a362:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800a366:	f150 0000 	adcs.w	r0, r0, #0
 800a36a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800a36e:	ea41 0105 	orr.w	r1, r1, r5
 800a372:	bd30      	pop	{r4, r5, pc}
 800a374:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800a378:	4140      	adcs	r0, r0
 800a37a:	eb41 0101 	adc.w	r1, r1, r1
 800a37e:	3c01      	subs	r4, #1
 800a380:	bf28      	it	cs
 800a382:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800a386:	d2e9      	bcs.n	800a35c <__adddf3+0x10c>
 800a388:	f091 0f00 	teq	r1, #0
 800a38c:	bf04      	itt	eq
 800a38e:	4601      	moveq	r1, r0
 800a390:	2000      	moveq	r0, #0
 800a392:	fab1 f381 	clz	r3, r1
 800a396:	bf08      	it	eq
 800a398:	3320      	addeq	r3, #32
 800a39a:	f1a3 030b 	sub.w	r3, r3, #11
 800a39e:	f1b3 0220 	subs.w	r2, r3, #32
 800a3a2:	da0c      	bge.n	800a3be <__adddf3+0x16e>
 800a3a4:	320c      	adds	r2, #12
 800a3a6:	dd08      	ble.n	800a3ba <__adddf3+0x16a>
 800a3a8:	f102 0c14 	add.w	ip, r2, #20
 800a3ac:	f1c2 020c 	rsb	r2, r2, #12
 800a3b0:	fa01 f00c 	lsl.w	r0, r1, ip
 800a3b4:	fa21 f102 	lsr.w	r1, r1, r2
 800a3b8:	e00c      	b.n	800a3d4 <__adddf3+0x184>
 800a3ba:	f102 0214 	add.w	r2, r2, #20
 800a3be:	bfd8      	it	le
 800a3c0:	f1c2 0c20 	rsble	ip, r2, #32
 800a3c4:	fa01 f102 	lsl.w	r1, r1, r2
 800a3c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 800a3cc:	bfdc      	itt	le
 800a3ce:	ea41 010c 	orrle.w	r1, r1, ip
 800a3d2:	4090      	lslle	r0, r2
 800a3d4:	1ae4      	subs	r4, r4, r3
 800a3d6:	bfa2      	ittt	ge
 800a3d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800a3dc:	4329      	orrge	r1, r5
 800a3de:	bd30      	popge	{r4, r5, pc}
 800a3e0:	ea6f 0404 	mvn.w	r4, r4
 800a3e4:	3c1f      	subs	r4, #31
 800a3e6:	da1c      	bge.n	800a422 <__adddf3+0x1d2>
 800a3e8:	340c      	adds	r4, #12
 800a3ea:	dc0e      	bgt.n	800a40a <__adddf3+0x1ba>
 800a3ec:	f104 0414 	add.w	r4, r4, #20
 800a3f0:	f1c4 0220 	rsb	r2, r4, #32
 800a3f4:	fa20 f004 	lsr.w	r0, r0, r4
 800a3f8:	fa01 f302 	lsl.w	r3, r1, r2
 800a3fc:	ea40 0003 	orr.w	r0, r0, r3
 800a400:	fa21 f304 	lsr.w	r3, r1, r4
 800a404:	ea45 0103 	orr.w	r1, r5, r3
 800a408:	bd30      	pop	{r4, r5, pc}
 800a40a:	f1c4 040c 	rsb	r4, r4, #12
 800a40e:	f1c4 0220 	rsb	r2, r4, #32
 800a412:	fa20 f002 	lsr.w	r0, r0, r2
 800a416:	fa01 f304 	lsl.w	r3, r1, r4
 800a41a:	ea40 0003 	orr.w	r0, r0, r3
 800a41e:	4629      	mov	r1, r5
 800a420:	bd30      	pop	{r4, r5, pc}
 800a422:	fa21 f004 	lsr.w	r0, r1, r4
 800a426:	4629      	mov	r1, r5
 800a428:	bd30      	pop	{r4, r5, pc}
 800a42a:	f094 0f00 	teq	r4, #0
 800a42e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800a432:	bf06      	itte	eq
 800a434:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800a438:	3401      	addeq	r4, #1
 800a43a:	3d01      	subne	r5, #1
 800a43c:	e74e      	b.n	800a2dc <__adddf3+0x8c>
 800a43e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800a442:	bf18      	it	ne
 800a444:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800a448:	d029      	beq.n	800a49e <__adddf3+0x24e>
 800a44a:	ea94 0f05 	teq	r4, r5
 800a44e:	bf08      	it	eq
 800a450:	ea90 0f02 	teqeq	r0, r2
 800a454:	d005      	beq.n	800a462 <__adddf3+0x212>
 800a456:	ea54 0c00 	orrs.w	ip, r4, r0
 800a45a:	bf04      	itt	eq
 800a45c:	4619      	moveq	r1, r3
 800a45e:	4610      	moveq	r0, r2
 800a460:	bd30      	pop	{r4, r5, pc}
 800a462:	ea91 0f03 	teq	r1, r3
 800a466:	bf1e      	ittt	ne
 800a468:	2100      	movne	r1, #0
 800a46a:	2000      	movne	r0, #0
 800a46c:	bd30      	popne	{r4, r5, pc}
 800a46e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800a472:	d105      	bne.n	800a480 <__adddf3+0x230>
 800a474:	0040      	lsls	r0, r0, #1
 800a476:	4149      	adcs	r1, r1
 800a478:	bf28      	it	cs
 800a47a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800a47e:	bd30      	pop	{r4, r5, pc}
 800a480:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800a484:	bf3c      	itt	cc
 800a486:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800a48a:	bd30      	popcc	{r4, r5, pc}
 800a48c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800a490:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800a494:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a498:	f04f 0000 	mov.w	r0, #0
 800a49c:	bd30      	pop	{r4, r5, pc}
 800a49e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800a4a2:	bf1a      	itte	ne
 800a4a4:	4619      	movne	r1, r3
 800a4a6:	4610      	movne	r0, r2
 800a4a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800a4ac:	bf1c      	itt	ne
 800a4ae:	460b      	movne	r3, r1
 800a4b0:	4602      	movne	r2, r0
 800a4b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800a4b6:	bf06      	itte	eq
 800a4b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800a4bc:	ea91 0f03 	teqeq	r1, r3
 800a4c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800a4c4:	bd30      	pop	{r4, r5, pc}
 800a4c6:	bf00      	nop

0800a4c8 <__aeabi_ui2d>:
 800a4c8:	f090 0f00 	teq	r0, #0
 800a4cc:	bf04      	itt	eq
 800a4ce:	2100      	moveq	r1, #0
 800a4d0:	4770      	bxeq	lr
 800a4d2:	b530      	push	{r4, r5, lr}
 800a4d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800a4d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800a4dc:	f04f 0500 	mov.w	r5, #0
 800a4e0:	f04f 0100 	mov.w	r1, #0
 800a4e4:	e750      	b.n	800a388 <__adddf3+0x138>
 800a4e6:	bf00      	nop

0800a4e8 <__aeabi_i2d>:
 800a4e8:	f090 0f00 	teq	r0, #0
 800a4ec:	bf04      	itt	eq
 800a4ee:	2100      	moveq	r1, #0
 800a4f0:	4770      	bxeq	lr
 800a4f2:	b530      	push	{r4, r5, lr}
 800a4f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800a4f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800a4fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800a500:	bf48      	it	mi
 800a502:	4240      	negmi	r0, r0
 800a504:	f04f 0100 	mov.w	r1, #0
 800a508:	e73e      	b.n	800a388 <__adddf3+0x138>
 800a50a:	bf00      	nop

0800a50c <__aeabi_f2d>:
 800a50c:	0042      	lsls	r2, r0, #1
 800a50e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800a512:	ea4f 0131 	mov.w	r1, r1, rrx
 800a516:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800a51a:	bf1f      	itttt	ne
 800a51c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800a520:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800a524:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800a528:	4770      	bxne	lr
 800a52a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800a52e:	bf08      	it	eq
 800a530:	4770      	bxeq	lr
 800a532:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800a536:	bf04      	itt	eq
 800a538:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800a53c:	4770      	bxeq	lr
 800a53e:	b530      	push	{r4, r5, lr}
 800a540:	f44f 7460 	mov.w	r4, #896	; 0x380
 800a544:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800a548:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800a54c:	e71c      	b.n	800a388 <__adddf3+0x138>
 800a54e:	bf00      	nop

0800a550 <__aeabi_ul2d>:
 800a550:	ea50 0201 	orrs.w	r2, r0, r1
 800a554:	bf08      	it	eq
 800a556:	4770      	bxeq	lr
 800a558:	b530      	push	{r4, r5, lr}
 800a55a:	f04f 0500 	mov.w	r5, #0
 800a55e:	e00a      	b.n	800a576 <__aeabi_l2d+0x16>

0800a560 <__aeabi_l2d>:
 800a560:	ea50 0201 	orrs.w	r2, r0, r1
 800a564:	bf08      	it	eq
 800a566:	4770      	bxeq	lr
 800a568:	b530      	push	{r4, r5, lr}
 800a56a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800a56e:	d502      	bpl.n	800a576 <__aeabi_l2d+0x16>
 800a570:	4240      	negs	r0, r0
 800a572:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a576:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800a57a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800a57e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800a582:	f43f aed8 	beq.w	800a336 <__adddf3+0xe6>
 800a586:	f04f 0203 	mov.w	r2, #3
 800a58a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a58e:	bf18      	it	ne
 800a590:	3203      	addne	r2, #3
 800a592:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a596:	bf18      	it	ne
 800a598:	3203      	addne	r2, #3
 800a59a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800a59e:	f1c2 0320 	rsb	r3, r2, #32
 800a5a2:	fa00 fc03 	lsl.w	ip, r0, r3
 800a5a6:	fa20 f002 	lsr.w	r0, r0, r2
 800a5aa:	fa01 fe03 	lsl.w	lr, r1, r3
 800a5ae:	ea40 000e 	orr.w	r0, r0, lr
 800a5b2:	fa21 f102 	lsr.w	r1, r1, r2
 800a5b6:	4414      	add	r4, r2
 800a5b8:	e6bd      	b.n	800a336 <__adddf3+0xe6>
 800a5ba:	bf00      	nop

0800a5bc <__aeabi_dmul>:
 800a5bc:	b570      	push	{r4, r5, r6, lr}
 800a5be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800a5c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800a5c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800a5ca:	bf1d      	ittte	ne
 800a5cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800a5d0:	ea94 0f0c 	teqne	r4, ip
 800a5d4:	ea95 0f0c 	teqne	r5, ip
 800a5d8:	f000 f8de 	bleq	800a798 <__aeabi_dmul+0x1dc>
 800a5dc:	442c      	add	r4, r5
 800a5de:	ea81 0603 	eor.w	r6, r1, r3
 800a5e2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800a5e6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800a5ea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800a5ee:	bf18      	it	ne
 800a5f0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800a5f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a5f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a5fc:	d038      	beq.n	800a670 <__aeabi_dmul+0xb4>
 800a5fe:	fba0 ce02 	umull	ip, lr, r0, r2
 800a602:	f04f 0500 	mov.w	r5, #0
 800a606:	fbe1 e502 	umlal	lr, r5, r1, r2
 800a60a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800a60e:	fbe0 e503 	umlal	lr, r5, r0, r3
 800a612:	f04f 0600 	mov.w	r6, #0
 800a616:	fbe1 5603 	umlal	r5, r6, r1, r3
 800a61a:	f09c 0f00 	teq	ip, #0
 800a61e:	bf18      	it	ne
 800a620:	f04e 0e01 	orrne.w	lr, lr, #1
 800a624:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800a628:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800a62c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800a630:	d204      	bcs.n	800a63c <__aeabi_dmul+0x80>
 800a632:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800a636:	416d      	adcs	r5, r5
 800a638:	eb46 0606 	adc.w	r6, r6, r6
 800a63c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800a640:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800a644:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800a648:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800a64c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800a650:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800a654:	bf88      	it	hi
 800a656:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800a65a:	d81e      	bhi.n	800a69a <__aeabi_dmul+0xde>
 800a65c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800a660:	bf08      	it	eq
 800a662:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800a666:	f150 0000 	adcs.w	r0, r0, #0
 800a66a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800a66e:	bd70      	pop	{r4, r5, r6, pc}
 800a670:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800a674:	ea46 0101 	orr.w	r1, r6, r1
 800a678:	ea40 0002 	orr.w	r0, r0, r2
 800a67c:	ea81 0103 	eor.w	r1, r1, r3
 800a680:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800a684:	bfc2      	ittt	gt
 800a686:	ebd4 050c 	rsbsgt	r5, r4, ip
 800a68a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800a68e:	bd70      	popgt	{r4, r5, r6, pc}
 800a690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a694:	f04f 0e00 	mov.w	lr, #0
 800a698:	3c01      	subs	r4, #1
 800a69a:	f300 80ab 	bgt.w	800a7f4 <__aeabi_dmul+0x238>
 800a69e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800a6a2:	bfde      	ittt	le
 800a6a4:	2000      	movle	r0, #0
 800a6a6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800a6aa:	bd70      	pople	{r4, r5, r6, pc}
 800a6ac:	f1c4 0400 	rsb	r4, r4, #0
 800a6b0:	3c20      	subs	r4, #32
 800a6b2:	da35      	bge.n	800a720 <__aeabi_dmul+0x164>
 800a6b4:	340c      	adds	r4, #12
 800a6b6:	dc1b      	bgt.n	800a6f0 <__aeabi_dmul+0x134>
 800a6b8:	f104 0414 	add.w	r4, r4, #20
 800a6bc:	f1c4 0520 	rsb	r5, r4, #32
 800a6c0:	fa00 f305 	lsl.w	r3, r0, r5
 800a6c4:	fa20 f004 	lsr.w	r0, r0, r4
 800a6c8:	fa01 f205 	lsl.w	r2, r1, r5
 800a6cc:	ea40 0002 	orr.w	r0, r0, r2
 800a6d0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800a6d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800a6d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800a6dc:	fa21 f604 	lsr.w	r6, r1, r4
 800a6e0:	eb42 0106 	adc.w	r1, r2, r6
 800a6e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a6e8:	bf08      	it	eq
 800a6ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a6ee:	bd70      	pop	{r4, r5, r6, pc}
 800a6f0:	f1c4 040c 	rsb	r4, r4, #12
 800a6f4:	f1c4 0520 	rsb	r5, r4, #32
 800a6f8:	fa00 f304 	lsl.w	r3, r0, r4
 800a6fc:	fa20 f005 	lsr.w	r0, r0, r5
 800a700:	fa01 f204 	lsl.w	r2, r1, r4
 800a704:	ea40 0002 	orr.w	r0, r0, r2
 800a708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a70c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800a710:	f141 0100 	adc.w	r1, r1, #0
 800a714:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a718:	bf08      	it	eq
 800a71a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a71e:	bd70      	pop	{r4, r5, r6, pc}
 800a720:	f1c4 0520 	rsb	r5, r4, #32
 800a724:	fa00 f205 	lsl.w	r2, r0, r5
 800a728:	ea4e 0e02 	orr.w	lr, lr, r2
 800a72c:	fa20 f304 	lsr.w	r3, r0, r4
 800a730:	fa01 f205 	lsl.w	r2, r1, r5
 800a734:	ea43 0302 	orr.w	r3, r3, r2
 800a738:	fa21 f004 	lsr.w	r0, r1, r4
 800a73c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a740:	fa21 f204 	lsr.w	r2, r1, r4
 800a744:	ea20 0002 	bic.w	r0, r0, r2
 800a748:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800a74c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a750:	bf08      	it	eq
 800a752:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a756:	bd70      	pop	{r4, r5, r6, pc}
 800a758:	f094 0f00 	teq	r4, #0
 800a75c:	d10f      	bne.n	800a77e <__aeabi_dmul+0x1c2>
 800a75e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800a762:	0040      	lsls	r0, r0, #1
 800a764:	eb41 0101 	adc.w	r1, r1, r1
 800a768:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a76c:	bf08      	it	eq
 800a76e:	3c01      	subeq	r4, #1
 800a770:	d0f7      	beq.n	800a762 <__aeabi_dmul+0x1a6>
 800a772:	ea41 0106 	orr.w	r1, r1, r6
 800a776:	f095 0f00 	teq	r5, #0
 800a77a:	bf18      	it	ne
 800a77c:	4770      	bxne	lr
 800a77e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800a782:	0052      	lsls	r2, r2, #1
 800a784:	eb43 0303 	adc.w	r3, r3, r3
 800a788:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800a78c:	bf08      	it	eq
 800a78e:	3d01      	subeq	r5, #1
 800a790:	d0f7      	beq.n	800a782 <__aeabi_dmul+0x1c6>
 800a792:	ea43 0306 	orr.w	r3, r3, r6
 800a796:	4770      	bx	lr
 800a798:	ea94 0f0c 	teq	r4, ip
 800a79c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800a7a0:	bf18      	it	ne
 800a7a2:	ea95 0f0c 	teqne	r5, ip
 800a7a6:	d00c      	beq.n	800a7c2 <__aeabi_dmul+0x206>
 800a7a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a7ac:	bf18      	it	ne
 800a7ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a7b2:	d1d1      	bne.n	800a758 <__aeabi_dmul+0x19c>
 800a7b4:	ea81 0103 	eor.w	r1, r1, r3
 800a7b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a7bc:	f04f 0000 	mov.w	r0, #0
 800a7c0:	bd70      	pop	{r4, r5, r6, pc}
 800a7c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a7c6:	bf06      	itte	eq
 800a7c8:	4610      	moveq	r0, r2
 800a7ca:	4619      	moveq	r1, r3
 800a7cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a7d0:	d019      	beq.n	800a806 <__aeabi_dmul+0x24a>
 800a7d2:	ea94 0f0c 	teq	r4, ip
 800a7d6:	d102      	bne.n	800a7de <__aeabi_dmul+0x222>
 800a7d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800a7dc:	d113      	bne.n	800a806 <__aeabi_dmul+0x24a>
 800a7de:	ea95 0f0c 	teq	r5, ip
 800a7e2:	d105      	bne.n	800a7f0 <__aeabi_dmul+0x234>
 800a7e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800a7e8:	bf1c      	itt	ne
 800a7ea:	4610      	movne	r0, r2
 800a7ec:	4619      	movne	r1, r3
 800a7ee:	d10a      	bne.n	800a806 <__aeabi_dmul+0x24a>
 800a7f0:	ea81 0103 	eor.w	r1, r1, r3
 800a7f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a7f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800a7fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a800:	f04f 0000 	mov.w	r0, #0
 800a804:	bd70      	pop	{r4, r5, r6, pc}
 800a806:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800a80a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800a80e:	bd70      	pop	{r4, r5, r6, pc}

0800a810 <__aeabi_ddiv>:
 800a810:	b570      	push	{r4, r5, r6, lr}
 800a812:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800a816:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800a81a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800a81e:	bf1d      	ittte	ne
 800a820:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800a824:	ea94 0f0c 	teqne	r4, ip
 800a828:	ea95 0f0c 	teqne	r5, ip
 800a82c:	f000 f8a7 	bleq	800a97e <__aeabi_ddiv+0x16e>
 800a830:	eba4 0405 	sub.w	r4, r4, r5
 800a834:	ea81 0e03 	eor.w	lr, r1, r3
 800a838:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800a83c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800a840:	f000 8088 	beq.w	800a954 <__aeabi_ddiv+0x144>
 800a844:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a848:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800a84c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800a850:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800a854:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800a858:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800a85c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800a860:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800a864:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800a868:	429d      	cmp	r5, r3
 800a86a:	bf08      	it	eq
 800a86c:	4296      	cmpeq	r6, r2
 800a86e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800a872:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800a876:	d202      	bcs.n	800a87e <__aeabi_ddiv+0x6e>
 800a878:	085b      	lsrs	r3, r3, #1
 800a87a:	ea4f 0232 	mov.w	r2, r2, rrx
 800a87e:	1ab6      	subs	r6, r6, r2
 800a880:	eb65 0503 	sbc.w	r5, r5, r3
 800a884:	085b      	lsrs	r3, r3, #1
 800a886:	ea4f 0232 	mov.w	r2, r2, rrx
 800a88a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800a88e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800a892:	ebb6 0e02 	subs.w	lr, r6, r2
 800a896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a89a:	bf22      	ittt	cs
 800a89c:	1ab6      	subcs	r6, r6, r2
 800a89e:	4675      	movcs	r5, lr
 800a8a0:	ea40 000c 	orrcs.w	r0, r0, ip
 800a8a4:	085b      	lsrs	r3, r3, #1
 800a8a6:	ea4f 0232 	mov.w	r2, r2, rrx
 800a8aa:	ebb6 0e02 	subs.w	lr, r6, r2
 800a8ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a8b2:	bf22      	ittt	cs
 800a8b4:	1ab6      	subcs	r6, r6, r2
 800a8b6:	4675      	movcs	r5, lr
 800a8b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800a8bc:	085b      	lsrs	r3, r3, #1
 800a8be:	ea4f 0232 	mov.w	r2, r2, rrx
 800a8c2:	ebb6 0e02 	subs.w	lr, r6, r2
 800a8c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a8ca:	bf22      	ittt	cs
 800a8cc:	1ab6      	subcs	r6, r6, r2
 800a8ce:	4675      	movcs	r5, lr
 800a8d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800a8d4:	085b      	lsrs	r3, r3, #1
 800a8d6:	ea4f 0232 	mov.w	r2, r2, rrx
 800a8da:	ebb6 0e02 	subs.w	lr, r6, r2
 800a8de:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a8e2:	bf22      	ittt	cs
 800a8e4:	1ab6      	subcs	r6, r6, r2
 800a8e6:	4675      	movcs	r5, lr
 800a8e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800a8ec:	ea55 0e06 	orrs.w	lr, r5, r6
 800a8f0:	d018      	beq.n	800a924 <__aeabi_ddiv+0x114>
 800a8f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800a8f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800a8fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800a8fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800a902:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800a906:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800a90a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800a90e:	d1c0      	bne.n	800a892 <__aeabi_ddiv+0x82>
 800a910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a914:	d10b      	bne.n	800a92e <__aeabi_ddiv+0x11e>
 800a916:	ea41 0100 	orr.w	r1, r1, r0
 800a91a:	f04f 0000 	mov.w	r0, #0
 800a91e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800a922:	e7b6      	b.n	800a892 <__aeabi_ddiv+0x82>
 800a924:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a928:	bf04      	itt	eq
 800a92a:	4301      	orreq	r1, r0
 800a92c:	2000      	moveq	r0, #0
 800a92e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800a932:	bf88      	it	hi
 800a934:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800a938:	f63f aeaf 	bhi.w	800a69a <__aeabi_dmul+0xde>
 800a93c:	ebb5 0c03 	subs.w	ip, r5, r3
 800a940:	bf04      	itt	eq
 800a942:	ebb6 0c02 	subseq.w	ip, r6, r2
 800a946:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800a94a:	f150 0000 	adcs.w	r0, r0, #0
 800a94e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800a952:	bd70      	pop	{r4, r5, r6, pc}
 800a954:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800a958:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800a95c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800a960:	bfc2      	ittt	gt
 800a962:	ebd4 050c 	rsbsgt	r5, r4, ip
 800a966:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800a96a:	bd70      	popgt	{r4, r5, r6, pc}
 800a96c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a970:	f04f 0e00 	mov.w	lr, #0
 800a974:	3c01      	subs	r4, #1
 800a976:	e690      	b.n	800a69a <__aeabi_dmul+0xde>
 800a978:	ea45 0e06 	orr.w	lr, r5, r6
 800a97c:	e68d      	b.n	800a69a <__aeabi_dmul+0xde>
 800a97e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800a982:	ea94 0f0c 	teq	r4, ip
 800a986:	bf08      	it	eq
 800a988:	ea95 0f0c 	teqeq	r5, ip
 800a98c:	f43f af3b 	beq.w	800a806 <__aeabi_dmul+0x24a>
 800a990:	ea94 0f0c 	teq	r4, ip
 800a994:	d10a      	bne.n	800a9ac <__aeabi_ddiv+0x19c>
 800a996:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800a99a:	f47f af34 	bne.w	800a806 <__aeabi_dmul+0x24a>
 800a99e:	ea95 0f0c 	teq	r5, ip
 800a9a2:	f47f af25 	bne.w	800a7f0 <__aeabi_dmul+0x234>
 800a9a6:	4610      	mov	r0, r2
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	e72c      	b.n	800a806 <__aeabi_dmul+0x24a>
 800a9ac:	ea95 0f0c 	teq	r5, ip
 800a9b0:	d106      	bne.n	800a9c0 <__aeabi_ddiv+0x1b0>
 800a9b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800a9b6:	f43f aefd 	beq.w	800a7b4 <__aeabi_dmul+0x1f8>
 800a9ba:	4610      	mov	r0, r2
 800a9bc:	4619      	mov	r1, r3
 800a9be:	e722      	b.n	800a806 <__aeabi_dmul+0x24a>
 800a9c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a9c4:	bf18      	it	ne
 800a9c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a9ca:	f47f aec5 	bne.w	800a758 <__aeabi_dmul+0x19c>
 800a9ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800a9d2:	f47f af0d 	bne.w	800a7f0 <__aeabi_dmul+0x234>
 800a9d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800a9da:	f47f aeeb 	bne.w	800a7b4 <__aeabi_dmul+0x1f8>
 800a9de:	e712      	b.n	800a806 <__aeabi_dmul+0x24a>

0800a9e0 <__gedf2>:
 800a9e0:	f04f 3cff 	mov.w	ip, #4294967295
 800a9e4:	e006      	b.n	800a9f4 <__cmpdf2+0x4>
 800a9e6:	bf00      	nop

0800a9e8 <__ledf2>:
 800a9e8:	f04f 0c01 	mov.w	ip, #1
 800a9ec:	e002      	b.n	800a9f4 <__cmpdf2+0x4>
 800a9ee:	bf00      	nop

0800a9f0 <__cmpdf2>:
 800a9f0:	f04f 0c01 	mov.w	ip, #1
 800a9f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 800a9f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800a9fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800aa00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800aa04:	bf18      	it	ne
 800aa06:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800aa0a:	d01b      	beq.n	800aa44 <__cmpdf2+0x54>
 800aa0c:	b001      	add	sp, #4
 800aa0e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800aa12:	bf0c      	ite	eq
 800aa14:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800aa18:	ea91 0f03 	teqne	r1, r3
 800aa1c:	bf02      	ittt	eq
 800aa1e:	ea90 0f02 	teqeq	r0, r2
 800aa22:	2000      	moveq	r0, #0
 800aa24:	4770      	bxeq	lr
 800aa26:	f110 0f00 	cmn.w	r0, #0
 800aa2a:	ea91 0f03 	teq	r1, r3
 800aa2e:	bf58      	it	pl
 800aa30:	4299      	cmppl	r1, r3
 800aa32:	bf08      	it	eq
 800aa34:	4290      	cmpeq	r0, r2
 800aa36:	bf2c      	ite	cs
 800aa38:	17d8      	asrcs	r0, r3, #31
 800aa3a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800aa3e:	f040 0001 	orr.w	r0, r0, #1
 800aa42:	4770      	bx	lr
 800aa44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800aa48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800aa4c:	d102      	bne.n	800aa54 <__cmpdf2+0x64>
 800aa4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800aa52:	d107      	bne.n	800aa64 <__cmpdf2+0x74>
 800aa54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800aa58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800aa5c:	d1d6      	bne.n	800aa0c <__cmpdf2+0x1c>
 800aa5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800aa62:	d0d3      	beq.n	800aa0c <__cmpdf2+0x1c>
 800aa64:	f85d 0b04 	ldr.w	r0, [sp], #4
 800aa68:	4770      	bx	lr
 800aa6a:	bf00      	nop

0800aa6c <__aeabi_cdrcmple>:
 800aa6c:	4684      	mov	ip, r0
 800aa6e:	4610      	mov	r0, r2
 800aa70:	4662      	mov	r2, ip
 800aa72:	468c      	mov	ip, r1
 800aa74:	4619      	mov	r1, r3
 800aa76:	4663      	mov	r3, ip
 800aa78:	e000      	b.n	800aa7c <__aeabi_cdcmpeq>
 800aa7a:	bf00      	nop

0800aa7c <__aeabi_cdcmpeq>:
 800aa7c:	b501      	push	{r0, lr}
 800aa7e:	f7ff ffb7 	bl	800a9f0 <__cmpdf2>
 800aa82:	2800      	cmp	r0, #0
 800aa84:	bf48      	it	mi
 800aa86:	f110 0f00 	cmnmi.w	r0, #0
 800aa8a:	bd01      	pop	{r0, pc}

0800aa8c <__aeabi_dcmpeq>:
 800aa8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800aa90:	f7ff fff4 	bl	800aa7c <__aeabi_cdcmpeq>
 800aa94:	bf0c      	ite	eq
 800aa96:	2001      	moveq	r0, #1
 800aa98:	2000      	movne	r0, #0
 800aa9a:	f85d fb08 	ldr.w	pc, [sp], #8
 800aa9e:	bf00      	nop

0800aaa0 <__aeabi_dcmplt>:
 800aaa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800aaa4:	f7ff ffea 	bl	800aa7c <__aeabi_cdcmpeq>
 800aaa8:	bf34      	ite	cc
 800aaaa:	2001      	movcc	r0, #1
 800aaac:	2000      	movcs	r0, #0
 800aaae:	f85d fb08 	ldr.w	pc, [sp], #8
 800aab2:	bf00      	nop

0800aab4 <__aeabi_dcmple>:
 800aab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800aab8:	f7ff ffe0 	bl	800aa7c <__aeabi_cdcmpeq>
 800aabc:	bf94      	ite	ls
 800aabe:	2001      	movls	r0, #1
 800aac0:	2000      	movhi	r0, #0
 800aac2:	f85d fb08 	ldr.w	pc, [sp], #8
 800aac6:	bf00      	nop

0800aac8 <__aeabi_dcmpge>:
 800aac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800aacc:	f7ff ffce 	bl	800aa6c <__aeabi_cdrcmple>
 800aad0:	bf94      	ite	ls
 800aad2:	2001      	movls	r0, #1
 800aad4:	2000      	movhi	r0, #0
 800aad6:	f85d fb08 	ldr.w	pc, [sp], #8
 800aada:	bf00      	nop

0800aadc <__aeabi_dcmpgt>:
 800aadc:	f84d ed08 	str.w	lr, [sp, #-8]!
 800aae0:	f7ff ffc4 	bl	800aa6c <__aeabi_cdrcmple>
 800aae4:	bf34      	ite	cc
 800aae6:	2001      	movcc	r0, #1
 800aae8:	2000      	movcs	r0, #0
 800aaea:	f85d fb08 	ldr.w	pc, [sp], #8
 800aaee:	bf00      	nop

0800aaf0 <__aeabi_dcmpun>:
 800aaf0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800aaf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800aaf8:	d102      	bne.n	800ab00 <__aeabi_dcmpun+0x10>
 800aafa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800aafe:	d10a      	bne.n	800ab16 <__aeabi_dcmpun+0x26>
 800ab00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800ab04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ab08:	d102      	bne.n	800ab10 <__aeabi_dcmpun+0x20>
 800ab0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800ab0e:	d102      	bne.n	800ab16 <__aeabi_dcmpun+0x26>
 800ab10:	f04f 0000 	mov.w	r0, #0
 800ab14:	4770      	bx	lr
 800ab16:	f04f 0001 	mov.w	r0, #1
 800ab1a:	4770      	bx	lr

0800ab1c <__aeabi_d2f>:
 800ab1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800ab20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800ab24:	bf24      	itt	cs
 800ab26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800ab2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800ab2e:	d90d      	bls.n	800ab4c <__aeabi_d2f+0x30>
 800ab30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800ab34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800ab38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800ab3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800ab40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800ab44:	bf08      	it	eq
 800ab46:	f020 0001 	biceq.w	r0, r0, #1
 800ab4a:	4770      	bx	lr
 800ab4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800ab50:	d121      	bne.n	800ab96 <__aeabi_d2f+0x7a>
 800ab52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800ab56:	bfbc      	itt	lt
 800ab58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800ab5c:	4770      	bxlt	lr
 800ab5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ab62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800ab66:	f1c2 0218 	rsb	r2, r2, #24
 800ab6a:	f1c2 0c20 	rsb	ip, r2, #32
 800ab6e:	fa10 f30c 	lsls.w	r3, r0, ip
 800ab72:	fa20 f002 	lsr.w	r0, r0, r2
 800ab76:	bf18      	it	ne
 800ab78:	f040 0001 	orrne.w	r0, r0, #1
 800ab7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800ab80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800ab84:	fa03 fc0c 	lsl.w	ip, r3, ip
 800ab88:	ea40 000c 	orr.w	r0, r0, ip
 800ab8c:	fa23 f302 	lsr.w	r3, r3, r2
 800ab90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ab94:	e7cc      	b.n	800ab30 <__aeabi_d2f+0x14>
 800ab96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800ab9a:	d107      	bne.n	800abac <__aeabi_d2f+0x90>
 800ab9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800aba0:	bf1e      	ittt	ne
 800aba2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800aba6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800abaa:	4770      	bxne	lr
 800abac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800abb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800abb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800abb8:	4770      	bx	lr
 800abba:	bf00      	nop

0800abbc <__aeabi_uldivmod>:
 800abbc:	b953      	cbnz	r3, 800abd4 <__aeabi_uldivmod+0x18>
 800abbe:	b94a      	cbnz	r2, 800abd4 <__aeabi_uldivmod+0x18>
 800abc0:	2900      	cmp	r1, #0
 800abc2:	bf08      	it	eq
 800abc4:	2800      	cmpeq	r0, #0
 800abc6:	bf1c      	itt	ne
 800abc8:	f04f 31ff 	movne.w	r1, #4294967295
 800abcc:	f04f 30ff 	movne.w	r0, #4294967295
 800abd0:	f000 b974 	b.w	800aebc <__aeabi_idiv0>
 800abd4:	f1ad 0c08 	sub.w	ip, sp, #8
 800abd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800abdc:	f000 f806 	bl	800abec <__udivmoddi4>
 800abe0:	f8dd e004 	ldr.w	lr, [sp, #4]
 800abe4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abe8:	b004      	add	sp, #16
 800abea:	4770      	bx	lr

0800abec <__udivmoddi4>:
 800abec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abf0:	9d08      	ldr	r5, [sp, #32]
 800abf2:	4604      	mov	r4, r0
 800abf4:	468e      	mov	lr, r1
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d14d      	bne.n	800ac96 <__udivmoddi4+0xaa>
 800abfa:	428a      	cmp	r2, r1
 800abfc:	4694      	mov	ip, r2
 800abfe:	d969      	bls.n	800acd4 <__udivmoddi4+0xe8>
 800ac00:	fab2 f282 	clz	r2, r2
 800ac04:	b152      	cbz	r2, 800ac1c <__udivmoddi4+0x30>
 800ac06:	fa01 f302 	lsl.w	r3, r1, r2
 800ac0a:	f1c2 0120 	rsb	r1, r2, #32
 800ac0e:	fa20 f101 	lsr.w	r1, r0, r1
 800ac12:	fa0c fc02 	lsl.w	ip, ip, r2
 800ac16:	ea41 0e03 	orr.w	lr, r1, r3
 800ac1a:	4094      	lsls	r4, r2
 800ac1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800ac20:	0c21      	lsrs	r1, r4, #16
 800ac22:	fbbe f6f8 	udiv	r6, lr, r8
 800ac26:	fa1f f78c 	uxth.w	r7, ip
 800ac2a:	fb08 e316 	mls	r3, r8, r6, lr
 800ac2e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ac32:	fb06 f107 	mul.w	r1, r6, r7
 800ac36:	4299      	cmp	r1, r3
 800ac38:	d90a      	bls.n	800ac50 <__udivmoddi4+0x64>
 800ac3a:	eb1c 0303 	adds.w	r3, ip, r3
 800ac3e:	f106 30ff 	add.w	r0, r6, #4294967295
 800ac42:	f080 811f 	bcs.w	800ae84 <__udivmoddi4+0x298>
 800ac46:	4299      	cmp	r1, r3
 800ac48:	f240 811c 	bls.w	800ae84 <__udivmoddi4+0x298>
 800ac4c:	3e02      	subs	r6, #2
 800ac4e:	4463      	add	r3, ip
 800ac50:	1a5b      	subs	r3, r3, r1
 800ac52:	b2a4      	uxth	r4, r4
 800ac54:	fbb3 f0f8 	udiv	r0, r3, r8
 800ac58:	fb08 3310 	mls	r3, r8, r0, r3
 800ac5c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800ac60:	fb00 f707 	mul.w	r7, r0, r7
 800ac64:	42a7      	cmp	r7, r4
 800ac66:	d90a      	bls.n	800ac7e <__udivmoddi4+0x92>
 800ac68:	eb1c 0404 	adds.w	r4, ip, r4
 800ac6c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac70:	f080 810a 	bcs.w	800ae88 <__udivmoddi4+0x29c>
 800ac74:	42a7      	cmp	r7, r4
 800ac76:	f240 8107 	bls.w	800ae88 <__udivmoddi4+0x29c>
 800ac7a:	4464      	add	r4, ip
 800ac7c:	3802      	subs	r0, #2
 800ac7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800ac82:	1be4      	subs	r4, r4, r7
 800ac84:	2600      	movs	r6, #0
 800ac86:	b11d      	cbz	r5, 800ac90 <__udivmoddi4+0xa4>
 800ac88:	40d4      	lsrs	r4, r2
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	e9c5 4300 	strd	r4, r3, [r5]
 800ac90:	4631      	mov	r1, r6
 800ac92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac96:	428b      	cmp	r3, r1
 800ac98:	d909      	bls.n	800acae <__udivmoddi4+0xc2>
 800ac9a:	2d00      	cmp	r5, #0
 800ac9c:	f000 80ef 	beq.w	800ae7e <__udivmoddi4+0x292>
 800aca0:	2600      	movs	r6, #0
 800aca2:	e9c5 0100 	strd	r0, r1, [r5]
 800aca6:	4630      	mov	r0, r6
 800aca8:	4631      	mov	r1, r6
 800acaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acae:	fab3 f683 	clz	r6, r3
 800acb2:	2e00      	cmp	r6, #0
 800acb4:	d14a      	bne.n	800ad4c <__udivmoddi4+0x160>
 800acb6:	428b      	cmp	r3, r1
 800acb8:	d302      	bcc.n	800acc0 <__udivmoddi4+0xd4>
 800acba:	4282      	cmp	r2, r0
 800acbc:	f200 80f9 	bhi.w	800aeb2 <__udivmoddi4+0x2c6>
 800acc0:	1a84      	subs	r4, r0, r2
 800acc2:	eb61 0303 	sbc.w	r3, r1, r3
 800acc6:	2001      	movs	r0, #1
 800acc8:	469e      	mov	lr, r3
 800acca:	2d00      	cmp	r5, #0
 800accc:	d0e0      	beq.n	800ac90 <__udivmoddi4+0xa4>
 800acce:	e9c5 4e00 	strd	r4, lr, [r5]
 800acd2:	e7dd      	b.n	800ac90 <__udivmoddi4+0xa4>
 800acd4:	b902      	cbnz	r2, 800acd8 <__udivmoddi4+0xec>
 800acd6:	deff      	udf	#255	; 0xff
 800acd8:	fab2 f282 	clz	r2, r2
 800acdc:	2a00      	cmp	r2, #0
 800acde:	f040 8092 	bne.w	800ae06 <__udivmoddi4+0x21a>
 800ace2:	eba1 010c 	sub.w	r1, r1, ip
 800ace6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800acea:	fa1f fe8c 	uxth.w	lr, ip
 800acee:	2601      	movs	r6, #1
 800acf0:	0c20      	lsrs	r0, r4, #16
 800acf2:	fbb1 f3f7 	udiv	r3, r1, r7
 800acf6:	fb07 1113 	mls	r1, r7, r3, r1
 800acfa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800acfe:	fb0e f003 	mul.w	r0, lr, r3
 800ad02:	4288      	cmp	r0, r1
 800ad04:	d908      	bls.n	800ad18 <__udivmoddi4+0x12c>
 800ad06:	eb1c 0101 	adds.w	r1, ip, r1
 800ad0a:	f103 38ff 	add.w	r8, r3, #4294967295
 800ad0e:	d202      	bcs.n	800ad16 <__udivmoddi4+0x12a>
 800ad10:	4288      	cmp	r0, r1
 800ad12:	f200 80cb 	bhi.w	800aeac <__udivmoddi4+0x2c0>
 800ad16:	4643      	mov	r3, r8
 800ad18:	1a09      	subs	r1, r1, r0
 800ad1a:	b2a4      	uxth	r4, r4
 800ad1c:	fbb1 f0f7 	udiv	r0, r1, r7
 800ad20:	fb07 1110 	mls	r1, r7, r0, r1
 800ad24:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800ad28:	fb0e fe00 	mul.w	lr, lr, r0
 800ad2c:	45a6      	cmp	lr, r4
 800ad2e:	d908      	bls.n	800ad42 <__udivmoddi4+0x156>
 800ad30:	eb1c 0404 	adds.w	r4, ip, r4
 800ad34:	f100 31ff 	add.w	r1, r0, #4294967295
 800ad38:	d202      	bcs.n	800ad40 <__udivmoddi4+0x154>
 800ad3a:	45a6      	cmp	lr, r4
 800ad3c:	f200 80bb 	bhi.w	800aeb6 <__udivmoddi4+0x2ca>
 800ad40:	4608      	mov	r0, r1
 800ad42:	eba4 040e 	sub.w	r4, r4, lr
 800ad46:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800ad4a:	e79c      	b.n	800ac86 <__udivmoddi4+0x9a>
 800ad4c:	f1c6 0720 	rsb	r7, r6, #32
 800ad50:	40b3      	lsls	r3, r6
 800ad52:	fa22 fc07 	lsr.w	ip, r2, r7
 800ad56:	ea4c 0c03 	orr.w	ip, ip, r3
 800ad5a:	fa20 f407 	lsr.w	r4, r0, r7
 800ad5e:	fa01 f306 	lsl.w	r3, r1, r6
 800ad62:	431c      	orrs	r4, r3
 800ad64:	40f9      	lsrs	r1, r7
 800ad66:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800ad6a:	fa00 f306 	lsl.w	r3, r0, r6
 800ad6e:	fbb1 f8f9 	udiv	r8, r1, r9
 800ad72:	0c20      	lsrs	r0, r4, #16
 800ad74:	fa1f fe8c 	uxth.w	lr, ip
 800ad78:	fb09 1118 	mls	r1, r9, r8, r1
 800ad7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800ad80:	fb08 f00e 	mul.w	r0, r8, lr
 800ad84:	4288      	cmp	r0, r1
 800ad86:	fa02 f206 	lsl.w	r2, r2, r6
 800ad8a:	d90b      	bls.n	800ada4 <__udivmoddi4+0x1b8>
 800ad8c:	eb1c 0101 	adds.w	r1, ip, r1
 800ad90:	f108 3aff 	add.w	sl, r8, #4294967295
 800ad94:	f080 8088 	bcs.w	800aea8 <__udivmoddi4+0x2bc>
 800ad98:	4288      	cmp	r0, r1
 800ad9a:	f240 8085 	bls.w	800aea8 <__udivmoddi4+0x2bc>
 800ad9e:	f1a8 0802 	sub.w	r8, r8, #2
 800ada2:	4461      	add	r1, ip
 800ada4:	1a09      	subs	r1, r1, r0
 800ada6:	b2a4      	uxth	r4, r4
 800ada8:	fbb1 f0f9 	udiv	r0, r1, r9
 800adac:	fb09 1110 	mls	r1, r9, r0, r1
 800adb0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800adb4:	fb00 fe0e 	mul.w	lr, r0, lr
 800adb8:	458e      	cmp	lr, r1
 800adba:	d908      	bls.n	800adce <__udivmoddi4+0x1e2>
 800adbc:	eb1c 0101 	adds.w	r1, ip, r1
 800adc0:	f100 34ff 	add.w	r4, r0, #4294967295
 800adc4:	d26c      	bcs.n	800aea0 <__udivmoddi4+0x2b4>
 800adc6:	458e      	cmp	lr, r1
 800adc8:	d96a      	bls.n	800aea0 <__udivmoddi4+0x2b4>
 800adca:	3802      	subs	r0, #2
 800adcc:	4461      	add	r1, ip
 800adce:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800add2:	fba0 9402 	umull	r9, r4, r0, r2
 800add6:	eba1 010e 	sub.w	r1, r1, lr
 800adda:	42a1      	cmp	r1, r4
 800addc:	46c8      	mov	r8, r9
 800adde:	46a6      	mov	lr, r4
 800ade0:	d356      	bcc.n	800ae90 <__udivmoddi4+0x2a4>
 800ade2:	d053      	beq.n	800ae8c <__udivmoddi4+0x2a0>
 800ade4:	b15d      	cbz	r5, 800adfe <__udivmoddi4+0x212>
 800ade6:	ebb3 0208 	subs.w	r2, r3, r8
 800adea:	eb61 010e 	sbc.w	r1, r1, lr
 800adee:	fa01 f707 	lsl.w	r7, r1, r7
 800adf2:	fa22 f306 	lsr.w	r3, r2, r6
 800adf6:	40f1      	lsrs	r1, r6
 800adf8:	431f      	orrs	r7, r3
 800adfa:	e9c5 7100 	strd	r7, r1, [r5]
 800adfe:	2600      	movs	r6, #0
 800ae00:	4631      	mov	r1, r6
 800ae02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae06:	f1c2 0320 	rsb	r3, r2, #32
 800ae0a:	40d8      	lsrs	r0, r3
 800ae0c:	fa0c fc02 	lsl.w	ip, ip, r2
 800ae10:	fa21 f303 	lsr.w	r3, r1, r3
 800ae14:	4091      	lsls	r1, r2
 800ae16:	4301      	orrs	r1, r0
 800ae18:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800ae1c:	fa1f fe8c 	uxth.w	lr, ip
 800ae20:	fbb3 f0f7 	udiv	r0, r3, r7
 800ae24:	fb07 3610 	mls	r6, r7, r0, r3
 800ae28:	0c0b      	lsrs	r3, r1, #16
 800ae2a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800ae2e:	fb00 f60e 	mul.w	r6, r0, lr
 800ae32:	429e      	cmp	r6, r3
 800ae34:	fa04 f402 	lsl.w	r4, r4, r2
 800ae38:	d908      	bls.n	800ae4c <__udivmoddi4+0x260>
 800ae3a:	eb1c 0303 	adds.w	r3, ip, r3
 800ae3e:	f100 38ff 	add.w	r8, r0, #4294967295
 800ae42:	d22f      	bcs.n	800aea4 <__udivmoddi4+0x2b8>
 800ae44:	429e      	cmp	r6, r3
 800ae46:	d92d      	bls.n	800aea4 <__udivmoddi4+0x2b8>
 800ae48:	3802      	subs	r0, #2
 800ae4a:	4463      	add	r3, ip
 800ae4c:	1b9b      	subs	r3, r3, r6
 800ae4e:	b289      	uxth	r1, r1
 800ae50:	fbb3 f6f7 	udiv	r6, r3, r7
 800ae54:	fb07 3316 	mls	r3, r7, r6, r3
 800ae58:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800ae5c:	fb06 f30e 	mul.w	r3, r6, lr
 800ae60:	428b      	cmp	r3, r1
 800ae62:	d908      	bls.n	800ae76 <__udivmoddi4+0x28a>
 800ae64:	eb1c 0101 	adds.w	r1, ip, r1
 800ae68:	f106 38ff 	add.w	r8, r6, #4294967295
 800ae6c:	d216      	bcs.n	800ae9c <__udivmoddi4+0x2b0>
 800ae6e:	428b      	cmp	r3, r1
 800ae70:	d914      	bls.n	800ae9c <__udivmoddi4+0x2b0>
 800ae72:	3e02      	subs	r6, #2
 800ae74:	4461      	add	r1, ip
 800ae76:	1ac9      	subs	r1, r1, r3
 800ae78:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800ae7c:	e738      	b.n	800acf0 <__udivmoddi4+0x104>
 800ae7e:	462e      	mov	r6, r5
 800ae80:	4628      	mov	r0, r5
 800ae82:	e705      	b.n	800ac90 <__udivmoddi4+0xa4>
 800ae84:	4606      	mov	r6, r0
 800ae86:	e6e3      	b.n	800ac50 <__udivmoddi4+0x64>
 800ae88:	4618      	mov	r0, r3
 800ae8a:	e6f8      	b.n	800ac7e <__udivmoddi4+0x92>
 800ae8c:	454b      	cmp	r3, r9
 800ae8e:	d2a9      	bcs.n	800ade4 <__udivmoddi4+0x1f8>
 800ae90:	ebb9 0802 	subs.w	r8, r9, r2
 800ae94:	eb64 0e0c 	sbc.w	lr, r4, ip
 800ae98:	3801      	subs	r0, #1
 800ae9a:	e7a3      	b.n	800ade4 <__udivmoddi4+0x1f8>
 800ae9c:	4646      	mov	r6, r8
 800ae9e:	e7ea      	b.n	800ae76 <__udivmoddi4+0x28a>
 800aea0:	4620      	mov	r0, r4
 800aea2:	e794      	b.n	800adce <__udivmoddi4+0x1e2>
 800aea4:	4640      	mov	r0, r8
 800aea6:	e7d1      	b.n	800ae4c <__udivmoddi4+0x260>
 800aea8:	46d0      	mov	r8, sl
 800aeaa:	e77b      	b.n	800ada4 <__udivmoddi4+0x1b8>
 800aeac:	3b02      	subs	r3, #2
 800aeae:	4461      	add	r1, ip
 800aeb0:	e732      	b.n	800ad18 <__udivmoddi4+0x12c>
 800aeb2:	4630      	mov	r0, r6
 800aeb4:	e709      	b.n	800acca <__udivmoddi4+0xde>
 800aeb6:	4464      	add	r4, ip
 800aeb8:	3802      	subs	r0, #2
 800aeba:	e742      	b.n	800ad42 <__udivmoddi4+0x156>

0800aebc <__aeabi_idiv0>:
 800aebc:	4770      	bx	lr
 800aebe:	bf00      	nop

0800aec0 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b088      	sub	sp, #32
 800aec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800aec6:	463b      	mov	r3, r7
 800aec8:	2220      	movs	r2, #32
 800aeca:	2100      	movs	r1, #0
 800aecc:	4618      	mov	r0, r3
 800aece:	f00c ffc5 	bl	8017e5c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800aed2:	4b3a      	ldr	r3, [pc, #232]	; (800afbc <MX_ADC2_Init+0xfc>)
 800aed4:	4a3a      	ldr	r2, [pc, #232]	; (800afc0 <MX_ADC2_Init+0x100>)
 800aed6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV128;
 800aed8:	4b38      	ldr	r3, [pc, #224]	; (800afbc <MX_ADC2_Init+0xfc>)
 800aeda:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
 800aede:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800aee0:	4b36      	ldr	r3, [pc, #216]	; (800afbc <MX_ADC2_Init+0xfc>)
 800aee2:	2200      	movs	r2, #0
 800aee4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800aee6:	4b35      	ldr	r3, [pc, #212]	; (800afbc <MX_ADC2_Init+0xfc>)
 800aee8:	2200      	movs	r2, #0
 800aeea:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800aeec:	4b33      	ldr	r3, [pc, #204]	; (800afbc <MX_ADC2_Init+0xfc>)
 800aeee:	2200      	movs	r2, #0
 800aef0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800aef2:	4b32      	ldr	r3, [pc, #200]	; (800afbc <MX_ADC2_Init+0xfc>)
 800aef4:	2201      	movs	r2, #1
 800aef6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800aef8:	4b30      	ldr	r3, [pc, #192]	; (800afbc <MX_ADC2_Init+0xfc>)
 800aefa:	2204      	movs	r2, #4
 800aefc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800aefe:	4b2f      	ldr	r3, [pc, #188]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af00:	2200      	movs	r2, #0
 800af02:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800af04:	4b2d      	ldr	r3, [pc, #180]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af06:	2201      	movs	r2, #1
 800af08:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 3;
 800af0a:	4b2c      	ldr	r3, [pc, #176]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af0c:	2203      	movs	r2, #3
 800af0e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800af10:	4b2a      	ldr	r3, [pc, #168]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af12:	2200      	movs	r2, #0
 800af14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800af18:	4b28      	ldr	r3, [pc, #160]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af1a:	2200      	movs	r2, #0
 800af1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800af1e:	4b27      	ldr	r3, [pc, #156]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af20:	2200      	movs	r2, #0
 800af22:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800af24:	4b25      	ldr	r3, [pc, #148]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af26:	2201      	movs	r2, #1
 800af28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800af2c:	4b23      	ldr	r3, [pc, #140]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af2e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800af32:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800af34:	4b21      	ldr	r3, [pc, #132]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af36:	2200      	movs	r2, #0
 800af38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800af3c:	481f      	ldr	r0, [pc, #124]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af3e:	f003 fe13 	bl	800eb68 <HAL_ADC_Init>
 800af42:	4603      	mov	r3, r0
 800af44:	2b00      	cmp	r3, #0
 800af46:	d001      	beq.n	800af4c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 800af48:	f002 fbba 	bl	800d6c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800af4c:	4b1d      	ldr	r3, [pc, #116]	; (800afc4 <MX_ADC2_Init+0x104>)
 800af4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800af50:	2306      	movs	r3, #6
 800af52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800af54:	2304      	movs	r3, #4
 800af56:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 800af58:	4b1b      	ldr	r3, [pc, #108]	; (800afc8 <MX_ADC2_Init+0x108>)
 800af5a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800af5c:	2304      	movs	r3, #4
 800af5e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800af60:	2300      	movs	r3, #0
 800af62:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800af64:	463b      	mov	r3, r7
 800af66:	4619      	mov	r1, r3
 800af68:	4814      	ldr	r0, [pc, #80]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af6a:	f004 f8b1 	bl	800f0d0 <HAL_ADC_ConfigChannel>
 800af6e:	4603      	mov	r3, r0
 800af70:	2b00      	cmp	r3, #0
 800af72:	d001      	beq.n	800af78 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 800af74:	f002 fba4 	bl	800d6c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800af78:	4b14      	ldr	r3, [pc, #80]	; (800afcc <MX_ADC2_Init+0x10c>)
 800af7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800af7c:	230c      	movs	r3, #12
 800af7e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800af80:	463b      	mov	r3, r7
 800af82:	4619      	mov	r1, r3
 800af84:	480d      	ldr	r0, [pc, #52]	; (800afbc <MX_ADC2_Init+0xfc>)
 800af86:	f004 f8a3 	bl	800f0d0 <HAL_ADC_ConfigChannel>
 800af8a:	4603      	mov	r3, r0
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d001      	beq.n	800af94 <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 800af90:	f002 fb96 	bl	800d6c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800af94:	4b0e      	ldr	r3, [pc, #56]	; (800afd0 <MX_ADC2_Init+0x110>)
 800af96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800af98:	2312      	movs	r3, #18
 800af9a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800af9c:	237f      	movs	r3, #127	; 0x7f
 800af9e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800afa0:	463b      	mov	r3, r7
 800afa2:	4619      	mov	r1, r3
 800afa4:	4805      	ldr	r0, [pc, #20]	; (800afbc <MX_ADC2_Init+0xfc>)
 800afa6:	f004 f893 	bl	800f0d0 <HAL_ADC_ConfigChannel>
 800afaa:	4603      	mov	r3, r0
 800afac:	2b00      	cmp	r3, #0
 800afae:	d001      	beq.n	800afb4 <MX_ADC2_Init+0xf4>
  {
    Error_Handler();
 800afb0:	f002 fb86 	bl	800d6c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800afb4:	bf00      	nop
 800afb6:	3720      	adds	r7, #32
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}
 800afbc:	20000094 	.word	0x20000094
 800afc0:	50000100 	.word	0x50000100
 800afc4:	04300002 	.word	0x04300002
 800afc8:	407f0000 	.word	0x407f0000
 800afcc:	19200040 	.word	0x19200040
 800afd0:	2a000400 	.word	0x2a000400

0800afd4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b0a0      	sub	sp, #128	; 0x80
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800afdc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800afe0:	2200      	movs	r2, #0
 800afe2:	601a      	str	r2, [r3, #0]
 800afe4:	605a      	str	r2, [r3, #4]
 800afe6:	609a      	str	r2, [r3, #8]
 800afe8:	60da      	str	r2, [r3, #12]
 800afea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800afec:	f107 0318 	add.w	r3, r7, #24
 800aff0:	2254      	movs	r2, #84	; 0x54
 800aff2:	2100      	movs	r1, #0
 800aff4:	4618      	mov	r0, r3
 800aff6:	f00c ff31 	bl	8017e5c <memset>
  if(adcHandle->Instance==ADC2)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4a4c      	ldr	r2, [pc, #304]	; (800b130 <HAL_ADC_MspInit+0x15c>)
 800b000:	4293      	cmp	r3, r2
 800b002:	f040 8090 	bne.w	800b126 <HAL_ADC_MspInit+0x152>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800b006:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b00a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800b00c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800b010:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b012:	f107 0318 	add.w	r3, r7, #24
 800b016:	4618      	mov	r0, r3
 800b018:	f006 ff7e 	bl	8011f18 <HAL_RCCEx_PeriphCLKConfig>
 800b01c:	4603      	mov	r3, r0
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d001      	beq.n	800b026 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 800b022:	f002 fb4d 	bl	800d6c0 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800b026:	4b43      	ldr	r3, [pc, #268]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b02a:	4a42      	ldr	r2, [pc, #264]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b02c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b030:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b032:	4b40      	ldr	r3, [pc, #256]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b036:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b03a:	617b      	str	r3, [r7, #20]
 800b03c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800b03e:	4b3d      	ldr	r3, [pc, #244]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b042:	4a3c      	ldr	r2, [pc, #240]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b044:	f043 0320 	orr.w	r3, r3, #32
 800b048:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b04a:	4b3a      	ldr	r3, [pc, #232]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b04c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b04e:	f003 0320 	and.w	r3, r3, #32
 800b052:	613b      	str	r3, [r7, #16]
 800b054:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b056:	4b37      	ldr	r3, [pc, #220]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b05a:	4a36      	ldr	r2, [pc, #216]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b05c:	f043 0304 	orr.w	r3, r3, #4
 800b060:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b062:	4b34      	ldr	r3, [pc, #208]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b066:	f003 0304 	and.w	r3, r3, #4
 800b06a:	60fb      	str	r3, [r7, #12]
 800b06c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b06e:	4b31      	ldr	r3, [pc, #196]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b072:	4a30      	ldr	r2, [pc, #192]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b074:	f043 0301 	orr.w	r3, r3, #1
 800b078:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b07a:	4b2e      	ldr	r3, [pc, #184]	; (800b134 <HAL_ADC_MspInit+0x160>)
 800b07c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b07e:	f003 0301 	and.w	r3, r3, #1
 800b082:	60bb      	str	r3, [r7, #8]
 800b084:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC2_IN6
    PC1     ------> ADC2_IN7
    PA0     ------> ADC2_IN1
    PA1     ------> ADC2_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800b086:	2302      	movs	r3, #2
 800b088:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b08a:	2303      	movs	r3, #3
 800b08c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b08e:	2300      	movs	r3, #0
 800b090:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b092:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800b096:	4619      	mov	r1, r3
 800b098:	4827      	ldr	r0, [pc, #156]	; (800b138 <HAL_ADC_MspInit+0x164>)
 800b09a:	f005 f961 	bl	8010360 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800b09e:	2303      	movs	r3, #3
 800b0a0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b0a2:	2303      	movs	r3, #3
 800b0a4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b0aa:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800b0ae:	4619      	mov	r1, r3
 800b0b0:	4822      	ldr	r0, [pc, #136]	; (800b13c <HAL_ADC_MspInit+0x168>)
 800b0b2:	f005 f955 	bl	8010360 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800b0b6:	2303      	movs	r3, #3
 800b0b8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b0ba:	2303      	movs	r3, #3
 800b0bc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b0c2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b0cc:	f005 f948 	bl	8010360 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 800b0d0:	4b1b      	ldr	r3, [pc, #108]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b0d2:	4a1c      	ldr	r2, [pc, #112]	; (800b144 <HAL_ADC_MspInit+0x170>)
 800b0d4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800b0d6:	4b1a      	ldr	r3, [pc, #104]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b0d8:	2224      	movs	r2, #36	; 0x24
 800b0da:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b0dc:	4b18      	ldr	r3, [pc, #96]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b0de:	2200      	movs	r2, #0
 800b0e0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800b0e2:	4b17      	ldr	r3, [pc, #92]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800b0e8:	4b15      	ldr	r3, [pc, #84]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b0ea:	2280      	movs	r2, #128	; 0x80
 800b0ec:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800b0ee:	4b14      	ldr	r3, [pc, #80]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b0f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b0f4:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800b0f6:	4b12      	ldr	r3, [pc, #72]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b0f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b0fc:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800b0fe:	4b10      	ldr	r3, [pc, #64]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b100:	2220      	movs	r2, #32
 800b102:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800b104:	4b0e      	ldr	r3, [pc, #56]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b106:	2200      	movs	r2, #0
 800b108:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800b10a:	480d      	ldr	r0, [pc, #52]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b10c:	f004 fdf6 	bl	800fcfc <HAL_DMA_Init>
 800b110:	4603      	mov	r3, r0
 800b112:	2b00      	cmp	r3, #0
 800b114:	d001      	beq.n	800b11a <HAL_ADC_MspInit+0x146>
    {
      Error_Handler();
 800b116:	f002 fad3 	bl	800d6c0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	4a08      	ldr	r2, [pc, #32]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b11e:	655a      	str	r2, [r3, #84]	; 0x54
 800b120:	4a07      	ldr	r2, [pc, #28]	; (800b140 <HAL_ADC_MspInit+0x16c>)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800b126:	bf00      	nop
 800b128:	3780      	adds	r7, #128	; 0x80
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	50000100 	.word	0x50000100
 800b134:	40021000 	.word	0x40021000
 800b138:	48001400 	.word	0x48001400
 800b13c:	48000800 	.word	0x48000800
 800b140:	20000100 	.word	0x20000100
 800b144:	40020008 	.word	0x40020008

0800b148 <Battery_ReadBatteryVoltage>:

#include "adc_voltage_current_measurement.h"



void Battery_ReadBatteryVoltage(Battery_t * battery_struct,uint16_t BatteryMonitoringData[]){
 800b148:	b580      	push	{r7, lr}
 800b14a:	b082      	sub	sp, #8
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	6039      	str	r1, [r7, #0]
	battery_struct->BatteryVoltage = (BatteryMonitoringData[BATTERY_VOLTAGE_RANK]*ADC_VOLTAGE_REF)/ADC_BIT_VALUE;
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	3304      	adds	r3, #4
 800b156:	881b      	ldrh	r3, [r3, #0]
 800b158:	4618      	mov	r0, r3
 800b15a:	f7ff f9c5 	bl	800a4e8 <__aeabi_i2d>
 800b15e:	a30f      	add	r3, pc, #60	; (adr r3, 800b19c <Battery_ReadBatteryVoltage+0x54>)
 800b160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b164:	f7ff fa2a 	bl	800a5bc <__aeabi_dmul>
 800b168:	4602      	mov	r2, r0
 800b16a:	460b      	mov	r3, r1
 800b16c:	4610      	mov	r0, r2
 800b16e:	4619      	mov	r1, r3
 800b170:	f04f 0200 	mov.w	r2, #0
 800b174:	4b08      	ldr	r3, [pc, #32]	; (800b198 <Battery_ReadBatteryVoltage+0x50>)
 800b176:	f7ff fb4b 	bl	800a810 <__aeabi_ddiv>
 800b17a:	4602      	mov	r2, r0
 800b17c:	460b      	mov	r3, r1
 800b17e:	4610      	mov	r0, r2
 800b180:	4619      	mov	r1, r3
 800b182:	f7ff fccb 	bl	800ab1c <__aeabi_d2f>
 800b186:	4602      	mov	r2, r0
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	601a      	str	r2, [r3, #0]
}
 800b18c:	bf00      	nop
 800b18e:	3708      	adds	r7, #8
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}
 800b194:	f3af 8000 	nop.w
 800b198:	40b00000 	.word	0x40b00000
 800b19c:	66666666 	.word	0x66666666
 800b1a0:	400a6666 	.word	0x400a6666
 800b1a4:	00000000 	.word	0x00000000

0800b1a8 <Battery_ReadCurrent3V3>:

void Battery_ReadCurrent3V3(Battery_t * battery_struct,uint16_t BatteryMonitoringData[]){
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b084      	sub	sp, #16
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
 800b1b0:	6039      	str	r1, [r7, #0]
	float32_t shunt_resistor_voltage = (BatteryMonitoringData[BATTERY_3V3CURR_RANK]*ADC_VOLTAGE_REF)/ADC_BIT_VALUE;
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	3302      	adds	r3, #2
 800b1b6:	881b      	ldrh	r3, [r3, #0]
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f7ff f995 	bl	800a4e8 <__aeabi_i2d>
 800b1be:	a319      	add	r3, pc, #100	; (adr r3, 800b224 <Battery_ReadCurrent3V3+0x7c>)
 800b1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c4:	f7ff f9fa 	bl	800a5bc <__aeabi_dmul>
 800b1c8:	4602      	mov	r2, r0
 800b1ca:	460b      	mov	r3, r1
 800b1cc:	4610      	mov	r0, r2
 800b1ce:	4619      	mov	r1, r3
 800b1d0:	f04f 0200 	mov.w	r2, #0
 800b1d4:	4b12      	ldr	r3, [pc, #72]	; (800b220 <Battery_ReadCurrent3V3+0x78>)
 800b1d6:	f7ff fb1b 	bl	800a810 <__aeabi_ddiv>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	460b      	mov	r3, r1
 800b1de:	4610      	mov	r0, r2
 800b1e0:	4619      	mov	r1, r3
 800b1e2:	f7ff fc9b 	bl	800ab1c <__aeabi_d2f>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	60fb      	str	r3, [r7, #12]
	battery_struct->CurrentConsumption3V3 = shunt_resistor_voltage/SHUNT_RESISTOR_VALUE;
 800b1ea:	68f8      	ldr	r0, [r7, #12]
 800b1ec:	f7ff f98e 	bl	800a50c <__aeabi_f2d>
 800b1f0:	a309      	add	r3, pc, #36	; (adr r3, 800b218 <Battery_ReadCurrent3V3+0x70>)
 800b1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1f6:	f7ff fb0b 	bl	800a810 <__aeabi_ddiv>
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	460b      	mov	r3, r1
 800b1fe:	4610      	mov	r0, r2
 800b200:	4619      	mov	r1, r3
 800b202:	f7ff fc8b 	bl	800ab1c <__aeabi_d2f>
 800b206:	4602      	mov	r2, r0
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	605a      	str	r2, [r3, #4]
}
 800b20c:	bf00      	nop
 800b20e:	3710      	adds	r7, #16
 800b210:	46bd      	mov	sp, r7
 800b212:	bd80      	pop	{r7, pc}
 800b214:	f3af 8000 	nop.w
 800b218:	d2f1a9fc 	.word	0xd2f1a9fc
 800b21c:	3f60624d 	.word	0x3f60624d
 800b220:	40b00000 	.word	0x40b00000
 800b224:	66666666 	.word	0x66666666
 800b228:	400a6666 	.word	0x400a6666
 800b22c:	00000000 	.word	0x00000000

0800b230 <Battery_ReadCurrent5V>:

void Battery_ReadCurrent5V(Battery_t * battery_struct,uint16_t BatteryMonitoringData[]){
 800b230:	b580      	push	{r7, lr}
 800b232:	b084      	sub	sp, #16
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
 800b238:	6039      	str	r1, [r7, #0]
	float32_t shunt_resistor_voltage = (BatteryMonitoringData[BATTERY_5VCURR_RANK]*ADC_VOLTAGE_REF)/ADC_BIT_VALUE;
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	881b      	ldrh	r3, [r3, #0]
 800b23e:	4618      	mov	r0, r3
 800b240:	f7ff f952 	bl	800a4e8 <__aeabi_i2d>
 800b244:	a319      	add	r3, pc, #100	; (adr r3, 800b2ac <Battery_ReadCurrent5V+0x7c>)
 800b246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24a:	f7ff f9b7 	bl	800a5bc <__aeabi_dmul>
 800b24e:	4602      	mov	r2, r0
 800b250:	460b      	mov	r3, r1
 800b252:	4610      	mov	r0, r2
 800b254:	4619      	mov	r1, r3
 800b256:	f04f 0200 	mov.w	r2, #0
 800b25a:	4b13      	ldr	r3, [pc, #76]	; (800b2a8 <Battery_ReadCurrent5V+0x78>)
 800b25c:	f7ff fad8 	bl	800a810 <__aeabi_ddiv>
 800b260:	4602      	mov	r2, r0
 800b262:	460b      	mov	r3, r1
 800b264:	4610      	mov	r0, r2
 800b266:	4619      	mov	r1, r3
 800b268:	f7ff fc58 	bl	800ab1c <__aeabi_d2f>
 800b26c:	4603      	mov	r3, r0
 800b26e:	60fb      	str	r3, [r7, #12]
	battery_struct->CurrentConsumption5V = shunt_resistor_voltage/SHUNT_RESISTOR_VALUE;
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f7ff f94b 	bl	800a50c <__aeabi_f2d>
 800b276:	a30a      	add	r3, pc, #40	; (adr r3, 800b2a0 <Battery_ReadCurrent5V+0x70>)
 800b278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b27c:	f7ff fac8 	bl	800a810 <__aeabi_ddiv>
 800b280:	4602      	mov	r2, r0
 800b282:	460b      	mov	r3, r1
 800b284:	4610      	mov	r0, r2
 800b286:	4619      	mov	r1, r3
 800b288:	f7ff fc48 	bl	800ab1c <__aeabi_d2f>
 800b28c:	4602      	mov	r2, r0
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	609a      	str	r2, [r3, #8]
}
 800b292:	bf00      	nop
 800b294:	3710      	adds	r7, #16
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}
 800b29a:	bf00      	nop
 800b29c:	f3af 8000 	nop.w
 800b2a0:	d2f1a9fc 	.word	0xd2f1a9fc
 800b2a4:	3f60624d 	.word	0x3f60624d
 800b2a8:	40b00000 	.word	0x40b00000
 800b2ac:	66666666 	.word	0x66666666
 800b2b0:	400a6666 	.word	0x400a6666
 800b2b4:	00000000 	.word	0x00000000

0800b2b8 <Battery_RemaningTime>:

void Battery_RemaningTime(Battery_t * battery_struct){
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b084      	sub	sp, #16
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]

	float32_t current_average = battery_struct->CurrentConsumption3V3 + battery_struct->CurrentConsumption5V;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	ed93 7a01 	vldr	s14, [r3, #4]
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	edd3 7a02 	vldr	s15, [r3, #8]
 800b2cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b2d0:	edc7 7a03 	vstr	s15, [r7, #12]
	float32_t battery_remaining_hour = BATTERRY_CAPACITY/current_average;
 800b2d4:	68f8      	ldr	r0, [r7, #12]
 800b2d6:	f7ff f919 	bl	800a50c <__aeabi_f2d>
 800b2da:	4602      	mov	r2, r0
 800b2dc:	460b      	mov	r3, r1
 800b2de:	a10f      	add	r1, pc, #60	; (adr r1, 800b31c <Battery_RemaningTime+0x64>)
 800b2e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2e4:	f7ff fa94 	bl	800a810 <__aeabi_ddiv>
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	460b      	mov	r3, r1
 800b2ec:	4610      	mov	r0, r2
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	f7ff fc14 	bl	800ab1c <__aeabi_d2f>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	60bb      	str	r3, [r7, #8]
	battery_struct->battery_left_ms = (battery_remaining_hour*3600000);
 800b2f8:	edd7 7a02 	vldr	s15, [r7, #8]
 800b2fc:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800b318 <Battery_RemaningTime+0x60>
 800b300:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b304:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b308:	ee17 2a90 	vmov	r2, s15
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	60da      	str	r2, [r3, #12]
}
 800b310:	bf00      	nop
 800b312:	3710      	adds	r7, #16
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}
 800b318:	4a5bba00 	.word	0x4a5bba00
 800b31c:	9999999a 	.word	0x9999999a
 800b320:	40019999 	.word	0x40019999

0800b324 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800b324:	b5b0      	push	{r4, r5, r7, lr}
 800b326:	b0b8      	sub	sp, #224	; 0xe0
 800b328:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN Init */

	/*Configure output for timer*/
	PropulsionAndControl_Init(&HDW_CONTROLLER_struct, ESC_GPIO_PIN, ESC_GPIO_PORT, SERVO_LEFT_GPIO_PIN, SERVO_LEFT_GPIO_PORT, SERVO_RIGHT_GPIO_PIN, SERVO_RIGHT_GPIO_PORT, ESC_TIMER_CHANNEL_NBR, SERVO_LEFT_TIMER_CHANNEL_NBR, SERVO_RIGHT_TIMER_CHANNEL_NBR, &htim4);
 800b32a:	4b6b      	ldr	r3, [pc, #428]	; (800b4d8 <MX_FREERTOS_Init+0x1b4>)
 800b32c:	9306      	str	r3, [sp, #24]
 800b32e:	2302      	movs	r3, #2
 800b330:	9305      	str	r3, [sp, #20]
 800b332:	2301      	movs	r3, #1
 800b334:	9304      	str	r3, [sp, #16]
 800b336:	2304      	movs	r3, #4
 800b338:	9303      	str	r3, [sp, #12]
 800b33a:	4b68      	ldr	r3, [pc, #416]	; (800b4dc <MX_FREERTOS_Init+0x1b8>)
 800b33c:	9302      	str	r3, [sp, #8]
 800b33e:	2380      	movs	r3, #128	; 0x80
 800b340:	9301      	str	r3, [sp, #4]
 800b342:	4b66      	ldr	r3, [pc, #408]	; (800b4dc <MX_FREERTOS_Init+0x1b8>)
 800b344:	9300      	str	r3, [sp, #0]
 800b346:	2340      	movs	r3, #64	; 0x40
 800b348:	4a64      	ldr	r2, [pc, #400]	; (800b4dc <MX_FREERTOS_Init+0x1b8>)
 800b34a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b34e:	4864      	ldr	r0, [pc, #400]	; (800b4e0 <MX_FREERTOS_Init+0x1bc>)
 800b350:	f002 fc2c 	bl	800dbac <PropulsionAndControl_Init>

	/*Init for IMU sensors*/
	BNO055_Init(&hi2c2, &IMU_BNO055_struct);
 800b354:	4963      	ldr	r1, [pc, #396]	; (800b4e4 <MX_FREERTOS_Init+0x1c0>)
 800b356:	4864      	ldr	r0, [pc, #400]	; (800b4e8 <MX_FREERTOS_Init+0x1c4>)
 800b358:	f000 fe2d 	bl	800bfb6 <BNO055_Init>


  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of I2C_Controller */
  osMutexDef(I2C_Controller);
 800b35c:	2300      	movs	r3, #0
 800b35e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  I2C_ControllerHandle = osMutexCreate(osMutex(I2C_Controller));
 800b362:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800b366:	4618      	mov	r0, r3
 800b368:	f00a fc50 	bl	8015c0c <osMutexCreate>
 800b36c:	4603      	mov	r3, r0
 800b36e:	4a5f      	ldr	r2, [pc, #380]	; (800b4ec <MX_FREERTOS_Init+0x1c8>)
 800b370:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of GPS_UART_Semaphore */
  osSemaphoreDef(GPS_UART_Semaphore);
 800b372:	2300      	movs	r3, #0
 800b374:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  GPS_UART_SemaphoreHandle = osSemaphoreCreate(osSemaphore(GPS_UART_Semaphore), 1);
 800b378:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800b37c:	2101      	movs	r1, #1
 800b37e:	4618      	mov	r0, r3
 800b380:	f00a fc50 	bl	8015c24 <osSemaphoreCreate>
 800b384:	4603      	mov	r3, r0
 800b386:	4a5a      	ldr	r2, [pc, #360]	; (800b4f0 <MX_FREERTOS_Init+0x1cc>)
 800b388:	6013      	str	r3, [r2, #0]

  /* definition and creation of HG_PROTECTION_SEM */
  osSemaphoreDef(HG_PROTECTION_SEM);
 800b38a:	2300      	movs	r3, #0
 800b38c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  HG_PROTECTION_SEMHandle = osSemaphoreCreate(osSemaphore(HG_PROTECTION_SEM), 1);
 800b390:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800b394:	2101      	movs	r1, #1
 800b396:	4618      	mov	r0, r3
 800b398:	f00a fc44 	bl	8015c24 <osSemaphoreCreate>
 800b39c:	4603      	mov	r3, r0
 800b39e:	4a55      	ldr	r2, [pc, #340]	; (800b4f4 <MX_FREERTOS_Init+0x1d0>)
 800b3a0:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of LedTask */
  osThreadDef(LedTask, StartLedTask, osPriorityNormal, 0, 128);
 800b3a2:	4b55      	ldr	r3, [pc, #340]	; (800b4f8 <MX_FREERTOS_Init+0x1d4>)
 800b3a4:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 800b3a8:	461d      	mov	r5, r3
 800b3aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b3ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b3ae:	682b      	ldr	r3, [r5, #0]
 800b3b0:	6023      	str	r3, [r4, #0]
  LedTaskHandle = osThreadCreate(osThread(LedTask), NULL);
 800b3b2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800b3b6:	2100      	movs	r1, #0
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f00a fbec 	bl	8015b96 <osThreadCreate>
 800b3be:	4603      	mov	r3, r0
 800b3c0:	4a4e      	ldr	r2, [pc, #312]	; (800b4fc <MX_FREERTOS_Init+0x1d8>)
 800b3c2:	6013      	str	r3, [r2, #0]

  /* definition and creation of Roll_PID */
  osThreadDef(Roll_PID, StartRoll_PID, osPriorityLow, 0, 128);
 800b3c4:	4b4e      	ldr	r3, [pc, #312]	; (800b500 <MX_FREERTOS_Init+0x1dc>)
 800b3c6:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 800b3ca:	461d      	mov	r5, r3
 800b3cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b3ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b3d0:	682b      	ldr	r3, [r5, #0]
 800b3d2:	6023      	str	r3, [r4, #0]
  Roll_PIDHandle = osThreadCreate(osThread(Roll_PID), NULL);
 800b3d4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800b3d8:	2100      	movs	r1, #0
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f00a fbdb 	bl	8015b96 <osThreadCreate>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	4a48      	ldr	r2, [pc, #288]	; (800b504 <MX_FREERTOS_Init+0x1e0>)
 800b3e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of Pitch_PID */
  osThreadDef(Pitch_PID, StartPitch_PID, osPriorityLow, 0, 128);
 800b3e6:	4b48      	ldr	r3, [pc, #288]	; (800b508 <MX_FREERTOS_Init+0x1e4>)
 800b3e8:	f107 0478 	add.w	r4, r7, #120	; 0x78
 800b3ec:	461d      	mov	r5, r3
 800b3ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b3f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b3f2:	682b      	ldr	r3, [r5, #0]
 800b3f4:	6023      	str	r3, [r4, #0]
  Pitch_PIDHandle = osThreadCreate(osThread(Pitch_PID), NULL);
 800b3f6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800b3fa:	2100      	movs	r1, #0
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	f00a fbca 	bl	8015b96 <osThreadCreate>
 800b402:	4603      	mov	r3, r0
 800b404:	4a41      	ldr	r2, [pc, #260]	; (800b50c <MX_FREERTOS_Init+0x1e8>)
 800b406:	6013      	str	r3, [r2, #0]

  /* definition and creation of Yaw_PID */
  osThreadDef(Yaw_PID, StartYaw_PID, osPriorityLow, 0, 128);
 800b408:	4b41      	ldr	r3, [pc, #260]	; (800b510 <MX_FREERTOS_Init+0x1ec>)
 800b40a:	f107 0464 	add.w	r4, r7, #100	; 0x64
 800b40e:	461d      	mov	r5, r3
 800b410:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b412:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b414:	682b      	ldr	r3, [r5, #0]
 800b416:	6023      	str	r3, [r4, #0]
  Yaw_PIDHandle = osThreadCreate(osThread(Yaw_PID), NULL);
 800b418:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800b41c:	2100      	movs	r1, #0
 800b41e:	4618      	mov	r0, r3
 800b420:	f00a fbb9 	bl	8015b96 <osThreadCreate>
 800b424:	4603      	mov	r3, r0
 800b426:	4a3b      	ldr	r2, [pc, #236]	; (800b514 <MX_FREERTOS_Init+0x1f0>)
 800b428:	6013      	str	r3, [r2, #0]

  /* definition and creation of PressureMonitor */
  osThreadDef(PressureMonitor, StartPressureMonitor, osPriorityLow, 0, 128);
 800b42a:	4b3b      	ldr	r3, [pc, #236]	; (800b518 <MX_FREERTOS_Init+0x1f4>)
 800b42c:	f107 0450 	add.w	r4, r7, #80	; 0x50
 800b430:	461d      	mov	r5, r3
 800b432:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b434:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b436:	682b      	ldr	r3, [r5, #0]
 800b438:	6023      	str	r3, [r4, #0]
  PressureMonitorHandle = osThreadCreate(osThread(PressureMonitor), NULL);
 800b43a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800b43e:	2100      	movs	r1, #0
 800b440:	4618      	mov	r0, r3
 800b442:	f00a fba8 	bl	8015b96 <osThreadCreate>
 800b446:	4603      	mov	r3, r0
 800b448:	4a34      	ldr	r2, [pc, #208]	; (800b51c <MX_FREERTOS_Init+0x1f8>)
 800b44a:	6013      	str	r3, [r2, #0]

  /* definition and creation of GPS */
  osThreadDef(GPS, StartGPS, osPriorityLow, 0, 128);
 800b44c:	4b34      	ldr	r3, [pc, #208]	; (800b520 <MX_FREERTOS_Init+0x1fc>)
 800b44e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800b452:	461d      	mov	r5, r3
 800b454:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b456:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b458:	682b      	ldr	r3, [r5, #0]
 800b45a:	6023      	str	r3, [r4, #0]
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 800b45c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800b460:	2100      	movs	r1, #0
 800b462:	4618      	mov	r0, r3
 800b464:	f00a fb97 	bl	8015b96 <osThreadCreate>
 800b468:	4603      	mov	r3, r0
 800b46a:	4a2e      	ldr	r2, [pc, #184]	; (800b524 <MX_FREERTOS_Init+0x200>)
 800b46c:	6013      	str	r3, [r2, #0]

  /* definition and creation of MainTask */
  osThreadDef(MainTask, StartMainTask, osPriorityLow, 0, 256);
 800b46e:	4b2e      	ldr	r3, [pc, #184]	; (800b528 <MX_FREERTOS_Init+0x204>)
 800b470:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800b474:	461d      	mov	r5, r3
 800b476:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b478:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b47a:	682b      	ldr	r3, [r5, #0]
 800b47c:	6023      	str	r3, [r4, #0]
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 800b47e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b482:	2100      	movs	r1, #0
 800b484:	4618      	mov	r0, r3
 800b486:	f00a fb86 	bl	8015b96 <osThreadCreate>
 800b48a:	4603      	mov	r3, r0
 800b48c:	4a27      	ldr	r2, [pc, #156]	; (800b52c <MX_FREERTOS_Init+0x208>)
 800b48e:	6013      	str	r3, [r2, #0]

  /* definition and creation of BatteryMonitori */
  osThreadDef(BatteryMonitori, StartBatteryMonitoring, osPriorityLow, 0, 128);
 800b490:	4b27      	ldr	r3, [pc, #156]	; (800b530 <MX_FREERTOS_Init+0x20c>)
 800b492:	f107 0414 	add.w	r4, r7, #20
 800b496:	461d      	mov	r5, r3
 800b498:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b49a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b49c:	682b      	ldr	r3, [r5, #0]
 800b49e:	6023      	str	r3, [r4, #0]
  BatteryMonitoriHandle = osThreadCreate(osThread(BatteryMonitori), NULL);
 800b4a0:	f107 0314 	add.w	r3, r7, #20
 800b4a4:	2100      	movs	r1, #0
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f00a fb75 	bl	8015b96 <osThreadCreate>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	4a21      	ldr	r2, [pc, #132]	; (800b534 <MX_FREERTOS_Init+0x210>)
 800b4b0:	6013      	str	r3, [r2, #0]

  /* definition and creation of Telemetry */
  osThreadDef(Telemetry, StartTelemetry, osPriorityIdle, 0, 256);
 800b4b2:	4b21      	ldr	r3, [pc, #132]	; (800b538 <MX_FREERTOS_Init+0x214>)
 800b4b4:	463c      	mov	r4, r7
 800b4b6:	461d      	mov	r5, r3
 800b4b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b4ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b4bc:	682b      	ldr	r3, [r5, #0]
 800b4be:	6023      	str	r3, [r4, #0]
  TelemetryHandle = osThreadCreate(osThread(Telemetry), NULL);
 800b4c0:	463b      	mov	r3, r7
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	f00a fb66 	bl	8015b96 <osThreadCreate>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	4a1b      	ldr	r2, [pc, #108]	; (800b53c <MX_FREERTOS_Init+0x218>)
 800b4ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800b4d0:	bf00      	nop
 800b4d2:	37c0      	adds	r7, #192	; 0xc0
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bdb0      	pop	{r4, r5, r7, pc}
 800b4d8:	200008b4 	.word	0x200008b4
 800b4dc:	48000400 	.word	0x48000400
 800b4e0:	20000304 	.word	0x20000304
 800b4e4:	20000248 	.word	0x20000248
 800b4e8:	200001fc 	.word	0x200001fc
 800b4ec:	200001f0 	.word	0x200001f0
 800b4f0:	200001f4 	.word	0x200001f4
 800b4f4:	200001f8 	.word	0x200001f8
 800b4f8:	08019034 	.word	0x08019034
 800b4fc:	200001cc 	.word	0x200001cc
 800b500:	08019048 	.word	0x08019048
 800b504:	200001d0 	.word	0x200001d0
 800b508:	0801905c 	.word	0x0801905c
 800b50c:	200001d4 	.word	0x200001d4
 800b510:	08019070 	.word	0x08019070
 800b514:	200001d8 	.word	0x200001d8
 800b518:	08019084 	.word	0x08019084
 800b51c:	200001dc 	.word	0x200001dc
 800b520:	08019098 	.word	0x08019098
 800b524:	200001e0 	.word	0x200001e0
 800b528:	080190ac 	.word	0x080190ac
 800b52c:	200001e4 	.word	0x200001e4
 800b530:	080190c0 	.word	0x080190c0
 800b534:	200001e8 	.word	0x200001e8
 800b538:	080190d4 	.word	0x080190d4
 800b53c:	200001ec 	.word	0x200001ec

0800b540 <StartLedTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartLedTask */
void StartLedTask(void const * argument)
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b082      	sub	sp, #8
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	/*htim3.Instance->CCR1 = 1000;
	vTaskDelay(100);
	htim3.Instance->CCR1 = 0;*/
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800b548:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b54c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b550:	f005 f8a0 	bl	8010694 <HAL_GPIO_TogglePin>
    vTaskDelay(5000);
 800b554:	f241 3088 	movw	r0, #5000	; 0x1388
 800b558:	f00b f9ce 	bl	80168f8 <vTaskDelay>
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800b55c:	e7f4      	b.n	800b548 <StartLedTask+0x8>
	...

0800b560 <StartRoll_PID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRoll_PID */
void StartRoll_PID(void const * argument)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b082      	sub	sp, #8
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRoll_PID */


	/*PID factor init*/
	Pid_Init(&hpid_roll, PID_KP_ROLL, PID_KI_ROLL, PID_KD_ROLL);
 800b568:	ed9f 1a11 	vldr	s2, [pc, #68]	; 800b5b0 <StartRoll_PID+0x50>
 800b56c:	eddf 0a11 	vldr	s1, [pc, #68]	; 800b5b4 <StartRoll_PID+0x54>
 800b570:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800b5b8 <StartRoll_PID+0x58>
 800b574:	4811      	ldr	r0, [pc, #68]	; (800b5bc <StartRoll_PID+0x5c>)
 800b576:	f002 f8f3 	bl	800d760 <Pid_Init>

  /* Infinite loop */
	for(;;)
	{	/*Read roll axis data*/
		xSemaphoreTake(I2C_ControllerHandle,25);
 800b57a:	4b11      	ldr	r3, [pc, #68]	; (800b5c0 <StartRoll_PID+0x60>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	2119      	movs	r1, #25
 800b580:	4618      	mov	r0, r3
 800b582:	f00a fe77 	bl	8016274 <xQueueSemaphoreTake>
		BNO055_ReadEuler_Roll(&hi2c2, &IMU_BNO055_struct);
 800b586:	490f      	ldr	r1, [pc, #60]	; (800b5c4 <StartRoll_PID+0x64>)
 800b588:	480f      	ldr	r0, [pc, #60]	; (800b5c8 <StartRoll_PID+0x68>)
 800b58a:	f000 fe8f 	bl	800c2ac <BNO055_ReadEuler_Roll>
		xSemaphoreGive(I2C_ControllerHandle);
 800b58e:	4b0c      	ldr	r3, [pc, #48]	; (800b5c0 <StartRoll_PID+0x60>)
 800b590:	6818      	ldr	r0, [r3, #0]
 800b592:	2300      	movs	r3, #0
 800b594:	2200      	movs	r2, #0
 800b596:	2100      	movs	r1, #0
 800b598:	f00a fcf8 	bl	8015f8c <xQueueGenericSend>

		/*Compensate PID*/
		Pid_CompensateRoll(&hpid_roll, &COMMAND_struct, &IMU_BNO055_struct, &HDW_CONTROLLER_struct);
 800b59c:	4b0b      	ldr	r3, [pc, #44]	; (800b5cc <StartRoll_PID+0x6c>)
 800b59e:	4a09      	ldr	r2, [pc, #36]	; (800b5c4 <StartRoll_PID+0x64>)
 800b5a0:	490b      	ldr	r1, [pc, #44]	; (800b5d0 <StartRoll_PID+0x70>)
 800b5a2:	4806      	ldr	r0, [pc, #24]	; (800b5bc <StartRoll_PID+0x5c>)
 800b5a4:	f002 f93a 	bl	800d81c <Pid_CompensateRoll>
		vTaskDelay(150);
 800b5a8:	2096      	movs	r0, #150	; 0x96
 800b5aa:	f00b f9a5 	bl	80168f8 <vTaskDelay>
		xSemaphoreTake(I2C_ControllerHandle,25);
 800b5ae:	e7e4      	b.n	800b57a <StartRoll_PID+0x1a>
 800b5b0:	bdb15662 	.word	0xbdb15662
 800b5b4:	bce59984 	.word	0xbce59984
 800b5b8:	be07bf5a 	.word	0xbe07bf5a
 800b5bc:	200001a8 	.word	0x200001a8
 800b5c0:	200001f0 	.word	0x200001f0
 800b5c4:	20000248 	.word	0x20000248
 800b5c8:	200001fc 	.word	0x200001fc
 800b5cc:	20000304 	.word	0x20000304
 800b5d0:	200002f0 	.word	0x200002f0

0800b5d4 <StartPitch_PID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPitch_PID */
void StartPitch_PID(void const * argument)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b082      	sub	sp, #8
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPitch_PID */
	Pid_Init(&hpid_pitch, PID_KP_PITCH, PID_KI_PITCH, PID_KD_PITCH);
 800b5dc:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 800b5e0:	eddf 0a10 	vldr	s1, [pc, #64]	; 800b624 <StartPitch_PID+0x50>
 800b5e4:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b628 <StartPitch_PID+0x54>
 800b5e8:	4810      	ldr	r0, [pc, #64]	; (800b62c <StartPitch_PID+0x58>)
 800b5ea:	f002 f8b9 	bl	800d760 <Pid_Init>
  /* Infinite loop */
  for(;;)
  {
	  	/*Read pitch axis data*/
		xSemaphoreTake(I2C_ControllerHandle,25);
 800b5ee:	4b10      	ldr	r3, [pc, #64]	; (800b630 <StartPitch_PID+0x5c>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	2119      	movs	r1, #25
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	f00a fe3d 	bl	8016274 <xQueueSemaphoreTake>
		BNO055_ReadEuler_Pitch(&hi2c2, &IMU_BNO055_struct);
 800b5fa:	490e      	ldr	r1, [pc, #56]	; (800b634 <StartPitch_PID+0x60>)
 800b5fc:	480e      	ldr	r0, [pc, #56]	; (800b638 <StartPitch_PID+0x64>)
 800b5fe:	f000 fea7 	bl	800c350 <BNO055_ReadEuler_Pitch>
		xSemaphoreGive(I2C_ControllerHandle);
 800b602:	4b0b      	ldr	r3, [pc, #44]	; (800b630 <StartPitch_PID+0x5c>)
 800b604:	6818      	ldr	r0, [r3, #0]
 800b606:	2300      	movs	r3, #0
 800b608:	2200      	movs	r2, #0
 800b60a:	2100      	movs	r1, #0
 800b60c:	f00a fcbe 	bl	8015f8c <xQueueGenericSend>

		/*Compensate PID */
		Pid_CompensatePitch(&hpid_pitch, &COMMAND_struct, &IMU_BNO055_struct, &HDW_CONTROLLER_struct);
 800b610:	4b0a      	ldr	r3, [pc, #40]	; (800b63c <StartPitch_PID+0x68>)
 800b612:	4a08      	ldr	r2, [pc, #32]	; (800b634 <StartPitch_PID+0x60>)
 800b614:	490a      	ldr	r1, [pc, #40]	; (800b640 <StartPitch_PID+0x6c>)
 800b616:	4805      	ldr	r0, [pc, #20]	; (800b62c <StartPitch_PID+0x58>)
 800b618:	f002 f9c6 	bl	800d9a8 <Pid_CompensatePitch>
		vTaskDelay(150);
 800b61c:	2096      	movs	r0, #150	; 0x96
 800b61e:	f00b f96b 	bl	80168f8 <vTaskDelay>
		xSemaphoreTake(I2C_ControllerHandle,25);
 800b622:	e7e4      	b.n	800b5ee <StartPitch_PID+0x1a>
 800b624:	3ccccccd 	.word	0x3ccccccd
 800b628:	42c80000 	.word	0x42c80000
 800b62c:	20000160 	.word	0x20000160
 800b630:	200001f0 	.word	0x200001f0
 800b634:	20000248 	.word	0x20000248
 800b638:	200001fc 	.word	0x200001fc
 800b63c:	20000304 	.word	0x20000304
 800b640:	200002f0 	.word	0x200002f0

0800b644 <StartYaw_PID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartYaw_PID */
void StartYaw_PID(void const * argument)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b082      	sub	sp, #8
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartYaw_PID */
	Pid_Init(&hpid_yaw, PID_KP_YAW, PID_KI_YAW, PID_KD_YAW);
 800b64c:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 800b650:	eddf 0a10 	vldr	s1, [pc, #64]	; 800b694 <StartYaw_PID+0x50>
 800b654:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b698 <StartYaw_PID+0x54>
 800b658:	4810      	ldr	r0, [pc, #64]	; (800b69c <StartYaw_PID+0x58>)
 800b65a:	f002 f881 	bl	800d760 <Pid_Init>
  /* Infinite loop */
  for(;;)
  {
	  	/*Read yaw axis data*/
		xSemaphoreTake(I2C_ControllerHandle,25);
 800b65e:	4b10      	ldr	r3, [pc, #64]	; (800b6a0 <StartYaw_PID+0x5c>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	2119      	movs	r1, #25
 800b664:	4618      	mov	r0, r3
 800b666:	f00a fe05 	bl	8016274 <xQueueSemaphoreTake>
		BNO055_ReadEuler_Yaw(&hi2c2, &IMU_BNO055_struct);
 800b66a:	490e      	ldr	r1, [pc, #56]	; (800b6a4 <StartYaw_PID+0x60>)
 800b66c:	480e      	ldr	r0, [pc, #56]	; (800b6a8 <StartYaw_PID+0x64>)
 800b66e:	f000 fec1 	bl	800c3f4 <BNO055_ReadEuler_Yaw>
		xSemaphoreGive(I2C_ControllerHandle);
 800b672:	4b0b      	ldr	r3, [pc, #44]	; (800b6a0 <StartYaw_PID+0x5c>)
 800b674:	6818      	ldr	r0, [r3, #0]
 800b676:	2300      	movs	r3, #0
 800b678:	2200      	movs	r2, #0
 800b67a:	2100      	movs	r1, #0
 800b67c:	f00a fc86 	bl	8015f8c <xQueueGenericSend>

		/*Compensate PID step 1 - error calculation */
		Pid_CompensateYaw(&hpid_yaw, &COMMAND_struct, &IMU_BNO055_struct, &HDW_CONTROLLER_struct);
 800b680:	4b0a      	ldr	r3, [pc, #40]	; (800b6ac <StartYaw_PID+0x68>)
 800b682:	4a08      	ldr	r2, [pc, #32]	; (800b6a4 <StartYaw_PID+0x60>)
 800b684:	490a      	ldr	r1, [pc, #40]	; (800b6b0 <StartYaw_PID+0x6c>)
 800b686:	4805      	ldr	r0, [pc, #20]	; (800b69c <StartYaw_PID+0x58>)
 800b688:	f002 f885 	bl	800d796 <Pid_CompensateYaw>
		vTaskDelay(150);
 800b68c:	2096      	movs	r0, #150	; 0x96
 800b68e:	f00b f933 	bl	80168f8 <vTaskDelay>
		xSemaphoreTake(I2C_ControllerHandle,25);
 800b692:	e7e4      	b.n	800b65e <StartYaw_PID+0x1a>
 800b694:	3ccccccd 	.word	0x3ccccccd
 800b698:	42c80000 	.word	0x42c80000
 800b69c:	20000184 	.word	0x20000184
 800b6a0:	200001f0 	.word	0x200001f0
 800b6a4:	20000248 	.word	0x20000248
 800b6a8:	200001fc 	.word	0x200001fc
 800b6ac:	20000304 	.word	0x20000304
 800b6b0:	200002f0 	.word	0x200002f0

0800b6b4 <StartPressureMonitor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPressureMonitor */
void StartPressureMonitor(void const * argument)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b082      	sub	sp, #8
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPressureMonitor */
	BMP390_Init(&hi2c2);
 800b6bc:	480f      	ldr	r0, [pc, #60]	; (800b6fc <StartPressureMonitor+0x48>)
 800b6be:	f000 f9ed 	bl	800ba9c <BMP390_Init>

	/*Barometer calibration*/
	BMP390_GetP0Pressure(&hi2c2, &ALTIMETER_struct, I2C_ControllerHandle);
 800b6c2:	4b0f      	ldr	r3, [pc, #60]	; (800b700 <StartPressureMonitor+0x4c>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	461a      	mov	r2, r3
 800b6c8:	490e      	ldr	r1, [pc, #56]	; (800b704 <StartPressureMonitor+0x50>)
 800b6ca:	480c      	ldr	r0, [pc, #48]	; (800b6fc <StartPressureMonitor+0x48>)
 800b6cc:	f000 fa30 	bl	800bb30 <BMP390_GetP0Pressure>

  /* Infinite loop */
  for(;;)
  {
	  BMP390_ReadPress(&hi2c2,&ALTIMETER_struct, I2C_ControllerHandle);
 800b6d0:	4b0b      	ldr	r3, [pc, #44]	; (800b700 <StartPressureMonitor+0x4c>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	461a      	mov	r2, r3
 800b6d6:	490b      	ldr	r1, [pc, #44]	; (800b704 <StartPressureMonitor+0x50>)
 800b6d8:	4808      	ldr	r0, [pc, #32]	; (800b6fc <StartPressureMonitor+0x48>)
 800b6da:	f000 f979 	bl	800b9d0 <BMP390_ReadPress>
	  BMP390_ReadTemp(&hi2c2, &ALTIMETER_struct, I2C_ControllerHandle);
 800b6de:	4b08      	ldr	r3, [pc, #32]	; (800b700 <StartPressureMonitor+0x4c>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	4907      	ldr	r1, [pc, #28]	; (800b704 <StartPressureMonitor+0x50>)
 800b6e6:	4805      	ldr	r0, [pc, #20]	; (800b6fc <StartPressureMonitor+0x48>)
 800b6e8:	f000 f91c 	bl	800b924 <BMP390_ReadTemp>
	  BMP390_GetRelativeAltitude(&ALTIMETER_struct);
 800b6ec:	4805      	ldr	r0, [pc, #20]	; (800b704 <StartPressureMonitor+0x50>)
 800b6ee:	f000 fa4b 	bl	800bb88 <BMP390_GetRelativeAltitude>
	  /*Recalibrate sensor if gps data move too much*/
	  vTaskDelay(500);
 800b6f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b6f6:	f00b f8ff 	bl	80168f8 <vTaskDelay>
	  BMP390_ReadPress(&hi2c2,&ALTIMETER_struct, I2C_ControllerHandle);
 800b6fa:	e7e9      	b.n	800b6d0 <StartPressureMonitor+0x1c>
 800b6fc:	200001fc 	.word	0x200001fc
 800b700:	200001f0 	.word	0x200001f0
 800b704:	20000334 	.word	0x20000334

0800b708 <StartGPS>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGPS */
void StartGPS(void const * argument)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b082      	sub	sp, #8
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	  /*TO BE DONE marche pas trop */
	  /*When UART IT then block task until IT*/
	  HAL_UART_Receive_IT(&huart4, &gps_receive_rx, BUFFER_SIZE_NMEA);
 800b710:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b714:	4909      	ldr	r1, [pc, #36]	; (800b73c <StartGPS+0x34>)
 800b716:	480a      	ldr	r0, [pc, #40]	; (800b740 <StartGPS+0x38>)
 800b718:	f008 fa84 	bl	8013c24 <HAL_UART_Receive_IT>
	  xSemaphoreTake(GPS_UART_SemaphoreHandle,100000);
 800b71c:	4b09      	ldr	r3, [pc, #36]	; (800b744 <StartGPS+0x3c>)
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	4909      	ldr	r1, [pc, #36]	; (800b748 <StartGPS+0x40>)
 800b722:	4618      	mov	r0, r3
 800b724:	f00a fda6 	bl	8016274 <xQueueSemaphoreTake>
	  gps_ReadNMEA(gps_receive_rx,&GPS_struct);
 800b728:	4908      	ldr	r1, [pc, #32]	; (800b74c <StartGPS+0x44>)
 800b72a:	4804      	ldr	r0, [pc, #16]	; (800b73c <StartGPS+0x34>)
 800b72c:	f001 f82a 	bl	800c784 <gps_ReadNMEA>
	  vTaskDelay(1000);
 800b730:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b734:	f00b f8e0 	bl	80168f8 <vTaskDelay>
	  HAL_UART_Receive_IT(&huart4, &gps_receive_rx, BUFFER_SIZE_NMEA);
 800b738:	e7ea      	b.n	800b710 <StartGPS+0x8>
 800b73a:	bf00      	nop
 800b73c:	20000378 	.word	0x20000378
 800b740:	20000900 	.word	0x20000900
 800b744:	200001f4 	.word	0x200001f4
 800b748:	000186a0 	.word	0x000186a0
 800b74c:	20000348 	.word	0x20000348

0800b750 <StartMainTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMainTask */
void StartMainTask(void const * argument)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b09c      	sub	sp, #112	; 0x70
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMainTask */
	  xSemaphoreTake(HG_PROTECTION_SEMHandle,9999999999999999);
 800b758:	4b19      	ldr	r3, [pc, #100]	; (800b7c0 <StartMainTask+0x70>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	4919      	ldr	r1, [pc, #100]	; (800b7c4 <StartMainTask+0x74>)
 800b75e:	4618      	mov	r0, r3
 800b760:	f00a fd88 	bl	8016274 <xQueueSemaphoreTake>
	  xSemaphoreTake(HG_PROTECTION_SEMHandle,9999999999999999);
 800b764:	4b16      	ldr	r3, [pc, #88]	; (800b7c0 <StartMainTask+0x70>)
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	4916      	ldr	r1, [pc, #88]	; (800b7c4 <StartMainTask+0x74>)
 800b76a:	4618      	mov	r0, r3
 800b76c:	f00a fd82 	bl	8016274 <xQueueSemaphoreTake>
	for(int i=0;i<5;i++){
 800b770:	2300      	movs	r3, #0
 800b772:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b774:	e011      	b.n	800b79a <StartMainTask+0x4a>
		htim3.Instance->CCR1 = 1000;
 800b776:	4b14      	ldr	r3, [pc, #80]	; (800b7c8 <StartMainTask+0x78>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b77e:	635a      	str	r2, [r3, #52]	; 0x34
		vTaskDelay(100);
 800b780:	2064      	movs	r0, #100	; 0x64
 800b782:	f00b f8b9 	bl	80168f8 <vTaskDelay>
		htim3.Instance->CCR1 = 0;
 800b786:	4b10      	ldr	r3, [pc, #64]	; (800b7c8 <StartMainTask+0x78>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	2200      	movs	r2, #0
 800b78c:	635a      	str	r2, [r3, #52]	; 0x34
		vTaskDelay(100);
 800b78e:	2064      	movs	r0, #100	; 0x64
 800b790:	f00b f8b2 	bl	80168f8 <vTaskDelay>
	for(int i=0;i<5;i++){
 800b794:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b796:	3301      	adds	r3, #1
 800b798:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b79a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b79c:	2b04      	cmp	r3, #4
 800b79e:	ddea      	ble.n	800b776 <StartMainTask+0x26>
  /* Infinite loop */
  for(;;)
  {

//	  BNO055_ReadLina(&hi2c2, &IMU_BNO055_struct, I2C_ControllerHandle);
	  BNO055_ReadAccel(&hi2c2, &IMU_BNO055_struct, I2C_ControllerHandle);
 800b7a0:	4b0a      	ldr	r3, [pc, #40]	; (800b7cc <StartMainTask+0x7c>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	461a      	mov	r2, r3
 800b7a6:	490a      	ldr	r1, [pc, #40]	; (800b7d0 <StartMainTask+0x80>)
 800b7a8:	480a      	ldr	r0, [pc, #40]	; (800b7d4 <StartMainTask+0x84>)
 800b7aa:	f000 fc61 	bl	800c070 <BNO055_ReadAccel>
	  BNO055_ComputeSpeed(&hi2c2, &IMU_BNO055_struct);
 800b7ae:	4908      	ldr	r1, [pc, #32]	; (800b7d0 <StartMainTask+0x80>)
 800b7b0:	4808      	ldr	r0, [pc, #32]	; (800b7d4 <StartMainTask+0x84>)
 800b7b2:	f000 fe59 	bl	800c468 <BNO055_ComputeSpeed>


	  vTaskDelay(500);
 800b7b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b7ba:	f00b f89d 	bl	80168f8 <vTaskDelay>
	  BNO055_ReadAccel(&hi2c2, &IMU_BNO055_struct, I2C_ControllerHandle);
 800b7be:	e7ef      	b.n	800b7a0 <StartMainTask+0x50>
 800b7c0:	200001f8 	.word	0x200001f8
 800b7c4:	6fc0ffff 	.word	0x6fc0ffff
 800b7c8:	20000868 	.word	0x20000868
 800b7cc:	200001f0 	.word	0x200001f0
 800b7d0:	20000248 	.word	0x20000248
 800b7d4:	200001fc 	.word	0x200001fc

0800b7d8 <StartBatteryMonitoring>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBatteryMonitoring */
void StartBatteryMonitoring(void const * argument)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b082      	sub	sp, #8
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBatteryMonitoring */
  /* Infinite loop */
  for(;;)
  {
	Battery_ReadBatteryVoltage(&BATTERY_Struct,BatteryMonitoringData);
 800b7e0:	4909      	ldr	r1, [pc, #36]	; (800b808 <StartBatteryMonitoring+0x30>)
 800b7e2:	480a      	ldr	r0, [pc, #40]	; (800b80c <StartBatteryMonitoring+0x34>)
 800b7e4:	f7ff fcb0 	bl	800b148 <Battery_ReadBatteryVoltage>
	Battery_ReadCurrent5V(&BATTERY_Struct, BatteryMonitoringData);
 800b7e8:	4907      	ldr	r1, [pc, #28]	; (800b808 <StartBatteryMonitoring+0x30>)
 800b7ea:	4808      	ldr	r0, [pc, #32]	; (800b80c <StartBatteryMonitoring+0x34>)
 800b7ec:	f7ff fd20 	bl	800b230 <Battery_ReadCurrent5V>
	Battery_ReadCurrent3V3(&BATTERY_Struct, BatteryMonitoringData);
 800b7f0:	4905      	ldr	r1, [pc, #20]	; (800b808 <StartBatteryMonitoring+0x30>)
 800b7f2:	4806      	ldr	r0, [pc, #24]	; (800b80c <StartBatteryMonitoring+0x34>)
 800b7f4:	f7ff fcd8 	bl	800b1a8 <Battery_ReadCurrent3V3>
	Battery_RemaningTime(&BATTERY_Struct);
 800b7f8:	4804      	ldr	r0, [pc, #16]	; (800b80c <StartBatteryMonitoring+0x34>)
 800b7fa:	f7ff fd5d 	bl	800b2b8 <Battery_RemaningTime>
    vTaskDelay(5000);
 800b7fe:	f241 3088 	movw	r0, #5000	; 0x1388
 800b802:	f00b f879 	bl	80168f8 <vTaskDelay>
	Battery_ReadBatteryVoltage(&BATTERY_Struct,BatteryMonitoringData);
 800b806:	e7eb      	b.n	800b7e0 <StartBatteryMonitoring+0x8>
 800b808:	20000760 	.word	0x20000760
 800b80c:	20000368 	.word	0x20000368

0800b810 <StartTelemetry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry */
void StartTelemetry(void const * argument)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b082      	sub	sp, #8
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetry */
	WIOE5_Init(&huart5);
 800b818:	4803      	ldr	r0, [pc, #12]	; (800b828 <StartTelemetry+0x18>)
 800b81a:	f001 fb71 	bl	800cf00 <WIOE5_Init>
  /* Infinite loop */
  for(;;)
  {
	  vTaskDelay(1000);
 800b81e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b822:	f00b f869 	bl	80168f8 <vTaskDelay>
 800b826:	e7fa      	b.n	800b81e <StartTelemetry+0xe>
 800b828:	20000990 	.word	0x20000990

0800b82c <BMP390_EnablePressureSensor>:
	//Clearing the register is done by reading it
	uint8_t data;
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, STATUS_REG, 1, &data, 1, 10);
}

void BMP390_EnablePressureSensor(I2C_HandleTypeDef *I2C){
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b088      	sub	sp, #32
 800b830:	af04      	add	r7, sp, #16
 800b832:	6078      	str	r0, [r7, #4]
	uint8_t reg_value;
	uint8_t data;
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
 800b834:	230a      	movs	r3, #10
 800b836:	9302      	str	r3, [sp, #8]
 800b838:	2301      	movs	r3, #1
 800b83a:	9301      	str	r3, [sp, #4]
 800b83c:	f107 030f 	add.w	r3, r7, #15
 800b840:	9300      	str	r3, [sp, #0]
 800b842:	2301      	movs	r3, #1
 800b844:	221b      	movs	r2, #27
 800b846:	21ec      	movs	r1, #236	; 0xec
 800b848:	6878      	ldr	r0, [r7, #4]
 800b84a:	f005 f903 	bl	8010a54 <HAL_I2C_Mem_Read>
	data = (reg_value&0x32) + 0x01;
 800b84e:	7bfb      	ldrb	r3, [r7, #15]
 800b850:	f003 0332 	and.w	r3, r3, #50	; 0x32
 800b854:	b2db      	uxtb	r3, r3
 800b856:	3301      	adds	r3, #1
 800b858:	b2db      	uxtb	r3, r3
 800b85a:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
 800b85c:	230a      	movs	r3, #10
 800b85e:	9302      	str	r3, [sp, #8]
 800b860:	2301      	movs	r3, #1
 800b862:	9301      	str	r3, [sp, #4]
 800b864:	f107 030e 	add.w	r3, r7, #14
 800b868:	9300      	str	r3, [sp, #0]
 800b86a:	2301      	movs	r3, #1
 800b86c:	221b      	movs	r2, #27
 800b86e:	21ec      	movs	r1, #236	; 0xec
 800b870:	6878      	ldr	r0, [r7, #4]
 800b872:	f004 ffdb 	bl	801082c <HAL_I2C_Mem_Write>
}
 800b876:	bf00      	nop
 800b878:	3710      	adds	r7, #16
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bd80      	pop	{r7, pc}

0800b87e <BMP390_EnableTempSensor>:
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
	data = (reg_value&0x31);
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
}

void BMP390_EnableTempSensor(I2C_HandleTypeDef *I2C){
 800b87e:	b580      	push	{r7, lr}
 800b880:	b088      	sub	sp, #32
 800b882:	af04      	add	r7, sp, #16
 800b884:	6078      	str	r0, [r7, #4]
	uint8_t reg_value;
	uint8_t data;
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
 800b886:	230a      	movs	r3, #10
 800b888:	9302      	str	r3, [sp, #8]
 800b88a:	2301      	movs	r3, #1
 800b88c:	9301      	str	r3, [sp, #4]
 800b88e:	f107 030f 	add.w	r3, r7, #15
 800b892:	9300      	str	r3, [sp, #0]
 800b894:	2301      	movs	r3, #1
 800b896:	221b      	movs	r2, #27
 800b898:	21ec      	movs	r1, #236	; 0xec
 800b89a:	6878      	ldr	r0, [r7, #4]
 800b89c:	f005 f8da 	bl	8010a54 <HAL_I2C_Mem_Read>
	data = (reg_value&0x31) + 0x01;
 800b8a0:	7bfb      	ldrb	r3, [r7, #15]
 800b8a2:	f003 0331 	and.w	r3, r3, #49	; 0x31
 800b8a6:	b2db      	uxtb	r3, r3
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
 800b8ae:	230a      	movs	r3, #10
 800b8b0:	9302      	str	r3, [sp, #8]
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	9301      	str	r3, [sp, #4]
 800b8b6:	f107 030e 	add.w	r3, r7, #14
 800b8ba:	9300      	str	r3, [sp, #0]
 800b8bc:	2301      	movs	r3, #1
 800b8be:	221b      	movs	r2, #27
 800b8c0:	21ec      	movs	r1, #236	; 0xec
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f004 ffb2 	bl	801082c <HAL_I2C_Mem_Write>
}
 800b8c8:	bf00      	nop
 800b8ca:	3710      	adds	r7, #16
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bd80      	pop	{r7, pc}

0800b8d0 <BMP390_WakeUp>:
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
	data = (reg_value&0x03);
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
}

void BMP390_WakeUp(I2C_HandleTypeDef *I2C){
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b088      	sub	sp, #32
 800b8d4:	af04      	add	r7, sp, #16
 800b8d6:	6078      	str	r0, [r7, #4]
	uint8_t reg_value;
	uint8_t data;
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &reg_value, 1, 10);
 800b8d8:	230a      	movs	r3, #10
 800b8da:	9302      	str	r3, [sp, #8]
 800b8dc:	2301      	movs	r3, #1
 800b8de:	9301      	str	r3, [sp, #4]
 800b8e0:	f107 030f 	add.w	r3, r7, #15
 800b8e4:	9300      	str	r3, [sp, #0]
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	221b      	movs	r2, #27
 800b8ea:	21ec      	movs	r1, #236	; 0xec
 800b8ec:	6878      	ldr	r0, [r7, #4]
 800b8ee:	f005 f8b1 	bl	8010a54 <HAL_I2C_Mem_Read>
	data = (reg_value&0x03) + 0x30;
 800b8f2:	7bfb      	ldrb	r3, [r7, #15]
 800b8f4:	f003 0303 	and.w	r3, r3, #3
 800b8f8:	b2db      	uxtb	r3, r3
 800b8fa:	3330      	adds	r3, #48	; 0x30
 800b8fc:	b2db      	uxtb	r3, r3
 800b8fe:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, PWR_CTRL_REG, 1, &data, 1, 10);
 800b900:	230a      	movs	r3, #10
 800b902:	9302      	str	r3, [sp, #8]
 800b904:	2301      	movs	r3, #1
 800b906:	9301      	str	r3, [sp, #4]
 800b908:	f107 030e 	add.w	r3, r7, #14
 800b90c:	9300      	str	r3, [sp, #0]
 800b90e:	2301      	movs	r3, #1
 800b910:	221b      	movs	r2, #27
 800b912:	21ec      	movs	r1, #236	; 0xec
 800b914:	6878      	ldr	r0, [r7, #4]
 800b916:	f004 ff89 	bl	801082c <HAL_I2C_Mem_Write>
}
 800b91a:	bf00      	nop
 800b91c:	3710      	adds	r7, #16
 800b91e:	46bd      	mov	sp, r7
 800b920:	bd80      	pop	{r7, pc}
	...

0800b924 <BMP390_ReadTemp>:
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, CONFIG_REG, 1, &reg_value, 1, 10);
	data = (reg_value&0x01) + (value<<1);
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, OSR_REG, 1, &data, 1, 10);
}

void BMP390_ReadTemp(I2C_HandleTypeDef *I2C,ALTIMETER_t *altimeter,osMutexId I2CControllerProtect){
 800b924:	b580      	push	{r7, lr}
 800b926:	b08a      	sub	sp, #40	; 0x28
 800b928:	af04      	add	r7, sp, #16
 800b92a:	60f8      	str	r0, [r7, #12]
 800b92c:	60b9      	str	r1, [r7, #8]
 800b92e:	607a      	str	r2, [r7, #4]
	uint8_t XLSB;
	uint8_t LSB;
	uint8_t MSB;
	uint32_t temp;

	xSemaphoreTake(I2CControllerProtect, 35);
 800b930:	2123      	movs	r1, #35	; 0x23
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f00a fc9e 	bl	8016274 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, TEMP_XLSB_REG, 1, &XLSB, 1, 10);
 800b938:	230a      	movs	r3, #10
 800b93a:	9302      	str	r3, [sp, #8]
 800b93c:	2301      	movs	r3, #1
 800b93e:	9301      	str	r3, [sp, #4]
 800b940:	f107 0313 	add.w	r3, r7, #19
 800b944:	9300      	str	r3, [sp, #0]
 800b946:	2301      	movs	r3, #1
 800b948:	2207      	movs	r2, #7
 800b94a:	21ec      	movs	r1, #236	; 0xec
 800b94c:	68f8      	ldr	r0, [r7, #12]
 800b94e:	f005 f881 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, TEMP_LSB_REG, 1, &LSB, 1, 10);
 800b952:	230a      	movs	r3, #10
 800b954:	9302      	str	r3, [sp, #8]
 800b956:	2301      	movs	r3, #1
 800b958:	9301      	str	r3, [sp, #4]
 800b95a:	f107 0312 	add.w	r3, r7, #18
 800b95e:	9300      	str	r3, [sp, #0]
 800b960:	2301      	movs	r3, #1
 800b962:	2208      	movs	r2, #8
 800b964:	21ec      	movs	r1, #236	; 0xec
 800b966:	68f8      	ldr	r0, [r7, #12]
 800b968:	f005 f874 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, TEMP_MSB_REG, 1, &MSB, 1, 10);
 800b96c:	230a      	movs	r3, #10
 800b96e:	9302      	str	r3, [sp, #8]
 800b970:	2301      	movs	r3, #1
 800b972:	9301      	str	r3, [sp, #4]
 800b974:	f107 0311 	add.w	r3, r7, #17
 800b978:	9300      	str	r3, [sp, #0]
 800b97a:	2301      	movs	r3, #1
 800b97c:	2209      	movs	r2, #9
 800b97e:	21ec      	movs	r1, #236	; 0xec
 800b980:	68f8      	ldr	r0, [r7, #12]
 800b982:	f005 f867 	bl	8010a54 <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 800b986:	2300      	movs	r3, #0
 800b988:	2200      	movs	r2, #0
 800b98a:	2100      	movs	r1, #0
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f00a fafd 	bl	8015f8c <xQueueGenericSend>
	temp = XLSB + (LSB<<8) + (MSB<<16);
 800b992:	7cfb      	ldrb	r3, [r7, #19]
 800b994:	461a      	mov	r2, r3
 800b996:	7cbb      	ldrb	r3, [r7, #18]
 800b998:	021b      	lsls	r3, r3, #8
 800b99a:	441a      	add	r2, r3
 800b99c:	7c7b      	ldrb	r3, [r7, #17]
 800b99e:	041b      	lsls	r3, r3, #16
 800b9a0:	4413      	add	r3, r2
 800b9a2:	617b      	str	r3, [r7, #20]
	altimeter->temp_data = (temp/258111);
 800b9a4:	697a      	ldr	r2, [r7, #20]
 800b9a6:	4b09      	ldr	r3, [pc, #36]	; (800b9cc <BMP390_ReadTemp+0xa8>)
 800b9a8:	fba3 1302 	umull	r1, r3, r3, r2
 800b9ac:	1ad2      	subs	r2, r2, r3
 800b9ae:	0852      	lsrs	r2, r2, #1
 800b9b0:	4413      	add	r3, r2
 800b9b2:	0c5b      	lsrs	r3, r3, #17
 800b9b4:	ee07 3a90 	vmov	s15, r3
 800b9b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800b9c2:	bf00      	nop
 800b9c4:	3718      	adds	r7, #24
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	bd80      	pop	{r7, pc}
 800b9ca:	bf00      	nop
 800b9cc:	04000105 	.word	0x04000105

0800b9d0 <BMP390_ReadPress>:

void BMP390_ReadPress(I2C_HandleTypeDef *I2C,ALTIMETER_t *altimeter,osMutexId I2CControllerProtect){
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b08a      	sub	sp, #40	; 0x28
 800b9d4:	af04      	add	r7, sp, #16
 800b9d6:	60f8      	str	r0, [r7, #12]
 800b9d8:	60b9      	str	r1, [r7, #8]
 800b9da:	607a      	str	r2, [r7, #4]
	uint8_t XLSB;
	uint8_t LSB;
	uint8_t MSB;
	uint32_t press;

	xSemaphoreTake(I2CControllerProtect, 35);
 800b9dc:	2123      	movs	r1, #35	; 0x23
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f00a fc48 	bl	8016274 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PRESS_XLSB_REG, 1, &XLSB, 1, 10);
 800b9e4:	230a      	movs	r3, #10
 800b9e6:	9302      	str	r3, [sp, #8]
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	9301      	str	r3, [sp, #4]
 800b9ec:	f107 0313 	add.w	r3, r7, #19
 800b9f0:	9300      	str	r3, [sp, #0]
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	2204      	movs	r2, #4
 800b9f6:	21ec      	movs	r1, #236	; 0xec
 800b9f8:	68f8      	ldr	r0, [r7, #12]
 800b9fa:	f005 f82b 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PRESS_LSB_REG, 1, &LSB, 1, 10);
 800b9fe:	230a      	movs	r3, #10
 800ba00:	9302      	str	r3, [sp, #8]
 800ba02:	2301      	movs	r3, #1
 800ba04:	9301      	str	r3, [sp, #4]
 800ba06:	f107 0312 	add.w	r3, r7, #18
 800ba0a:	9300      	str	r3, [sp, #0]
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	2205      	movs	r2, #5
 800ba10:	21ec      	movs	r1, #236	; 0xec
 800ba12:	68f8      	ldr	r0, [r7, #12]
 800ba14:	f005 f81e 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, PRESS_MSB_REG, 1, &MSB, 1, 10);
 800ba18:	230a      	movs	r3, #10
 800ba1a:	9302      	str	r3, [sp, #8]
 800ba1c:	2301      	movs	r3, #1
 800ba1e:	9301      	str	r3, [sp, #4]
 800ba20:	f107 0311 	add.w	r3, r7, #17
 800ba24:	9300      	str	r3, [sp, #0]
 800ba26:	2301      	movs	r3, #1
 800ba28:	2206      	movs	r2, #6
 800ba2a:	21ec      	movs	r1, #236	; 0xec
 800ba2c:	68f8      	ldr	r0, [r7, #12]
 800ba2e:	f005 f811 	bl	8010a54 <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 800ba32:	2300      	movs	r3, #0
 800ba34:	2200      	movs	r2, #0
 800ba36:	2100      	movs	r1, #0
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f00a faa7 	bl	8015f8c <xQueueGenericSend>
	press = XLSB + (LSB<<8) + (MSB<<16);
 800ba3e:	7cfb      	ldrb	r3, [r7, #19]
 800ba40:	461a      	mov	r2, r3
 800ba42:	7cbb      	ldrb	r3, [r7, #18]
 800ba44:	021b      	lsls	r3, r3, #8
 800ba46:	441a      	add	r2, r3
 800ba48:	7c7b      	ldrb	r3, [r7, #17]
 800ba4a:	041b      	lsls	r3, r3, #16
 800ba4c:	4413      	add	r3, r2
 800ba4e:	617b      	str	r3, [r7, #20]
	altimeter->pressure_hpa = (press*PRESS_STEP)+300;
 800ba50:	6978      	ldr	r0, [r7, #20]
 800ba52:	f7fe fd39 	bl	800a4c8 <__aeabi_ui2d>
 800ba56:	f04f 0200 	mov.w	r2, #0
 800ba5a:	4b0f      	ldr	r3, [pc, #60]	; (800ba98 <BMP390_ReadPress+0xc8>)
 800ba5c:	f7fe fdae 	bl	800a5bc <__aeabi_dmul>
 800ba60:	4602      	mov	r2, r0
 800ba62:	460b      	mov	r3, r1
 800ba64:	4610      	mov	r0, r2
 800ba66:	4619      	mov	r1, r3
 800ba68:	a309      	add	r3, pc, #36	; (adr r3, 800ba90 <BMP390_ReadPress+0xc0>)
 800ba6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba6e:	f7fe fbef 	bl	800a250 <__adddf3>
 800ba72:	4602      	mov	r2, r0
 800ba74:	460b      	mov	r3, r1
 800ba76:	4610      	mov	r0, r2
 800ba78:	4619      	mov	r1, r3
 800ba7a:	f7ff f84f 	bl	800ab1c <__aeabi_d2f>
 800ba7e:	4602      	mov	r2, r0
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	601a      	str	r2, [r3, #0]

}
 800ba84:	bf00      	nop
 800ba86:	3718      	adds	r7, #24
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	bd80      	pop	{r7, pc}
 800ba8c:	f3af 8000 	nop.w
 800ba90:	00000000 	.word	0x00000000
 800ba94:	4072c000 	.word	0x4072c000
 800ba98:	3f0db000 	.word	0x3f0db000

0800ba9c <BMP390_Init>:
	xSemaphoreGive(I2CControllerProtect);
	time = XLSB + (LSB<<8) + (MSB<<16);
	altimeter->time_data = time;
}

uint8_t BMP390_Init(I2C_HandleTypeDef *I2C){
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b088      	sub	sp, #32
 800baa0:	af04      	add	r7, sp, #16
 800baa2:	6078      	str	r0, [r7, #4]

	uint8_t data;
	uint8_t res = 0;
 800baa4:	2300      	movs	r3, #0
 800baa6:	73fb      	strb	r3, [r7, #15]

	//Start by checking dev ID and REV iD
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, CHIP_ID_REG, 1, &data, 1, 10);
 800baa8:	230a      	movs	r3, #10
 800baaa:	9302      	str	r3, [sp, #8]
 800baac:	2301      	movs	r3, #1
 800baae:	9301      	str	r3, [sp, #4]
 800bab0:	f107 030e 	add.w	r3, r7, #14
 800bab4:	9300      	str	r3, [sp, #0]
 800bab6:	2301      	movs	r3, #1
 800bab8:	2200      	movs	r2, #0
 800baba:	21ec      	movs	r1, #236	; 0xec
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f004 ffc9 	bl	8010a54 <HAL_I2C_Mem_Read>
	if(data!=0x60){
 800bac2:	7bbb      	ldrb	r3, [r7, #14]
 800bac4:	2b60      	cmp	r3, #96	; 0x60
 800bac6:	d001      	beq.n	800bacc <BMP390_Init+0x30>
		res = 1;
 800bac8:	2301      	movs	r3, #1
 800baca:	73fb      	strb	r3, [r7, #15]
	}
	HAL_I2C_Mem_Read(I2C, BMP390_I2C_ADDR, REV_ID_REG, 1, &data, 1, 10);
 800bacc:	230a      	movs	r3, #10
 800bace:	9302      	str	r3, [sp, #8]
 800bad0:	2301      	movs	r3, #1
 800bad2:	9301      	str	r3, [sp, #4]
 800bad4:	f107 030e 	add.w	r3, r7, #14
 800bad8:	9300      	str	r3, [sp, #0]
 800bada:	2301      	movs	r3, #1
 800badc:	2201      	movs	r2, #1
 800bade:	21ec      	movs	r1, #236	; 0xec
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	f004 ffb7 	bl	8010a54 <HAL_I2C_Mem_Read>
	if(data!=0x01){
 800bae6:	7bbb      	ldrb	r3, [r7, #14]
 800bae8:	2b01      	cmp	r3, #1
 800baea:	d001      	beq.n	800baf0 <BMP390_Init+0x54>
		res = 1;
 800baec:	2301      	movs	r3, #1
 800baee:	73fb      	strb	r3, [r7, #15]
	}

	//Enable all sensors
	BMP390_EnableTempSensor(I2C);
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f7ff fec4 	bl	800b87e <BMP390_EnableTempSensor>
	BMP390_EnablePressureSensor(I2C);
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f7ff fe98 	bl	800b82c <BMP390_EnablePressureSensor>

	BMP390_WakeUp(I2C);
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	f7ff fee7 	bl	800b8d0 <BMP390_WakeUp>
	/*Wait until sensor wake up */
	HAL_Delay(5);
 800bb02:	2005      	movs	r0, #5
 800bb04:	f002 fdec 	bl	800e6e0 <HAL_Delay>

	//Set the IT pin on high level and enable with pressure/temp sensor
	data = 0x42;
 800bb08:	2342      	movs	r3, #66	; 0x42
 800bb0a:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BMP390_I2C_ADDR, INT_CTRL_REG, 1, &data, 1, 10);
 800bb0c:	230a      	movs	r3, #10
 800bb0e:	9302      	str	r3, [sp, #8]
 800bb10:	2301      	movs	r3, #1
 800bb12:	9301      	str	r3, [sp, #4]
 800bb14:	f107 030e 	add.w	r3, r7, #14
 800bb18:	9300      	str	r3, [sp, #0]
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	2219      	movs	r2, #25
 800bb1e:	21ec      	movs	r1, #236	; 0xec
 800bb20:	6878      	ldr	r0, [r7, #4]
 800bb22:	f004 fe83 	bl	801082c <HAL_I2C_Mem_Write>

	//Set Filter value
	//BMP390_SetFilter(I2C, 0x02);


	return res;
 800bb26:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	3710      	adds	r7, #16
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd80      	pop	{r7, pc}

0800bb30 <BMP390_GetP0Pressure>:

void BMP390_GetP0Pressure(I2C_HandleTypeDef *I2C,ALTIMETER_t *altimeter,osMutexId I2CControllerProtect){
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b086      	sub	sp, #24
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	60f8      	str	r0, [r7, #12]
 800bb38:	60b9      	str	r1, [r7, #8]
 800bb3a:	607a      	str	r2, [r7, #4]
	float P0;
	for(int i=0;i<STARTUP_PRESSURE_AVERAGE_COUNT;i++){
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	613b      	str	r3, [r7, #16]
 800bb40:	e010      	b.n	800bb64 <BMP390_GetP0Pressure+0x34>
		BMP390_ReadPress(I2C, altimeter, I2CControllerProtect);
 800bb42:	687a      	ldr	r2, [r7, #4]
 800bb44:	68b9      	ldr	r1, [r7, #8]
 800bb46:	68f8      	ldr	r0, [r7, #12]
 800bb48:	f7ff ff42 	bl	800b9d0 <BMP390_ReadPress>
		P0 += altimeter->pressure_hpa;
 800bb4c:	68bb      	ldr	r3, [r7, #8]
 800bb4e:	edd3 7a00 	vldr	s15, [r3]
 800bb52:	ed97 7a05 	vldr	s14, [r7, #20]
 800bb56:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bb5a:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i=0;i<STARTUP_PRESSURE_AVERAGE_COUNT;i++){
 800bb5e:	693b      	ldr	r3, [r7, #16]
 800bb60:	3301      	adds	r3, #1
 800bb62:	613b      	str	r3, [r7, #16]
 800bb64:	693b      	ldr	r3, [r7, #16]
 800bb66:	2b09      	cmp	r3, #9
 800bb68:	ddeb      	ble.n	800bb42 <BMP390_GetP0Pressure+0x12>
	}
	altimeter->calibration_pressure = (P0/STARTUP_PRESSURE_AVERAGE_COUNT);
 800bb6a:	ed97 7a05 	vldr	s14, [r7, #20]
 800bb6e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800bb72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800bb7c:	bf00      	nop
 800bb7e:	3718      	adds	r7, #24
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}
 800bb84:	0000      	movs	r0, r0
	...

0800bb88 <BMP390_GetRelativeAltitude>:

/*Function use to calculate relative altitude. In order to work properly it should'nt be call before a calibration*/
void BMP390_GetRelativeAltitude(ALTIMETER_t *altimeter){
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b082      	sub	sp, #8
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
	altimeter->differential_altitude = 44330.0 * (1.0 - pow(altimeter->pressure_hpa / altimeter->calibration_pressure, 0.1903));
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	ed93 7a00 	vldr	s14, [r3]
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	edd3 7a03 	vldr	s15, [r3, #12]
 800bb9c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800bba0:	ee16 0a90 	vmov	r0, s13
 800bba4:	f7fe fcb2 	bl	800a50c <__aeabi_f2d>
 800bba8:	4602      	mov	r2, r0
 800bbaa:	460b      	mov	r3, r1
 800bbac:	ed9f 1b12 	vldr	d1, [pc, #72]	; 800bbf8 <BMP390_GetRelativeAltitude+0x70>
 800bbb0:	ec43 2b10 	vmov	d0, r2, r3
 800bbb4:	f00c fae2 	bl	801817c <pow>
 800bbb8:	ec53 2b10 	vmov	r2, r3, d0
 800bbbc:	f04f 0000 	mov.w	r0, #0
 800bbc0:	4911      	ldr	r1, [pc, #68]	; (800bc08 <BMP390_GetRelativeAltitude+0x80>)
 800bbc2:	f7fe fb43 	bl	800a24c <__aeabi_dsub>
 800bbc6:	4602      	mov	r2, r0
 800bbc8:	460b      	mov	r3, r1
 800bbca:	4610      	mov	r0, r2
 800bbcc:	4619      	mov	r1, r3
 800bbce:	a30c      	add	r3, pc, #48	; (adr r3, 800bc00 <BMP390_GetRelativeAltitude+0x78>)
 800bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd4:	f7fe fcf2 	bl	800a5bc <__aeabi_dmul>
 800bbd8:	4602      	mov	r2, r0
 800bbda:	460b      	mov	r3, r1
 800bbdc:	4610      	mov	r0, r2
 800bbde:	4619      	mov	r1, r3
 800bbe0:	f7fe ff9c 	bl	800ab1c <__aeabi_d2f>
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	611a      	str	r2, [r3, #16]
}
 800bbea:	bf00      	nop
 800bbec:	3708      	adds	r7, #8
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
 800bbf2:	bf00      	nop
 800bbf4:	f3af 8000 	nop.w
 800bbf8:	1a36e2eb 	.word	0x1a36e2eb
 800bbfc:	3fc85bc0 	.word	0x3fc85bc0
 800bc00:	00000000 	.word	0x00000000
 800bc04:	40e5a540 	.word	0x40e5a540
 800bc08:	3ff00000 	.word	0x3ff00000

0800bc0c <BNO055_SetPage>:
 * Method use to switch page in IMU memory
 * param: I2C --> pointer on I2C handle struct
 * param: page --> integer value range 0 to 1 include
 * note: If a page value is bigger than 1 then no error will be raise so be carefull
 */
void BNO055_SetPage(I2C_HandleTypeDef *I2C,uint8_t page){
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b086      	sub	sp, #24
 800bc10:	af04      	add	r7, sp, #16
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	460b      	mov	r3, r1
 800bc16:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_PAGE_ID, 1, &page, 1, 10);
 800bc18:	230a      	movs	r3, #10
 800bc1a:	9302      	str	r3, [sp, #8]
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	9301      	str	r3, [sp, #4]
 800bc20:	1cfb      	adds	r3, r7, #3
 800bc22:	9300      	str	r3, [sp, #0]
 800bc24:	2301      	movs	r3, #1
 800bc26:	2207      	movs	r2, #7
 800bc28:	2150      	movs	r1, #80	; 0x50
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f004 fdfe 	bl	801082c <HAL_I2C_Mem_Write>
}
 800bc30:	bf00      	nop
 800bc32:	3708      	adds	r7, #8
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd80      	pop	{r7, pc}

0800bc38 <BNO055_SetOperationMode>:
 * Method use to switch operation mode of IMU
 * param: I2C --> pointer on I2C handle struct
 * param: BNO055 --> pointer on IMU struct
 * param: mode --> operation mode already define in <bno055.h>
 */
void BNO055_SetOperationMode(I2C_HandleTypeDef *I2C,bno055_opmode_t mode,BNO055_t *BNO055){
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b088      	sub	sp, #32
 800bc3c:	af04      	add	r7, sp, #16
 800bc3e:	60f8      	str	r0, [r7, #12]
 800bc40:	460b      	mov	r3, r1
 800bc42:	607a      	str	r2, [r7, #4]
 800bc44:	72fb      	strb	r3, [r7, #11]
	BNO055->operational_mode = mode;
 800bc46:	7afa      	ldrb	r2, [r7, #11]
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_OPR_MODE, 1, &mode, 1, 10);
 800bc4e:	230a      	movs	r3, #10
 800bc50:	9302      	str	r3, [sp, #8]
 800bc52:	2301      	movs	r3, #1
 800bc54:	9301      	str	r3, [sp, #4]
 800bc56:	f107 030b 	add.w	r3, r7, #11
 800bc5a:	9300      	str	r3, [sp, #0]
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	223d      	movs	r2, #61	; 0x3d
 800bc60:	2150      	movs	r1, #80	; 0x50
 800bc62:	68f8      	ldr	r0, [r7, #12]
 800bc64:	f004 fde2 	bl	801082c <HAL_I2C_Mem_Write>
}
 800bc68:	bf00      	nop
 800bc6a:	3710      	adds	r7, #16
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd80      	pop	{r7, pc}

0800bc70 <BNO055_ReadSystemReg>:

/*
 * Function use read the system register
 * param: I2C --> pointer on I2C handle struct
 */
uint8_t BNO055_ReadSystemReg(I2C_HandleTypeDef *I2C){
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b088      	sub	sp, #32
 800bc74:	af04      	add	r7, sp, #16
 800bc76:	6078      	str	r0, [r7, #4]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &system_reg, 1, 100);
 800bc78:	2364      	movs	r3, #100	; 0x64
 800bc7a:	9302      	str	r3, [sp, #8]
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	9301      	str	r3, [sp, #4]
 800bc80:	f107 030f 	add.w	r3, r7, #15
 800bc84:	9300      	str	r3, [sp, #0]
 800bc86:	2301      	movs	r3, #1
 800bc88:	223f      	movs	r2, #63	; 0x3f
 800bc8a:	2150      	movs	r1, #80	; 0x50
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f004 fee1 	bl	8010a54 <HAL_I2C_Mem_Read>
	return system_reg;
 800bc92:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	3710      	adds	r7, #16
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}

0800bc9c <BNO055_ReadITStatus>:

/*
 * Function use to read interrupt register
 * param: I2C --> pointer on I2C handle struct
 */
uint8_t BNO055_ReadITStatus(I2C_HandleTypeDef * I2C){
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b088      	sub	sp, #32
 800bca0:	af04      	add	r7, sp, #16
 800bca2:	6078      	str	r0, [r7, #4]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_INT_STATUS, 1, &system_reg, 1, 100);
 800bca4:	2364      	movs	r3, #100	; 0x64
 800bca6:	9302      	str	r3, [sp, #8]
 800bca8:	2301      	movs	r3, #1
 800bcaa:	9301      	str	r3, [sp, #4]
 800bcac:	f107 030f 	add.w	r3, r7, #15
 800bcb0:	9300      	str	r3, [sp, #0]
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	2237      	movs	r2, #55	; 0x37
 800bcb6:	2150      	movs	r1, #80	; 0x50
 800bcb8:	6878      	ldr	r0, [r7, #4]
 800bcba:	f004 fecb 	bl	8010a54 <HAL_I2C_Mem_Read>
	return system_reg;
 800bcbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3710      	adds	r7, #16
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <BNO055_EnableAccHighG>:
/*
 * Method use to set high G acceleration interrupt
 * param: I2C --> pointer on I2C handle struct
 * note: This method should only be call after a SetPage(1)
 */
void BNO055_EnableAccHighG(I2C_HandleTypeDef *I2C){
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b088      	sub	sp, #32
 800bccc:	af04      	add	r7, sp, #16
 800bcce:	6078      	str	r0, [r7, #4]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_INT_EN, 1, &system_reg, 1, 100);
 800bcd0:	2364      	movs	r3, #100	; 0x64
 800bcd2:	9302      	str	r3, [sp, #8]
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	9301      	str	r3, [sp, #4]
 800bcd8:	f107 030f 	add.w	r3, r7, #15
 800bcdc:	9300      	str	r3, [sp, #0]
 800bcde:	2301      	movs	r3, #1
 800bce0:	2210      	movs	r2, #16
 800bce2:	2150      	movs	r1, #80	; 0x50
 800bce4:	6878      	ldr	r0, [r7, #4]
 800bce6:	f004 feb5 	bl	8010a54 <HAL_I2C_Mem_Read>
	system_reg|=1<<5;
 800bcea:	7bfb      	ldrb	r3, [r7, #15]
 800bcec:	f043 0320 	orr.w	r3, r3, #32
 800bcf0:	b2db      	uxtb	r3, r3
 800bcf2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_INT_EN, 1, &system_reg, 1, 10);
 800bcf4:	230a      	movs	r3, #10
 800bcf6:	9302      	str	r3, [sp, #8]
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	9301      	str	r3, [sp, #4]
 800bcfc:	f107 030f 	add.w	r3, r7, #15
 800bd00:	9300      	str	r3, [sp, #0]
 800bd02:	2301      	movs	r3, #1
 800bd04:	2210      	movs	r2, #16
 800bd06:	2150      	movs	r1, #80	; 0x50
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f004 fd8f 	bl	801082c <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_INT_MSK, 1, &system_reg, 1, 100);
 800bd0e:	2364      	movs	r3, #100	; 0x64
 800bd10:	9302      	str	r3, [sp, #8]
 800bd12:	2301      	movs	r3, #1
 800bd14:	9301      	str	r3, [sp, #4]
 800bd16:	f107 030f 	add.w	r3, r7, #15
 800bd1a:	9300      	str	r3, [sp, #0]
 800bd1c:	2301      	movs	r3, #1
 800bd1e:	220f      	movs	r2, #15
 800bd20:	2150      	movs	r1, #80	; 0x50
 800bd22:	6878      	ldr	r0, [r7, #4]
 800bd24:	f004 fe96 	bl	8010a54 <HAL_I2C_Mem_Read>
	system_reg|=1<<5;
 800bd28:	7bfb      	ldrb	r3, [r7, #15]
 800bd2a:	f043 0320 	orr.w	r3, r3, #32
 800bd2e:	b2db      	uxtb	r3, r3
 800bd30:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_INT_MSK, 1, &system_reg, 1, 10);
 800bd32:	230a      	movs	r3, #10
 800bd34:	9302      	str	r3, [sp, #8]
 800bd36:	2301      	movs	r3, #1
 800bd38:	9301      	str	r3, [sp, #4]
 800bd3a:	f107 030f 	add.w	r3, r7, #15
 800bd3e:	9300      	str	r3, [sp, #0]
 800bd40:	2301      	movs	r3, #1
 800bd42:	220f      	movs	r2, #15
 800bd44:	2150      	movs	r1, #80	; 0x50
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f004 fd70 	bl	801082c <HAL_I2C_Mem_Write>
}
 800bd4c:	bf00      	nop
 800bd4e:	3710      	adds	r7, #16
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}

0800bd54 <BNO055_EnableHighGAcc>:
/*
 * Method use to set high G acceleration interrupt for each axis
 * param: I2C --> pointer on I2C handle struct
 * axis: --> char use to define an axis Eg: 'X' or 'Y' or 'Z'
 */
void BNO055_EnableHighGAcc(I2C_HandleTypeDef *I2C,char axis){
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b088      	sub	sp, #32
 800bd58:	af04      	add	r7, sp, #16
 800bd5a:	6078      	str	r0, [r7, #4]
 800bd5c:	460b      	mov	r3, r1
 800bd5e:	70fb      	strb	r3, [r7, #3]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_INT_SETTINGS, 1, &system_reg, 1, 100);
 800bd60:	2364      	movs	r3, #100	; 0x64
 800bd62:	9302      	str	r3, [sp, #8]
 800bd64:	2301      	movs	r3, #1
 800bd66:	9301      	str	r3, [sp, #4]
 800bd68:	f107 030f 	add.w	r3, r7, #15
 800bd6c:	9300      	str	r3, [sp, #0]
 800bd6e:	2301      	movs	r3, #1
 800bd70:	2212      	movs	r2, #18
 800bd72:	2150      	movs	r1, #80	; 0x50
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f004 fe6d 	bl	8010a54 <HAL_I2C_Mem_Read>
	switch (axis) {
 800bd7a:	78fb      	ldrb	r3, [r7, #3]
 800bd7c:	2b5a      	cmp	r3, #90	; 0x5a
 800bd7e:	d012      	beq.n	800bda6 <BNO055_EnableHighGAcc+0x52>
 800bd80:	2b5a      	cmp	r3, #90	; 0x5a
 800bd82:	dc16      	bgt.n	800bdb2 <BNO055_EnableHighGAcc+0x5e>
 800bd84:	2b58      	cmp	r3, #88	; 0x58
 800bd86:	d002      	beq.n	800bd8e <BNO055_EnableHighGAcc+0x3a>
 800bd88:	2b59      	cmp	r3, #89	; 0x59
 800bd8a:	d006      	beq.n	800bd9a <BNO055_EnableHighGAcc+0x46>
 800bd8c:	e011      	b.n	800bdb2 <BNO055_EnableHighGAcc+0x5e>
		case 'X':
			system_reg|=1<<5;
 800bd8e:	7bfb      	ldrb	r3, [r7, #15]
 800bd90:	f043 0320 	orr.w	r3, r3, #32
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	73fb      	strb	r3, [r7, #15]
			break;
 800bd98:	e00b      	b.n	800bdb2 <BNO055_EnableHighGAcc+0x5e>
		case 'Y':
			system_reg|=1<<6;
 800bd9a:	7bfb      	ldrb	r3, [r7, #15]
 800bd9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bda0:	b2db      	uxtb	r3, r3
 800bda2:	73fb      	strb	r3, [r7, #15]
			break;
 800bda4:	e005      	b.n	800bdb2 <BNO055_EnableHighGAcc+0x5e>
		case 'Z':
			system_reg|=1<<7;
 800bda6:	7bfb      	ldrb	r3, [r7, #15]
 800bda8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bdac:	b2db      	uxtb	r3, r3
 800bdae:	73fb      	strb	r3, [r7, #15]
			break;
 800bdb0:	bf00      	nop
	}
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_ACC_INT_SETTINGS, 1, &system_reg, 1, 10);
 800bdb2:	230a      	movs	r3, #10
 800bdb4:	9302      	str	r3, [sp, #8]
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	9301      	str	r3, [sp, #4]
 800bdba:	f107 030f 	add.w	r3, r7, #15
 800bdbe:	9300      	str	r3, [sp, #0]
 800bdc0:	2301      	movs	r3, #1
 800bdc2:	2212      	movs	r2, #18
 800bdc4:	2150      	movs	r1, #80	; 0x50
 800bdc6:	6878      	ldr	r0, [r7, #4]
 800bdc8:	f004 fd30 	bl	801082c <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_INT_SETTINGS, 1, &system_reg, 1, 100);
 800bdcc:	2364      	movs	r3, #100	; 0x64
 800bdce:	9302      	str	r3, [sp, #8]
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	9301      	str	r3, [sp, #4]
 800bdd4:	f107 030f 	add.w	r3, r7, #15
 800bdd8:	9300      	str	r3, [sp, #0]
 800bdda:	2301      	movs	r3, #1
 800bddc:	2212      	movs	r2, #18
 800bdde:	2150      	movs	r1, #80	; 0x50
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f004 fe37 	bl	8010a54 <HAL_I2C_Mem_Read>
}
 800bde6:	bf00      	nop
 800bde8:	3710      	adds	r7, #16
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}

0800bdee <BNO055_ClearIntFlag>:
/*
 * Method use to clear interrupt flag set by hardware
 * param: I2C --> pointer on I2C handle struct
 * note: if call in interrupt, you can find SPI pointer in IMU struct
 */
void BNO055_ClearIntFlag(I2C_HandleTypeDef *I2C){
 800bdee:	b580      	push	{r7, lr}
 800bdf0:	b088      	sub	sp, #32
 800bdf2:	af04      	add	r7, sp, #16
 800bdf4:	6078      	str	r0, [r7, #4]
	uint8_t system_reg;
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &system_reg, 1, 100);
 800bdf6:	2364      	movs	r3, #100	; 0x64
 800bdf8:	9302      	str	r3, [sp, #8]
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	9301      	str	r3, [sp, #4]
 800bdfe:	f107 030f 	add.w	r3, r7, #15
 800be02:	9300      	str	r3, [sp, #0]
 800be04:	2301      	movs	r3, #1
 800be06:	223f      	movs	r2, #63	; 0x3f
 800be08:	2150      	movs	r1, #80	; 0x50
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f004 fe22 	bl	8010a54 <HAL_I2C_Mem_Read>
	system_reg|=1<<6;
 800be10:	7bfb      	ldrb	r3, [r7, #15]
 800be12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be16:	b2db      	uxtb	r3, r3
 800be18:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &system_reg, 1, 10);
 800be1a:	230a      	movs	r3, #10
 800be1c:	9302      	str	r3, [sp, #8]
 800be1e:	2301      	movs	r3, #1
 800be20:	9301      	str	r3, [sp, #4]
 800be22:	f107 030f 	add.w	r3, r7, #15
 800be26:	9300      	str	r3, [sp, #0]
 800be28:	2301      	movs	r3, #1
 800be2a:	223f      	movs	r2, #63	; 0x3f
 800be2c:	2150      	movs	r1, #80	; 0x50
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	f004 fcfc 	bl	801082c <HAL_I2C_Mem_Write>
	BNO055_ReadITStatus(I2C);
 800be34:	6878      	ldr	r0, [r7, #4]
 800be36:	f7ff ff31 	bl	800bc9c <BNO055_ReadITStatus>
}
 800be3a:	bf00      	nop
 800be3c:	3710      	adds	r7, #16
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}

0800be42 <BNO055_EnableExtClock>:
/*
 * Method use to enable external clock for IMU
 * param: I2C --> pointer on I2C handle struct
 * note: If not clock selected then work with LSI else LSE
 */
void BNO055_EnableExtClock(I2C_HandleTypeDef *I2C){
 800be42:	b580      	push	{r7, lr}
 800be44:	b088      	sub	sp, #32
 800be46:	af04      	add	r7, sp, #16
 800be48:	6078      	str	r0, [r7, #4]
	uint8_t actual_reg_value = BNO055_ReadSystemReg(I2C);
 800be4a:	6878      	ldr	r0, [r7, #4]
 800be4c:	f7ff ff10 	bl	800bc70 <BNO055_ReadSystemReg>
 800be50:	4603      	mov	r3, r0
 800be52:	73fb      	strb	r3, [r7, #15]
	//Change the 7th bit of this reg --> activate external clock
	uint8_t sys_reg_value = (actual_reg_value&0x7F) + (0x01<<7);
 800be54:	7bfb      	ldrb	r3, [r7, #15]
 800be56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be5a:	b2db      	uxtb	r3, r3
 800be5c:	3b80      	subs	r3, #128	; 0x80
 800be5e:	b2db      	uxtb	r3, r3
 800be60:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &sys_reg_value, 1, 10);
 800be62:	230a      	movs	r3, #10
 800be64:	9302      	str	r3, [sp, #8]
 800be66:	2301      	movs	r3, #1
 800be68:	9301      	str	r3, [sp, #4]
 800be6a:	f107 030e 	add.w	r3, r7, #14
 800be6e:	9300      	str	r3, [sp, #0]
 800be70:	2301      	movs	r3, #1
 800be72:	223f      	movs	r2, #63	; 0x3f
 800be74:	2150      	movs	r1, #80	; 0x50
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f004 fcd8 	bl	801082c <HAL_I2C_Mem_Write>
}
 800be7c:	bf00      	nop
 800be7e:	3710      	adds	r7, #16
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}

0800be84 <BNO055_TriggerSelfTest>:

/*
 * Method use to start a self test
 * param: I2C --> pointer on I2C handle struct
 */
void BNO055_TriggerSelfTest(I2C_HandleTypeDef *I2C){
 800be84:	b580      	push	{r7, lr}
 800be86:	b088      	sub	sp, #32
 800be88:	af04      	add	r7, sp, #16
 800be8a:	6078      	str	r0, [r7, #4]
	uint8_t actual_reg_value = BNO055_ReadSystemReg(I2C);
 800be8c:	6878      	ldr	r0, [r7, #4]
 800be8e:	f7ff feef 	bl	800bc70 <BNO055_ReadSystemReg>
 800be92:	4603      	mov	r3, r0
 800be94:	73fb      	strb	r3, [r7, #15]
	//Change the 7th bit of this reg --> activate external clock
	uint8_t sys_reg_value = (actual_reg_value&0xFE) + 0x01;
 800be96:	7bfb      	ldrb	r3, [r7, #15]
 800be98:	f023 0301 	bic.w	r3, r3, #1
 800be9c:	b2db      	uxtb	r3, r3
 800be9e:	3301      	adds	r3, #1
 800bea0:	b2db      	uxtb	r3, r3
 800bea2:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_SYS_TRIGGER, 1, &sys_reg_value, 1, 10);
 800bea4:	230a      	movs	r3, #10
 800bea6:	9302      	str	r3, [sp, #8]
 800bea8:	2301      	movs	r3, #1
 800beaa:	9301      	str	r3, [sp, #4]
 800beac:	f107 030e 	add.w	r3, r7, #14
 800beb0:	9300      	str	r3, [sp, #0]
 800beb2:	2301      	movs	r3, #1
 800beb4:	223f      	movs	r2, #63	; 0x3f
 800beb6:	2150      	movs	r1, #80	; 0x50
 800beb8:	6878      	ldr	r0, [r7, #4]
 800beba:	f004 fcb7 	bl	801082c <HAL_I2C_Mem_Write>
}
 800bebe:	bf00      	nop
 800bec0:	3710      	adds	r7, #16
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}

0800bec6 <BNO055_CheckSelfTestResult>:
/*
 * Method use to check self test result
 * param: I2C --> pointer on I2C handle struct
 * param: BNO055 --> pointer on IMU struct
 */
uint8_t BNO055_CheckSelfTestResult(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 800bec6:	b580      	push	{r7, lr}
 800bec8:	b088      	sub	sp, #32
 800beca:	af04      	add	r7, sp, #16
 800becc:	6078      	str	r0, [r7, #4]
 800bece:	6039      	str	r1, [r7, #0]
	uint8_t res = 0;
 800bed0:	2300      	movs	r3, #0
 800bed2:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_value;
	//Checking all self power on test result
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ST_RESULT, 1, &reg_value, 1, 10);
 800bed4:	230a      	movs	r3, #10
 800bed6:	9302      	str	r3, [sp, #8]
 800bed8:	2301      	movs	r3, #1
 800beda:	9301      	str	r3, [sp, #4]
 800bedc:	f107 030e 	add.w	r3, r7, #14
 800bee0:	9300      	str	r3, [sp, #0]
 800bee2:	2301      	movs	r3, #1
 800bee4:	2236      	movs	r2, #54	; 0x36
 800bee6:	2150      	movs	r1, #80	; 0x50
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f004 fdb3 	bl	8010a54 <HAL_I2C_Mem_Read>
	if((reg_value&0x0F)!=0x0F){
 800beee:	7bbb      	ldrb	r3, [r7, #14]
 800bef0:	f003 030f 	and.w	r3, r3, #15
 800bef4:	2b0f      	cmp	r3, #15
 800bef6:	d001      	beq.n	800befc <BNO055_CheckSelfTestResult+0x36>
		res = 1;
 800bef8:	2301      	movs	r3, #1
 800befa:	73fb      	strb	r3, [r7, #15]
	}
	//Trigger a test to ensure sensor is working properly
	BNO055_TriggerSelfTest(I2C);
 800befc:	6878      	ldr	r0, [r7, #4]
 800befe:	f7ff ffc1 	bl	800be84 <BNO055_TriggerSelfTest>
	//Wait some time to ensure test is done (made with hal delay because task hasn't started yet)
	osDelay(500);
 800bf02:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800bf06:	f009 fe6d 	bl	8015be4 <osDelay>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_SYS_ERR, 1, &reg_value, 1, 10);
 800bf0a:	230a      	movs	r3, #10
 800bf0c:	9302      	str	r3, [sp, #8]
 800bf0e:	2301      	movs	r3, #1
 800bf10:	9301      	str	r3, [sp, #4]
 800bf12:	f107 030e 	add.w	r3, r7, #14
 800bf16:	9300      	str	r3, [sp, #0]
 800bf18:	2301      	movs	r3, #1
 800bf1a:	223a      	movs	r2, #58	; 0x3a
 800bf1c:	2150      	movs	r1, #80	; 0x50
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f004 fd98 	bl	8010a54 <HAL_I2C_Mem_Read>
	if(reg_value!=0x00){
 800bf24:	7bbb      	ldrb	r3, [r7, #14]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d001      	beq.n	800bf2e <BNO055_CheckSelfTestResult+0x68>
		res = 1;
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	73fb      	strb	r3, [r7, #15]
	}
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_SYS_STATUS, 1, &reg_value, 1, 10);
 800bf2e:	230a      	movs	r3, #10
 800bf30:	9302      	str	r3, [sp, #8]
 800bf32:	2301      	movs	r3, #1
 800bf34:	9301      	str	r3, [sp, #4]
 800bf36:	f107 030e 	add.w	r3, r7, #14
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	2239      	movs	r2, #57	; 0x39
 800bf40:	2150      	movs	r1, #80	; 0x50
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f004 fd86 	bl	8010a54 <HAL_I2C_Mem_Read>

	return res;
 800bf48:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3710      	adds	r7, #16
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <BNO055_SetHighGThreshold>:
 * Method use to set the high g interrupt threshold
 * param: I2C --> pointer on I2C handle struct
 * param: threshold --> threshold in LSB (15.81mg = 1LSB)
 *  * note: need to be call after page(1)
 */
void BNO055_SetHighGThreshold(I2C_HandleTypeDef *I2C,uint8_t threshold){
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b088      	sub	sp, #32
 800bf56:	af04      	add	r7, sp, #16
 800bf58:	6078      	str	r0, [r7, #4]
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	70fb      	strb	r3, [r7, #3]
	uint8_t system_reg;
	system_reg = threshold;
 800bf5e:	78fb      	ldrb	r3, [r7, #3]
 800bf60:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_ACC_HG_THRESH, 1, &system_reg, 1, 10);
 800bf62:	230a      	movs	r3, #10
 800bf64:	9302      	str	r3, [sp, #8]
 800bf66:	2301      	movs	r3, #1
 800bf68:	9301      	str	r3, [sp, #4]
 800bf6a:	f107 030f 	add.w	r3, r7, #15
 800bf6e:	9300      	str	r3, [sp, #0]
 800bf70:	2301      	movs	r3, #1
 800bf72:	2214      	movs	r2, #20
 800bf74:	2150      	movs	r1, #80	; 0x50
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	f004 fc58 	bl	801082c <HAL_I2C_Mem_Write>
}
 800bf7c:	bf00      	nop
 800bf7e:	3710      	adds	r7, #16
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}

0800bf84 <BNO055_SetHighGDuration>:
 * Method use to set the high g interrupt duration
 * param: I2C --> pointer on I2C handle struct
 * param: duration --> duration in ms (1LSB = 2ms)
 *  * note: need to be call after page(1)
 */
void BNO055_SetHighGDuration(I2C_HandleTypeDef *I2C,uint8_t duration){
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b088      	sub	sp, #32
 800bf88:	af04      	add	r7, sp, #16
 800bf8a:	6078      	str	r0, [r7, #4]
 800bf8c:	460b      	mov	r3, r1
 800bf8e:	70fb      	strb	r3, [r7, #3]
	uint8_t system_reg;
	system_reg = duration;
 800bf90:	78fb      	ldrb	r3, [r7, #3]
 800bf92:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(I2C, BNO055_I2C_ADDR, BNO055_ACC_HG_DURATION, 1, &system_reg, 1, 10);
 800bf94:	230a      	movs	r3, #10
 800bf96:	9302      	str	r3, [sp, #8]
 800bf98:	2301      	movs	r3, #1
 800bf9a:	9301      	str	r3, [sp, #4]
 800bf9c:	f107 030f 	add.w	r3, r7, #15
 800bfa0:	9300      	str	r3, [sp, #0]
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	2213      	movs	r2, #19
 800bfa6:	2150      	movs	r1, #80	; 0x50
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f004 fc3f 	bl	801082c <HAL_I2C_Mem_Write>
}
 800bfae:	bf00      	nop
 800bfb0:	3710      	adds	r7, #16
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}

0800bfb6 <BNO055_Init>:
/*
 * Init function for IMU, it enable it run self test
 * param: I2C --> pointer on I2C handle struct
 * param: BNO055 --> pointer on IMU struct
 */
uint8_t BNO055_Init(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 800bfb6:	b580      	push	{r7, lr}
 800bfb8:	b088      	sub	sp, #32
 800bfba:	af04      	add	r7, sp, #16
 800bfbc:	6078      	str	r0, [r7, #4]
 800bfbe:	6039      	str	r1, [r7, #0]

	uint8_t res = 0;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	73fb      	strb	r3, [r7, #15]
	uint8_t reg;

	//Reset the IMU error counter
	BNO055->self_test_error = 0;
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

	//Add pointer into IMU struct
	BNO055->I2C_pt = I2C;
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	687a      	ldr	r2, [r7, #4]
 800bfd0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

	//We need to select the page 1
	BNO055_SetPage(I2C,1);
 800bfd4:	2101      	movs	r1, #1
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f7ff fe18 	bl	800bc0c <BNO055_SetPage>

	//Enable High G accelerometer interrupt
	BNO055_EnableAccHighG(I2C);
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f7ff fe73 	bl	800bcc8 <BNO055_EnableAccHighG>

	//Enable HIGH G for axis X/Y/Z
	BNO055_EnableHighGAcc(I2C, 'X');
 800bfe2:	2158      	movs	r1, #88	; 0x58
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f7ff feb5 	bl	800bd54 <BNO055_EnableHighGAcc>
	BNO055_EnableHighGAcc(I2C, 'Y');
 800bfea:	2159      	movs	r1, #89	; 0x59
 800bfec:	6878      	ldr	r0, [r7, #4]
 800bfee:	f7ff feb1 	bl	800bd54 <BNO055_EnableHighGAcc>
	BNO055_EnableHighGAcc(I2C, 'Z');
 800bff2:	215a      	movs	r1, #90	; 0x5a
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f7ff fead 	bl	800bd54 <BNO055_EnableHighGAcc>

	//Set threshold
	BNO055_SetHighGThreshold(I2C, BNO055_HG_THRESHOLD);
 800bffa:	2150      	movs	r1, #80	; 0x50
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f7ff ffa8 	bl	800bf52 <BNO055_SetHighGThreshold>

	//Set the duration
	BNO055_SetHighGDuration(I2C, BNO055_HG_DURATION);
 800c002:	2140      	movs	r1, #64	; 0x40
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f7ff ffbd 	bl	800bf84 <BNO055_SetHighGDuration>

	//We need to select the page 0
	BNO055_SetPage(I2C,0);
 800c00a:	2100      	movs	r1, #0
 800c00c:	6878      	ldr	r0, [r7, #4]
 800c00e:	f7ff fdfd 	bl	800bc0c <BNO055_SetPage>

	//As the board have external 32.756 khz clock we use it
	BNO055_EnableExtClock(I2C);
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f7ff ff15 	bl	800be42 <BNO055_EnableExtClock>
	/*Make BIST and power up test*/
	osDelay(200);
 800c018:	20c8      	movs	r0, #200	; 0xc8
 800c01a:	f009 fde3 	bl	8015be4 <osDelay>
	reg = BNO055_CheckSelfTestResult(I2C, BNO055);
 800c01e:	6839      	ldr	r1, [r7, #0]
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f7ff ff50 	bl	800bec6 <BNO055_CheckSelfTestResult>
 800c026:	4603      	mov	r3, r0
 800c028:	73bb      	strb	r3, [r7, #14]
	if(reg != 0x00){
 800c02a:	7bbb      	ldrb	r3, [r7, #14]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d001      	beq.n	800c034 <BNO055_Init+0x7e>
		res = 1;
 800c030:	2301      	movs	r3, #1
 800c032:	73fb      	strb	r3, [r7, #15]
	}

	//Select the operation mode (the NDOF use all 3 sensor and will calculate data using absolute orientation (USE BNO055_OPERATION_MODE_IMU if you want to have relative orientation)
	BNO055_SetOperationMode(I2C, BNO055_OPERATION_MODE_NDOF, BNO055);
 800c034:	683a      	ldr	r2, [r7, #0]
 800c036:	210c      	movs	r1, #12
 800c038:	6878      	ldr	r0, [r7, #4]
 800c03a:	f7ff fdfd 	bl	800bc38 <BNO055_SetOperationMode>

	/*Check for writing problem of OPR_MODE_REG*/
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_OPR_MODE, 1, &reg, 1, 10);
 800c03e:	230a      	movs	r3, #10
 800c040:	9302      	str	r3, [sp, #8]
 800c042:	2301      	movs	r3, #1
 800c044:	9301      	str	r3, [sp, #4]
 800c046:	f107 030e 	add.w	r3, r7, #14
 800c04a:	9300      	str	r3, [sp, #0]
 800c04c:	2301      	movs	r3, #1
 800c04e:	223d      	movs	r2, #61	; 0x3d
 800c050:	2150      	movs	r1, #80	; 0x50
 800c052:	6878      	ldr	r0, [r7, #4]
 800c054:	f004 fcfe 	bl	8010a54 <HAL_I2C_Mem_Read>
	if( reg != BNO055_OPERATION_MODE_NDOF){
 800c058:	7bbb      	ldrb	r3, [r7, #14]
 800c05a:	2b0c      	cmp	r3, #12
 800c05c:	d001      	beq.n	800c062 <BNO055_Init+0xac>
		res = 1;
 800c05e:	2301      	movs	r3, #1
 800c060:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c062:	7bfb      	ldrb	r3, [r7, #15]
}
 800c064:	4618      	mov	r0, r3
 800c066:	3710      	adds	r7, #16
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd80      	pop	{r7, pc}
 800c06c:	0000      	movs	r0, r0
	...

0800c070 <BNO055_ReadAccel>:
 * Function use to read accelerometer data from IMU
 * param: I2C --> pointer on I2C handle struct
 * param: BNO055 --> pointer on IMU struct
 * param: I2CControllerProtect --> Semaphore use to protect I2C hardware from being modified by more than one task at the same time
 */
void BNO055_ReadAccel(I2C_HandleTypeDef *I2C,BNO055_t *BNO055,osMutexId I2CControllerProtect){
 800c070:	b580      	push	{r7, lr}
 800c072:	b08a      	sub	sp, #40	; 0x28
 800c074:	af04      	add	r7, sp, #16
 800c076:	60f8      	str	r0, [r7, #12]
 800c078:	60b9      	str	r1, [r7, #8]
 800c07a:	607a      	str	r2, [r7, #4]
	//Read gyroscope value
	uint8_t reg_value_lsb;
	uint8_t reg_value_msb;


	xSemaphoreTake(I2CControllerProtect,25);
 800c07c:	2119      	movs	r1, #25
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f00a f8f8 	bl	8016274 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_X_LSB, 1, &reg_value_lsb, 1, 10);
 800c084:	230a      	movs	r3, #10
 800c086:	9302      	str	r3, [sp, #8]
 800c088:	2301      	movs	r3, #1
 800c08a:	9301      	str	r3, [sp, #4]
 800c08c:	f107 0317 	add.w	r3, r7, #23
 800c090:	9300      	str	r3, [sp, #0]
 800c092:	2301      	movs	r3, #1
 800c094:	2208      	movs	r2, #8
 800c096:	2150      	movs	r1, #80	; 0x50
 800c098:	68f8      	ldr	r0, [r7, #12]
 800c09a:	f004 fcdb 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_X_MSB, 1, &reg_value_msb, 1, 10);
 800c09e:	230a      	movs	r3, #10
 800c0a0:	9302      	str	r3, [sp, #8]
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	9301      	str	r3, [sp, #4]
 800c0a6:	f107 0316 	add.w	r3, r7, #22
 800c0aa:	9300      	str	r3, [sp, #0]
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	2209      	movs	r2, #9
 800c0b0:	2150      	movs	r1, #80	; 0x50
 800c0b2:	68f8      	ldr	r0, [r7, #12]
 800c0b4:	f004 fcce 	bl	8010a54 <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	2100      	movs	r1, #0
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f009 ff64 	bl	8015f8c <xQueueGenericSend>
	BNO055->raw_data.accelerometer.x = ((float)(reg_value_lsb + (reg_value_msb<<8))/ (float) accelScale);	//The minus sign is only use to sync axis value to board schematic
 800c0c4:	7dfb      	ldrb	r3, [r7, #23]
 800c0c6:	461a      	mov	r2, r3
 800c0c8:	7dbb      	ldrb	r3, [r7, #22]
 800c0ca:	021b      	lsls	r3, r3, #8
 800c0cc:	4413      	add	r3, r2
 800c0ce:	ee07 3a90 	vmov	s15, r3
 800c0d2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c0d6:	4b74      	ldr	r3, [pc, #464]	; (800c2a8 <BNO055_ReadAccel+0x238>)
 800c0d8:	881b      	ldrh	r3, [r3, #0]
 800c0da:	ee07 3a90 	vmov	s15, r3
 800c0de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c0e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	edc3 7a03 	vstr	s15, [r3, #12]

	/*In order to scale the acceleration correclty on -327m/s^2 to +327m/s^2*/
	if(BNO055->raw_data.accelerometer.x > 327.68){
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	68db      	ldr	r3, [r3, #12]
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f7fe fa0b 	bl	800a50c <__aeabi_f2d>
 800c0f6:	a368      	add	r3, pc, #416	; (adr r3, 800c298 <BNO055_ReadAccel+0x228>)
 800c0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0fc:	f7fe fcee 	bl	800aadc <__aeabi_dcmpgt>
 800c100:	4603      	mov	r3, r0
 800c102:	2b00      	cmp	r3, #0
 800c104:	d012      	beq.n	800c12c <BNO055_ReadAccel+0xbc>
		BNO055->raw_data.accelerometer.x = BNO055->raw_data.accelerometer.x - 655.36;
 800c106:	68bb      	ldr	r3, [r7, #8]
 800c108:	68db      	ldr	r3, [r3, #12]
 800c10a:	4618      	mov	r0, r3
 800c10c:	f7fe f9fe 	bl	800a50c <__aeabi_f2d>
 800c110:	a363      	add	r3, pc, #396	; (adr r3, 800c2a0 <BNO055_ReadAccel+0x230>)
 800c112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c116:	f7fe f899 	bl	800a24c <__aeabi_dsub>
 800c11a:	4602      	mov	r2, r0
 800c11c:	460b      	mov	r3, r1
 800c11e:	4610      	mov	r0, r2
 800c120:	4619      	mov	r1, r3
 800c122:	f7fe fcfb 	bl	800ab1c <__aeabi_d2f>
 800c126:	4602      	mov	r2, r0
 800c128:	68bb      	ldr	r3, [r7, #8]
 800c12a:	60da      	str	r2, [r3, #12]
	}

	xSemaphoreTake(I2CControllerProtect,25);
 800c12c:	2119      	movs	r1, #25
 800c12e:	6878      	ldr	r0, [r7, #4]
 800c130:	f00a f8a0 	bl	8016274 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_Y_LSB, 1, &reg_value_lsb, 1, 10);
 800c134:	230a      	movs	r3, #10
 800c136:	9302      	str	r3, [sp, #8]
 800c138:	2301      	movs	r3, #1
 800c13a:	9301      	str	r3, [sp, #4]
 800c13c:	f107 0317 	add.w	r3, r7, #23
 800c140:	9300      	str	r3, [sp, #0]
 800c142:	2301      	movs	r3, #1
 800c144:	220a      	movs	r2, #10
 800c146:	2150      	movs	r1, #80	; 0x50
 800c148:	68f8      	ldr	r0, [r7, #12]
 800c14a:	f004 fc83 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_Y_MSB, 1, &reg_value_msb, 1, 10);
 800c14e:	230a      	movs	r3, #10
 800c150:	9302      	str	r3, [sp, #8]
 800c152:	2301      	movs	r3, #1
 800c154:	9301      	str	r3, [sp, #4]
 800c156:	f107 0316 	add.w	r3, r7, #22
 800c15a:	9300      	str	r3, [sp, #0]
 800c15c:	2301      	movs	r3, #1
 800c15e:	220b      	movs	r2, #11
 800c160:	2150      	movs	r1, #80	; 0x50
 800c162:	68f8      	ldr	r0, [r7, #12]
 800c164:	f004 fc76 	bl	8010a54 <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 800c168:	2300      	movs	r3, #0
 800c16a:	2200      	movs	r2, #0
 800c16c:	2100      	movs	r1, #0
 800c16e:	6878      	ldr	r0, [r7, #4]
 800c170:	f009 ff0c 	bl	8015f8c <xQueueGenericSend>
	BNO055->raw_data.accelerometer.y = ((float)(reg_value_lsb + (reg_value_msb<<8))/ (float) accelScale);
 800c174:	7dfb      	ldrb	r3, [r7, #23]
 800c176:	461a      	mov	r2, r3
 800c178:	7dbb      	ldrb	r3, [r7, #22]
 800c17a:	021b      	lsls	r3, r3, #8
 800c17c:	4413      	add	r3, r2
 800c17e:	ee07 3a90 	vmov	s15, r3
 800c182:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c186:	4b48      	ldr	r3, [pc, #288]	; (800c2a8 <BNO055_ReadAccel+0x238>)
 800c188:	881b      	ldrh	r3, [r3, #0]
 800c18a:	ee07 3a90 	vmov	s15, r3
 800c18e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c192:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	edc3 7a04 	vstr	s15, [r3, #16]

	if(BNO055->raw_data.accelerometer.y > 327.68){
 800c19c:	68bb      	ldr	r3, [r7, #8]
 800c19e:	691b      	ldr	r3, [r3, #16]
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f7fe f9b3 	bl	800a50c <__aeabi_f2d>
 800c1a6:	a33c      	add	r3, pc, #240	; (adr r3, 800c298 <BNO055_ReadAccel+0x228>)
 800c1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ac:	f7fe fc96 	bl	800aadc <__aeabi_dcmpgt>
 800c1b0:	4603      	mov	r3, r0
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d012      	beq.n	800c1dc <BNO055_ReadAccel+0x16c>
		BNO055->raw_data.accelerometer.y = BNO055->raw_data.accelerometer.y - 655.36;
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	691b      	ldr	r3, [r3, #16]
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f7fe f9a6 	bl	800a50c <__aeabi_f2d>
 800c1c0:	a337      	add	r3, pc, #220	; (adr r3, 800c2a0 <BNO055_ReadAccel+0x230>)
 800c1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c6:	f7fe f841 	bl	800a24c <__aeabi_dsub>
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	4610      	mov	r0, r2
 800c1d0:	4619      	mov	r1, r3
 800c1d2:	f7fe fca3 	bl	800ab1c <__aeabi_d2f>
 800c1d6:	4602      	mov	r2, r0
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	611a      	str	r2, [r3, #16]
	}


	xSemaphoreTake(I2CControllerProtect,25);
 800c1dc:	2119      	movs	r1, #25
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f00a f848 	bl	8016274 <xQueueSemaphoreTake>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_Z_LSB, 1, &reg_value_lsb, 1, 10);
 800c1e4:	230a      	movs	r3, #10
 800c1e6:	9302      	str	r3, [sp, #8]
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	9301      	str	r3, [sp, #4]
 800c1ec:	f107 0317 	add.w	r3, r7, #23
 800c1f0:	9300      	str	r3, [sp, #0]
 800c1f2:	2301      	movs	r3, #1
 800c1f4:	220c      	movs	r2, #12
 800c1f6:	2150      	movs	r1, #80	; 0x50
 800c1f8:	68f8      	ldr	r0, [r7, #12]
 800c1fa:	f004 fc2b 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_ACC_DATA_Z_MSB, 1, &reg_value_msb, 1, 10);
 800c1fe:	230a      	movs	r3, #10
 800c200:	9302      	str	r3, [sp, #8]
 800c202:	2301      	movs	r3, #1
 800c204:	9301      	str	r3, [sp, #4]
 800c206:	f107 0316 	add.w	r3, r7, #22
 800c20a:	9300      	str	r3, [sp, #0]
 800c20c:	2301      	movs	r3, #1
 800c20e:	220d      	movs	r2, #13
 800c210:	2150      	movs	r1, #80	; 0x50
 800c212:	68f8      	ldr	r0, [r7, #12]
 800c214:	f004 fc1e 	bl	8010a54 <HAL_I2C_Mem_Read>
	xSemaphoreGive(I2CControllerProtect);
 800c218:	2300      	movs	r3, #0
 800c21a:	2200      	movs	r2, #0
 800c21c:	2100      	movs	r1, #0
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f009 feb4 	bl	8015f8c <xQueueGenericSend>
	BNO055->raw_data.accelerometer.z = ((float)(reg_value_lsb + (reg_value_msb<<8))/ (float) accelScale);
 800c224:	7dfb      	ldrb	r3, [r7, #23]
 800c226:	461a      	mov	r2, r3
 800c228:	7dbb      	ldrb	r3, [r7, #22]
 800c22a:	021b      	lsls	r3, r3, #8
 800c22c:	4413      	add	r3, r2
 800c22e:	ee07 3a90 	vmov	s15, r3
 800c232:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c236:	4b1c      	ldr	r3, [pc, #112]	; (800c2a8 <BNO055_ReadAccel+0x238>)
 800c238:	881b      	ldrh	r3, [r3, #0]
 800c23a:	ee07 3a90 	vmov	s15, r3
 800c23e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c242:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c246:	68bb      	ldr	r3, [r7, #8]
 800c248:	edc3 7a05 	vstr	s15, [r3, #20]

	if(BNO055->raw_data.accelerometer.z > 327.68){
 800c24c:	68bb      	ldr	r3, [r7, #8]
 800c24e:	695b      	ldr	r3, [r3, #20]
 800c250:	4618      	mov	r0, r3
 800c252:	f7fe f95b 	bl	800a50c <__aeabi_f2d>
 800c256:	a310      	add	r3, pc, #64	; (adr r3, 800c298 <BNO055_ReadAccel+0x228>)
 800c258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25c:	f7fe fc3e 	bl	800aadc <__aeabi_dcmpgt>
 800c260:	4603      	mov	r3, r0
 800c262:	2b00      	cmp	r3, #0
 800c264:	d100      	bne.n	800c268 <BNO055_ReadAccel+0x1f8>
		BNO055->raw_data.accelerometer.z = BNO055->raw_data.accelerometer.z - 655.36;
	}
}
 800c266:	e012      	b.n	800c28e <BNO055_ReadAccel+0x21e>
		BNO055->raw_data.accelerometer.z = BNO055->raw_data.accelerometer.z - 655.36;
 800c268:	68bb      	ldr	r3, [r7, #8]
 800c26a:	695b      	ldr	r3, [r3, #20]
 800c26c:	4618      	mov	r0, r3
 800c26e:	f7fe f94d 	bl	800a50c <__aeabi_f2d>
 800c272:	a30b      	add	r3, pc, #44	; (adr r3, 800c2a0 <BNO055_ReadAccel+0x230>)
 800c274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c278:	f7fd ffe8 	bl	800a24c <__aeabi_dsub>
 800c27c:	4602      	mov	r2, r0
 800c27e:	460b      	mov	r3, r1
 800c280:	4610      	mov	r0, r2
 800c282:	4619      	mov	r1, r3
 800c284:	f7fe fc4a 	bl	800ab1c <__aeabi_d2f>
 800c288:	4602      	mov	r2, r0
 800c28a:	68bb      	ldr	r3, [r7, #8]
 800c28c:	615a      	str	r2, [r3, #20]
}
 800c28e:	bf00      	nop
 800c290:	3718      	adds	r7, #24
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}
 800c296:	bf00      	nop
 800c298:	47ae147b 	.word	0x47ae147b
 800c29c:	40747ae1 	.word	0x40747ae1
 800c2a0:	47ae147b 	.word	0x47ae147b
 800c2a4:	40847ae1 	.word	0x40847ae1
 800c2a8:	20000000 	.word	0x20000000

0800c2ac <BNO055_ReadEuler_Roll>:
 * @INPUT - I2C interface struct
 * @INPUT - IMU struc
 * @OUTPUT - None
 * @INFORMATIONS - If use with freertos or other reeltime os please use a semaphore/mutex to protect I2C interface
 */
void BNO055_ReadEuler_Roll(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b088      	sub	sp, #32
 800c2b0:	af04      	add	r7, sp, #16
 800c2b2:	6078      	str	r0, [r7, #4]
 800c2b4:	6039      	str	r1, [r7, #0]

	uint8_t reg_value_lsb;
	uint8_t reg_value_msb;

	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_ROLL_LSB, 1, &reg_value_lsb, 1, 10);
 800c2b6:	230a      	movs	r3, #10
 800c2b8:	9302      	str	r3, [sp, #8]
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	9301      	str	r3, [sp, #4]
 800c2be:	f107 030f 	add.w	r3, r7, #15
 800c2c2:	9300      	str	r3, [sp, #0]
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	221c      	movs	r2, #28
 800c2c8:	2150      	movs	r1, #80	; 0x50
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f004 fbc2 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_ROLL_MSB, 1, &reg_value_msb, 1, 10);
 800c2d0:	230a      	movs	r3, #10
 800c2d2:	9302      	str	r3, [sp, #8]
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	9301      	str	r3, [sp, #4]
 800c2d8:	f107 030e 	add.w	r3, r7, #14
 800c2dc:	9300      	str	r3, [sp, #0]
 800c2de:	2301      	movs	r3, #1
 800c2e0:	221d      	movs	r2, #29
 800c2e2:	2150      	movs	r1, #80	; 0x50
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f004 fbb5 	bl	8010a54 <HAL_I2C_Mem_Read>
	BNO055->processed_data.euler_angles.y = (float) ((reg_value_lsb + (reg_value_msb<<8))/ (float) eulerScale);
 800c2ea:	7bfb      	ldrb	r3, [r7, #15]
 800c2ec:	461a      	mov	r2, r3
 800c2ee:	7bbb      	ldrb	r3, [r7, #14]
 800c2f0:	021b      	lsls	r3, r3, #8
 800c2f2:	4413      	add	r3, r2
 800c2f4:	ee07 3a90 	vmov	s15, r3
 800c2f8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c2fc:	4b11      	ldr	r3, [pc, #68]	; (800c344 <BNO055_ReadEuler_Roll+0x98>)
 800c2fe:	881b      	ldrh	r3, [r3, #0]
 800c300:	ee07 3a90 	vmov	s15, r3
 800c304:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	/*Make sure the data are rotating clockwise*/
	if(BNO055->processed_data.euler_angles.y > 2000){
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800c318:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800c348 <BNO055_ReadEuler_Roll+0x9c>
 800c31c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c324:	dc00      	bgt.n	800c328 <BNO055_ReadEuler_Roll+0x7c>
		BNO055->processed_data.euler_angles.y = BNO055->processed_data.euler_angles.y - 4096;
	}
}
 800c326:	e009      	b.n	800c33c <BNO055_ReadEuler_Roll+0x90>
		BNO055->processed_data.euler_angles.y = BNO055->processed_data.euler_angles.y - 4096;
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800c32e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800c34c <BNO055_ReadEuler_Roll+0xa0>
 800c332:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 800c33c:	bf00      	nop
 800c33e:	3710      	adds	r7, #16
 800c340:	46bd      	mov	sp, r7
 800c342:	bd80      	pop	{r7, pc}
 800c344:	20000002 	.word	0x20000002
 800c348:	44fa0000 	.word	0x44fa0000
 800c34c:	45800000 	.word	0x45800000

0800c350 <BNO055_ReadEuler_Pitch>:
 * @INPUT - I2C interface struct
 * @INPUT - IMU struc
 * @OUTPUT - None
 * @INFORMATIONS - If use with freertos or other reeltime os please use a semaphore/mutex to protect I2C interface
 */
void BNO055_ReadEuler_Pitch(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 800c350:	b580      	push	{r7, lr}
 800c352:	b088      	sub	sp, #32
 800c354:	af04      	add	r7, sp, #16
 800c356:	6078      	str	r0, [r7, #4]
 800c358:	6039      	str	r1, [r7, #0]

	uint8_t reg_value_lsb;
	uint8_t reg_value_msb;

	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_PITCH_LSB, 1, &reg_value_lsb, 1, 10);
 800c35a:	230a      	movs	r3, #10
 800c35c:	9302      	str	r3, [sp, #8]
 800c35e:	2301      	movs	r3, #1
 800c360:	9301      	str	r3, [sp, #4]
 800c362:	f107 030f 	add.w	r3, r7, #15
 800c366:	9300      	str	r3, [sp, #0]
 800c368:	2301      	movs	r3, #1
 800c36a:	221e      	movs	r2, #30
 800c36c:	2150      	movs	r1, #80	; 0x50
 800c36e:	6878      	ldr	r0, [r7, #4]
 800c370:	f004 fb70 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_PITCH_MSB, 1, &reg_value_msb, 1, 10);
 800c374:	230a      	movs	r3, #10
 800c376:	9302      	str	r3, [sp, #8]
 800c378:	2301      	movs	r3, #1
 800c37a:	9301      	str	r3, [sp, #4]
 800c37c:	f107 030e 	add.w	r3, r7, #14
 800c380:	9300      	str	r3, [sp, #0]
 800c382:	2301      	movs	r3, #1
 800c384:	221f      	movs	r2, #31
 800c386:	2150      	movs	r1, #80	; 0x50
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f004 fb63 	bl	8010a54 <HAL_I2C_Mem_Read>
	BNO055->processed_data.euler_angles.x = (float) ((reg_value_lsb + (reg_value_msb<<8))/(float) eulerScale);
 800c38e:	7bfb      	ldrb	r3, [r7, #15]
 800c390:	461a      	mov	r2, r3
 800c392:	7bbb      	ldrb	r3, [r7, #14]
 800c394:	021b      	lsls	r3, r3, #8
 800c396:	4413      	add	r3, r2
 800c398:	ee07 3a90 	vmov	s15, r3
 800c39c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c3a0:	4b11      	ldr	r3, [pc, #68]	; (800c3e8 <BNO055_ReadEuler_Pitch+0x98>)
 800c3a2:	881b      	ldrh	r3, [r3, #0]
 800c3a4:	ee07 3a90 	vmov	s15, r3
 800c3a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c3ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c3b0:	683b      	ldr	r3, [r7, #0]
 800c3b2:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	/*Make sure the data are rotating clockwise*/
	if(BNO055->processed_data.euler_angles.x > 2000){
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800c3bc:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800c3ec <BNO055_ReadEuler_Pitch+0x9c>
 800c3c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3c8:	dc00      	bgt.n	800c3cc <BNO055_ReadEuler_Pitch+0x7c>
		BNO055->processed_data.euler_angles.x = BNO055->processed_data.euler_angles.x - 4096;
	}
}
 800c3ca:	e009      	b.n	800c3e0 <BNO055_ReadEuler_Pitch+0x90>
		BNO055->processed_data.euler_angles.x = BNO055->processed_data.euler_angles.x - 4096;
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800c3d2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800c3f0 <BNO055_ReadEuler_Pitch+0xa0>
 800c3d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 800c3e0:	bf00      	nop
 800c3e2:	3710      	adds	r7, #16
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}
 800c3e8:	20000002 	.word	0x20000002
 800c3ec:	44fa0000 	.word	0x44fa0000
 800c3f0:	45800000 	.word	0x45800000

0800c3f4 <BNO055_ReadEuler_Yaw>:
 * @INPUT - I2C interface struct
 * @INPUT - IMU struct
 * @OUTPUT - None
 * @INFORMATIONS - If use with freertos or other reeltime os please use a semaphore/mutex to protect I2C interface
 */
void BNO055_ReadEuler_Yaw(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b088      	sub	sp, #32
 800c3f8:	af04      	add	r7, sp, #16
 800c3fa:	6078      	str	r0, [r7, #4]
 800c3fc:	6039      	str	r1, [r7, #0]

	uint8_t reg_value_lsb;
	uint8_t reg_value_msb;

	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_HEADING_LSB, 1, &reg_value_lsb, 1, 10);
 800c3fe:	230a      	movs	r3, #10
 800c400:	9302      	str	r3, [sp, #8]
 800c402:	2301      	movs	r3, #1
 800c404:	9301      	str	r3, [sp, #4]
 800c406:	f107 030f 	add.w	r3, r7, #15
 800c40a:	9300      	str	r3, [sp, #0]
 800c40c:	2301      	movs	r3, #1
 800c40e:	221a      	movs	r2, #26
 800c410:	2150      	movs	r1, #80	; 0x50
 800c412:	6878      	ldr	r0, [r7, #4]
 800c414:	f004 fb1e 	bl	8010a54 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(I2C, BNO055_I2C_ADDR, BNO055_EUL_HEADING_MSB, 1, &reg_value_msb, 1, 10);
 800c418:	230a      	movs	r3, #10
 800c41a:	9302      	str	r3, [sp, #8]
 800c41c:	2301      	movs	r3, #1
 800c41e:	9301      	str	r3, [sp, #4]
 800c420:	f107 030e 	add.w	r3, r7, #14
 800c424:	9300      	str	r3, [sp, #0]
 800c426:	2301      	movs	r3, #1
 800c428:	221b      	movs	r2, #27
 800c42a:	2150      	movs	r1, #80	; 0x50
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f004 fb11 	bl	8010a54 <HAL_I2C_Mem_Read>
	BNO055->processed_data.euler_angles.z = (float) ((reg_value_lsb + (reg_value_msb<<8))/ (float) eulerScale);
 800c432:	7bfb      	ldrb	r3, [r7, #15]
 800c434:	461a      	mov	r2, r3
 800c436:	7bbb      	ldrb	r3, [r7, #14]
 800c438:	021b      	lsls	r3, r3, #8
 800c43a:	4413      	add	r3, r2
 800c43c:	ee07 3a90 	vmov	s15, r3
 800c440:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c444:	4b07      	ldr	r3, [pc, #28]	; (800c464 <BNO055_ReadEuler_Yaw+0x70>)
 800c446:	881b      	ldrh	r3, [r3, #0]
 800c448:	ee07 3a90 	vmov	s15, r3
 800c44c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
}
 800c45a:	bf00      	nop
 800c45c:	3710      	adds	r7, #16
 800c45e:	46bd      	mov	sp, r7
 800c460:	bd80      	pop	{r7, pc}
 800c462:	bf00      	nop
 800c464:	20000002 	.word	0x20000002

0800c468 <BNO055_ComputeSpeed>:
 * @INPUT - I2C interface struct
 * @INPUT - IMU struct
 * @INFORMATIONS - Need to be call after a ReadAccel function in order to work correctly
 * Tick should be increment every ms in order to gather correct data
 */
void BNO055_ComputeSpeed(I2C_HandleTypeDef *I2C,BNO055_t *BNO055){
 800c468:	b580      	push	{r7, lr}
 800c46a:	b088      	sub	sp, #32
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
 800c470:	6039      	str	r1, [r7, #0]

	float speed_vector_x;
	float current_acceleration =BNO055->raw_data.accelerometer.x;
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	68db      	ldr	r3, [r3, #12]
 800c476:	61fb      	str	r3, [r7, #28]
	uint32_t current_tick = HAL_GetTick();
 800c478:	f002 f926 	bl	800e6c8 <HAL_GetTick>
 800c47c:	61b8      	str	r0, [r7, #24]
	float delta_acceleration = (current_acceleration - BNO055->reserved_for_operation.previous_acceleration.x);
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800c484:	ed97 7a07 	vldr	s14, [r7, #28]
 800c488:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c48c:	edc7 7a05 	vstr	s15, [r7, #20]
	uint32_t delta_tick = (current_tick - BNO055->reserved_for_operation.last_call_tick.x);
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c496:	69ba      	ldr	r2, [r7, #24]
 800c498:	1ad3      	subs	r3, r2, r3
 800c49a:	613b      	str	r3, [r7, #16]


	speed_vector_x = (float)(delta_tick/1000)*current_acceleration;
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	4a0a      	ldr	r2, [pc, #40]	; (800c4c8 <BNO055_ComputeSpeed+0x60>)
 800c4a0:	fba2 2303 	umull	r2, r3, r2, r3
 800c4a4:	099b      	lsrs	r3, r3, #6
 800c4a6:	ee07 3a90 	vmov	s15, r3
 800c4aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ae:	ed97 7a07 	vldr	s14, [r7, #28]
 800c4b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4b6:	edc7 7a03 	vstr	s15, [r7, #12]
	BNO055->processed_data.speed_vector.x = speed_vector_x;
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	68fa      	ldr	r2, [r7, #12]
 800c4be:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800c4c0:	bf00      	nop
 800c4c2:	3720      	adds	r7, #32
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}
 800c4c8:	10624dd3 	.word	0x10624dd3

0800c4cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b082      	sub	sp, #8
 800c4d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800c4d2:	4b12      	ldr	r3, [pc, #72]	; (800c51c <MX_DMA_Init+0x50>)
 800c4d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4d6:	4a11      	ldr	r2, [pc, #68]	; (800c51c <MX_DMA_Init+0x50>)
 800c4d8:	f043 0304 	orr.w	r3, r3, #4
 800c4dc:	6493      	str	r3, [r2, #72]	; 0x48
 800c4de:	4b0f      	ldr	r3, [pc, #60]	; (800c51c <MX_DMA_Init+0x50>)
 800c4e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4e2:	f003 0304 	and.w	r3, r3, #4
 800c4e6:	607b      	str	r3, [r7, #4]
 800c4e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800c4ea:	4b0c      	ldr	r3, [pc, #48]	; (800c51c <MX_DMA_Init+0x50>)
 800c4ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4ee:	4a0b      	ldr	r2, [pc, #44]	; (800c51c <MX_DMA_Init+0x50>)
 800c4f0:	f043 0301 	orr.w	r3, r3, #1
 800c4f4:	6493      	str	r3, [r2, #72]	; 0x48
 800c4f6:	4b09      	ldr	r3, [pc, #36]	; (800c51c <MX_DMA_Init+0x50>)
 800c4f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4fa:	f003 0301 	and.w	r3, r3, #1
 800c4fe:	603b      	str	r3, [r7, #0]
 800c500:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800c502:	2200      	movs	r2, #0
 800c504:	2105      	movs	r1, #5
 800c506:	200b      	movs	r0, #11
 800c508:	f003 fbd0 	bl	800fcac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800c50c:	200b      	movs	r0, #11
 800c50e:	f003 fbe7 	bl	800fce0 <HAL_NVIC_EnableIRQ>

}
 800c512:	bf00      	nop
 800c514:	3708      	adds	r7, #8
 800c516:	46bd      	mov	sp, r7
 800c518:	bd80      	pop	{r7, pc}
 800c51a:	bf00      	nop
 800c51c:	40021000 	.word	0x40021000

0800c520 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b08a      	sub	sp, #40	; 0x28
 800c524:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c526:	f107 0314 	add.w	r3, r7, #20
 800c52a:	2200      	movs	r2, #0
 800c52c:	601a      	str	r2, [r3, #0]
 800c52e:	605a      	str	r2, [r3, #4]
 800c530:	609a      	str	r2, [r3, #8]
 800c532:	60da      	str	r2, [r3, #12]
 800c534:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800c536:	4b37      	ldr	r3, [pc, #220]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c53a:	4a36      	ldr	r2, [pc, #216]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c53c:	f043 0320 	orr.w	r3, r3, #32
 800c540:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c542:	4b34      	ldr	r3, [pc, #208]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c546:	f003 0320 	and.w	r3, r3, #32
 800c54a:	613b      	str	r3, [r7, #16]
 800c54c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c54e:	4b31      	ldr	r3, [pc, #196]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c552:	4a30      	ldr	r2, [pc, #192]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c554:	f043 0304 	orr.w	r3, r3, #4
 800c558:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c55a:	4b2e      	ldr	r3, [pc, #184]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c55c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c55e:	f003 0304 	and.w	r3, r3, #4
 800c562:	60fb      	str	r3, [r7, #12]
 800c564:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c566:	4b2b      	ldr	r3, [pc, #172]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c56a:	4a2a      	ldr	r2, [pc, #168]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c56c:	f043 0301 	orr.w	r3, r3, #1
 800c570:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c572:	4b28      	ldr	r3, [pc, #160]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c576:	f003 0301 	and.w	r3, r3, #1
 800c57a:	60bb      	str	r3, [r7, #8]
 800c57c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c57e:	4b25      	ldr	r3, [pc, #148]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c582:	4a24      	ldr	r2, [pc, #144]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c584:	f043 0308 	orr.w	r3, r3, #8
 800c588:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c58a:	4b22      	ldr	r3, [pc, #136]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c58c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c58e:	f003 0308 	and.w	r3, r3, #8
 800c592:	607b      	str	r3, [r7, #4]
 800c594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c596:	4b1f      	ldr	r3, [pc, #124]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c59a:	4a1e      	ldr	r2, [pc, #120]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c59c:	f043 0302 	orr.w	r3, r3, #2
 800c5a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c5a2:	4b1c      	ldr	r3, [pc, #112]	; (800c614 <MX_GPIO_Init+0xf4>)
 800c5a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5a6:	f003 0302 	and.w	r3, r3, #2
 800c5aa:	603b      	str	r3, [r7, #0]
 800c5ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c5b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c5b8:	f004 f854 	bl	8010664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 800c5bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c5c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800c5ce:	f107 0314 	add.w	r3, r7, #20
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c5d8:	f003 fec2 	bl	8010360 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMU_IT_Pin;
 800c5dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c5e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c5e2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800c5e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_IT_GPIO_Port, &GPIO_InitStruct);
 800c5ec:	f107 0314 	add.w	r3, r7, #20
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c5f6:	f003 feb3 	bl	8010360 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	2105      	movs	r1, #5
 800c5fe:	2028      	movs	r0, #40	; 0x28
 800c600:	f003 fb54 	bl	800fcac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800c604:	2028      	movs	r0, #40	; 0x28
 800c606:	f003 fb6b 	bl	800fce0 <HAL_NVIC_EnableIRQ>

}
 800c60a:	bf00      	nop
 800c60c:	3728      	adds	r7, #40	; 0x28
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}
 800c612:	bf00      	nop
 800c614:	40021000 	.word	0x40021000

0800c618 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800c61c:	4b1b      	ldr	r3, [pc, #108]	; (800c68c <MX_I2C2_Init+0x74>)
 800c61e:	4a1c      	ldr	r2, [pc, #112]	; (800c690 <MX_I2C2_Init+0x78>)
 800c620:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20C0EDFF;
 800c622:	4b1a      	ldr	r3, [pc, #104]	; (800c68c <MX_I2C2_Init+0x74>)
 800c624:	4a1b      	ldr	r2, [pc, #108]	; (800c694 <MX_I2C2_Init+0x7c>)
 800c626:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800c628:	4b18      	ldr	r3, [pc, #96]	; (800c68c <MX_I2C2_Init+0x74>)
 800c62a:	2200      	movs	r2, #0
 800c62c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c62e:	4b17      	ldr	r3, [pc, #92]	; (800c68c <MX_I2C2_Init+0x74>)
 800c630:	2201      	movs	r2, #1
 800c632:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c634:	4b15      	ldr	r3, [pc, #84]	; (800c68c <MX_I2C2_Init+0x74>)
 800c636:	2200      	movs	r2, #0
 800c638:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800c63a:	4b14      	ldr	r3, [pc, #80]	; (800c68c <MX_I2C2_Init+0x74>)
 800c63c:	2200      	movs	r2, #0
 800c63e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800c640:	4b12      	ldr	r3, [pc, #72]	; (800c68c <MX_I2C2_Init+0x74>)
 800c642:	2200      	movs	r2, #0
 800c644:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800c646:	4b11      	ldr	r3, [pc, #68]	; (800c68c <MX_I2C2_Init+0x74>)
 800c648:	2200      	movs	r2, #0
 800c64a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c64c:	4b0f      	ldr	r3, [pc, #60]	; (800c68c <MX_I2C2_Init+0x74>)
 800c64e:	2200      	movs	r2, #0
 800c650:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800c652:	480e      	ldr	r0, [pc, #56]	; (800c68c <MX_I2C2_Init+0x74>)
 800c654:	f004 f85b 	bl	801070e <HAL_I2C_Init>
 800c658:	4603      	mov	r3, r0
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d001      	beq.n	800c662 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800c65e:	f001 f82f 	bl	800d6c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800c662:	2100      	movs	r1, #0
 800c664:	4809      	ldr	r0, [pc, #36]	; (800c68c <MX_I2C2_Init+0x74>)
 800c666:	f004 fdb5 	bl	80111d4 <HAL_I2CEx_ConfigAnalogFilter>
 800c66a:	4603      	mov	r3, r0
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d001      	beq.n	800c674 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800c670:	f001 f826 	bl	800d6c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800c674:	2100      	movs	r1, #0
 800c676:	4805      	ldr	r0, [pc, #20]	; (800c68c <MX_I2C2_Init+0x74>)
 800c678:	f004 fdf7 	bl	801126a <HAL_I2CEx_ConfigDigitalFilter>
 800c67c:	4603      	mov	r3, r0
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d001      	beq.n	800c686 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800c682:	f001 f81d 	bl	800d6c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800c686:	bf00      	nop
 800c688:	bd80      	pop	{r7, pc}
 800c68a:	bf00      	nop
 800c68c:	200001fc 	.word	0x200001fc
 800c690:	40005800 	.word	0x40005800
 800c694:	20c0edff 	.word	0x20c0edff

0800c698 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b0a0      	sub	sp, #128	; 0x80
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c6a0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	601a      	str	r2, [r3, #0]
 800c6a8:	605a      	str	r2, [r3, #4]
 800c6aa:	609a      	str	r2, [r3, #8]
 800c6ac:	60da      	str	r2, [r3, #12]
 800c6ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c6b0:	f107 0318 	add.w	r3, r7, #24
 800c6b4:	2254      	movs	r2, #84	; 0x54
 800c6b6:	2100      	movs	r1, #0
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	f00b fbcf 	bl	8017e5c <memset>
  if(i2cHandle->Instance==I2C2)
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	4a2c      	ldr	r2, [pc, #176]	; (800c774 <HAL_I2C_MspInit+0xdc>)
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d151      	bne.n	800c76c <HAL_I2C_MspInit+0xd4>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800c6c8:	2380      	movs	r3, #128	; 0x80
 800c6ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c6d0:	f107 0318 	add.w	r3, r7, #24
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	f005 fc1f 	bl	8011f18 <HAL_RCCEx_PeriphCLKConfig>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d001      	beq.n	800c6e4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800c6e0:	f000 ffee 	bl	800d6c0 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800c6e4:	4b24      	ldr	r3, [pc, #144]	; (800c778 <HAL_I2C_MspInit+0xe0>)
 800c6e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c6e8:	4a23      	ldr	r2, [pc, #140]	; (800c778 <HAL_I2C_MspInit+0xe0>)
 800c6ea:	f043 0320 	orr.w	r3, r3, #32
 800c6ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c6f0:	4b21      	ldr	r3, [pc, #132]	; (800c778 <HAL_I2C_MspInit+0xe0>)
 800c6f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c6f4:	f003 0320 	and.w	r3, r3, #32
 800c6f8:	617b      	str	r3, [r7, #20]
 800c6fa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c6fc:	4b1e      	ldr	r3, [pc, #120]	; (800c778 <HAL_I2C_MspInit+0xe0>)
 800c6fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c700:	4a1d      	ldr	r2, [pc, #116]	; (800c778 <HAL_I2C_MspInit+0xe0>)
 800c702:	f043 0304 	orr.w	r3, r3, #4
 800c706:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c708:	4b1b      	ldr	r3, [pc, #108]	; (800c778 <HAL_I2C_MspInit+0xe0>)
 800c70a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c70c:	f003 0304 	and.w	r3, r3, #4
 800c710:	613b      	str	r3, [r7, #16]
 800c712:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0-OSC_IN     ------> I2C2_SDA
    PC4     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800c714:	2301      	movs	r3, #1
 800c716:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c718:	2312      	movs	r3, #18
 800c71a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c71c:	2300      	movs	r3, #0
 800c71e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c720:	2300      	movs	r3, #0
 800c722:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800c724:	2304      	movs	r3, #4
 800c726:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800c728:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800c72c:	4619      	mov	r1, r3
 800c72e:	4813      	ldr	r0, [pc, #76]	; (800c77c <HAL_I2C_MspInit+0xe4>)
 800c730:	f003 fe16 	bl	8010360 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c734:	2310      	movs	r3, #16
 800c736:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c738:	2312      	movs	r3, #18
 800c73a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c73c:	2300      	movs	r3, #0
 800c73e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c740:	2300      	movs	r3, #0
 800c742:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800c744:	2304      	movs	r3, #4
 800c746:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c748:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800c74c:	4619      	mov	r1, r3
 800c74e:	480c      	ldr	r0, [pc, #48]	; (800c780 <HAL_I2C_MspInit+0xe8>)
 800c750:	f003 fe06 	bl	8010360 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800c754:	4b08      	ldr	r3, [pc, #32]	; (800c778 <HAL_I2C_MspInit+0xe0>)
 800c756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c758:	4a07      	ldr	r2, [pc, #28]	; (800c778 <HAL_I2C_MspInit+0xe0>)
 800c75a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c75e:	6593      	str	r3, [r2, #88]	; 0x58
 800c760:	4b05      	ldr	r3, [pc, #20]	; (800c778 <HAL_I2C_MspInit+0xe0>)
 800c762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c764:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c768:	60fb      	str	r3, [r7, #12]
 800c76a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800c76c:	bf00      	nop
 800c76e:	3780      	adds	r7, #128	; 0x80
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}
 800c774:	40005800 	.word	0x40005800
 800c778:	40021000 	.word	0x40021000
 800c77c:	48001400 	.word	0x48001400
 800c780:	48000800 	.word	0x48000800

0800c784 <gps_ReadNMEA>:
 */

#include "l80-m39.h"


void gps_ReadNMEA(uint8_t nmea_data[],GPS_t *gps_struct){
 800c784:	b580      	push	{r7, lr}
 800c786:	b08e      	sub	sp, #56	; 0x38
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
 800c78c:	6039      	str	r1, [r7, #0]

	uint8_t string_nmea[6];
	uint8_t gpgga_nmea[6] = "GPGGA\0";
 800c78e:	4a70      	ldr	r2, [pc, #448]	; (800c950 <gps_ReadNMEA+0x1cc>)
 800c790:	f107 0318 	add.w	r3, r7, #24
 800c794:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c798:	6018      	str	r0, [r3, #0]
 800c79a:	3304      	adds	r3, #4
 800c79c:	8019      	strh	r1, [r3, #0]
	uint8_t readed_data[12];
	uint8_t delta;
	uint8_t begin_offset;
	uint8_t processing_offset = 0;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	//Loop for all the nmea data
	for(int i=0;i<BUFFER_SIZE_NMEA;i++){
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	633b      	str	r3, [r7, #48]	; 0x30
 800c7a8:	e0c8      	b.n	800c93c <gps_ReadNMEA+0x1b8>
		/*only look for a data beginin symbol = $ */
		if(nmea_data[i] == '$'){
 800c7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ac:	687a      	ldr	r2, [r7, #4]
 800c7ae:	4413      	add	r3, r2
 800c7b0:	781b      	ldrb	r3, [r3, #0]
 800c7b2:	2b24      	cmp	r3, #36	; 0x24
 800c7b4:	f040 80bf 	bne.w	800c936 <gps_ReadNMEA+0x1b2>
			/*Check if we have $GPGGA*/
			for(int j=0;j<5;j++){
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c7bc:	e00f      	b.n	800c7de <gps_ReadNMEA+0x5a>
				string_nmea[j] = nmea_data[(i+j+1)];
 800c7be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7c2:	4413      	add	r3, r2
 800c7c4:	3301      	adds	r3, #1
 800c7c6:	687a      	ldr	r2, [r7, #4]
 800c7c8:	4413      	add	r3, r2
 800c7ca:	7819      	ldrb	r1, [r3, #0]
 800c7cc:	f107 0220 	add.w	r2, r7, #32
 800c7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7d2:	4413      	add	r3, r2
 800c7d4:	460a      	mov	r2, r1
 800c7d6:	701a      	strb	r2, [r3, #0]
			for(int j=0;j<5;j++){
 800c7d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7da:	3301      	adds	r3, #1
 800c7dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7e0:	2b04      	cmp	r3, #4
 800c7e2:	ddec      	ble.n	800c7be <gps_ReadNMEA+0x3a>
			}
			string_nmea[5] = 0;
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			/*Be aware that input string of strcmp need to end on \0 If not the result will probably be random value*/
			if(strcmp(string_nmea,gpgga_nmea) == 0){
 800c7ea:	f107 0218 	add.w	r2, r7, #24
 800c7ee:	f107 0320 	add.w	r3, r7, #32
 800c7f2:	4611      	mov	r1, r2
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	f7fd fd13 	bl	800a220 <strcmp>
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	f040 809a 	bne.w	800c936 <gps_ReadNMEA+0x1b2>
				i+=6;	/*Skip GPGGA,*/
 800c802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c804:	3306      	adds	r3, #6
 800c806:	633b      	str	r3, [r7, #48]	; 0x30
				for(int k=0;k<12;k++){
 800c808:	2300      	movs	r3, #0
 800c80a:	62bb      	str	r3, [r7, #40]	; 0x28
 800c80c:	e08e      	b.n	800c92c <gps_ReadNMEA+0x1a8>

					/*Read a part of the incomming data*/
					i++;	/*skip ','*/
 800c80e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c810:	3301      	adds	r3, #1
 800c812:	633b      	str	r3, [r7, #48]	; 0x30
					begin_offset = i;
 800c814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c816:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					delta = 0;
 800c81a:	2300      	movs	r3, #0
 800c81c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

					while((nmea_data[i] !='\0' )&&( nmea_data[i] != ',')){
 800c820:	e013      	b.n	800c84a <gps_ReadNMEA+0xc6>
						readed_data[delta] = nmea_data[i];
 800c822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c824:	687a      	ldr	r2, [r7, #4]
 800c826:	441a      	add	r2, r3
 800c828:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c82c:	7812      	ldrb	r2, [r2, #0]
 800c82e:	3338      	adds	r3, #56	; 0x38
 800c830:	443b      	add	r3, r7
 800c832:	f803 2c2c 	strb.w	r2, [r3, #-44]
						i++;
 800c836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c838:	3301      	adds	r3, #1
 800c83a:	633b      	str	r3, [r7, #48]	; 0x30
						delta = i - begin_offset;
 800c83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c83e:	b2da      	uxtb	r2, r3
 800c840:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c844:	1ad3      	subs	r3, r2, r3
 800c846:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					while((nmea_data[i] !='\0' )&&( nmea_data[i] != ',')){
 800c84a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c84c:	687a      	ldr	r2, [r7, #4]
 800c84e:	4413      	add	r3, r2
 800c850:	781b      	ldrb	r3, [r3, #0]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d005      	beq.n	800c862 <gps_ReadNMEA+0xde>
 800c856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c858:	687a      	ldr	r2, [r7, #4]
 800c85a:	4413      	add	r3, r2
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	2b2c      	cmp	r3, #44	; 0x2c
 800c860:	d1df      	bne.n	800c822 <gps_ReadNMEA+0x9e>
					}
					processing_offset++;
 800c862:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800c866:	3301      	adds	r3, #1
 800c868:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					/*Process incomming data*/
					switch (processing_offset) {
 800c86c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800c870:	3b01      	subs	r3, #1
 800c872:	2b0a      	cmp	r3, #10
 800c874:	d857      	bhi.n	800c926 <gps_ReadNMEA+0x1a2>
 800c876:	a201      	add	r2, pc, #4	; (adr r2, 800c87c <gps_ReadNMEA+0xf8>)
 800c878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c87c:	0800c8a9 	.word	0x0800c8a9
 800c880:	0800c8b7 	.word	0x0800c8b7
 800c884:	0800c8c5 	.word	0x0800c8c5
 800c888:	0800c8d3 	.word	0x0800c8d3
 800c88c:	0800c8e1 	.word	0x0800c8e1
 800c890:	0800c8ef 	.word	0x0800c8ef
 800c894:	0800c8fd 	.word	0x0800c8fd
 800c898:	0800c927 	.word	0x0800c927
 800c89c:	0800c90b 	.word	0x0800c90b
 800c8a0:	0800c927 	.word	0x0800c927
 800c8a4:	0800c919 	.word	0x0800c919
						/*UTC*/
						case 1:
							gps_ProcessUTC(readed_data, gps_struct);
 800c8a8:	f107 030c 	add.w	r3, r7, #12
 800c8ac:	6839      	ldr	r1, [r7, #0]
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f000 f850 	bl	800c954 <gps_ProcessUTC>
							break;
 800c8b4:	e037      	b.n	800c926 <gps_ReadNMEA+0x1a2>

						/*LATITUDE*/
						case 2:
							gps_ProcessLatitude(readed_data, gps_struct);
 800c8b6:	f107 030c 	add.w	r3, r7, #12
 800c8ba:	6839      	ldr	r1, [r7, #0]
 800c8bc:	4618      	mov	r0, r3
 800c8be:	f000 f887 	bl	800c9d0 <gps_ProcessLatitude>
							break;
 800c8c2:	e030      	b.n	800c926 <gps_ReadNMEA+0x1a2>

						/*NORTH - SOUTH*/
						case 3:
							gps_ProcessNorthSouth(readed_data, gps_struct);
 800c8c4:	f107 030c 	add.w	r3, r7, #12
 800c8c8:	6839      	ldr	r1, [r7, #0]
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f000 f9fa 	bl	800ccc4 <gps_ProcessNorthSouth>
							break;
 800c8d0:	e029      	b.n	800c926 <gps_ReadNMEA+0x1a2>

						/*LONGITUDE*/
						case 4:
							gps_ProcessLongitude(readed_data, gps_struct);
 800c8d2:	f107 030c 	add.w	r3, r7, #12
 800c8d6:	6839      	ldr	r1, [r7, #0]
 800c8d8:	4618      	mov	r0, r3
 800c8da:	f000 f935 	bl	800cb48 <gps_ProcessLongitude>
							break;
 800c8de:	e022      	b.n	800c926 <gps_ReadNMEA+0x1a2>

						/*EAST - WEST*/
						case 5:
							gps_ProcessEastWest(readed_data,gps_struct);
 800c8e0:	f107 030c 	add.w	r3, r7, #12
 800c8e4:	6839      	ldr	r1, [r7, #0]
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	f000 fa02 	bl	800ccf0 <gps_ProcessEastWest>
							break;
 800c8ec:	e01b      	b.n	800c926 <gps_ReadNMEA+0x1a2>

						/*FIX QUALIFICATION*/
						case 6:
							gps_ProcessFix(readed_data, gps_struct);
 800c8ee:	f107 030c 	add.w	r3, r7, #12
 800c8f2:	6839      	ldr	r1, [r7, #0]
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	f000 fa11 	bl	800cd1c <gps_ProcessFix>
							break;
 800c8fa:	e014      	b.n	800c926 <gps_ReadNMEA+0x1a2>

						/*SATELLITES COUNT */
						case 7:
							gps_ProcessSatelliteCount(readed_data, gps_struct);
 800c8fc:	f107 030c 	add.w	r3, r7, #12
 800c900:	6839      	ldr	r1, [r7, #0]
 800c902:	4618      	mov	r0, r3
 800c904:	f000 fa28 	bl	800cd58 <gps_ProcessSatelliteCount>
							break;
 800c908:	e00d      	b.n	800c926 <gps_ReadNMEA+0x1a2>

						/*MSL ALTITUDE*/
						case 9:
							gps_ProcessAltitude(readed_data, gps_struct);
 800c90a:	f107 030c 	add.w	r3, r7, #12
 800c90e:	6839      	ldr	r1, [r7, #0]
 800c910:	4618      	mov	r0, r3
 800c912:	f000 fa3d 	bl	800cd90 <gps_ProcessAltitude>
							break;
 800c916:	e006      	b.n	800c926 <gps_ReadNMEA+0x1a2>

						/*ELLIPTICAL CORRECTION */
						case 11:
							gps_ProcessAltitudeCorre(readed_data, gps_struct);	//Can be use to process altitude correction as well
 800c918:	f107 030c 	add.w	r3, r7, #12
 800c91c:	6839      	ldr	r1, [r7, #0]
 800c91e:	4618      	mov	r0, r3
 800c920:	f000 fa92 	bl	800ce48 <gps_ProcessAltitudeCorre>
							break;
 800c924:	bf00      	nop
				for(int k=0;k<12;k++){
 800c926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c928:	3301      	adds	r3, #1
 800c92a:	62bb      	str	r3, [r7, #40]	; 0x28
 800c92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c92e:	2b0b      	cmp	r3, #11
 800c930:	f77f af6d 	ble.w	800c80e <gps_ReadNMEA+0x8a>
					}
				}
				/*After the first $GPGGA read we need to quit the current reading process*/
				break;
 800c934:	e008      	b.n	800c948 <gps_ReadNMEA+0x1c4>
	for(int i=0;i<BUFFER_SIZE_NMEA;i++){
 800c936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c938:	3301      	adds	r3, #1
 800c93a:	633b      	str	r3, [r7, #48]	; 0x30
 800c93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c93e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c942:	f6ff af32 	blt.w	800c7aa <gps_ReadNMEA+0x26>

			}
		}
	}
}
 800c946:	bf00      	nop
 800c948:	bf00      	nop
 800c94a:	3738      	adds	r7, #56	; 0x38
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}
 800c950:	080190e8 	.word	0x080190e8

0800c954 <gps_ProcessUTC>:

void gps_ProcessUTC(uint8_t utc_incomming[],GPS_t *gps_struct){
 800c954:	b480      	push	{r7}
 800c956:	b083      	sub	sp, #12
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
 800c95c:	6039      	str	r1, [r7, #0]
	gps_struct->utc_time.hour = ((utc_incomming[0] - '0')*10) + (utc_incomming[1] - '0');
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	461a      	mov	r2, r3
 800c964:	0092      	lsls	r2, r2, #2
 800c966:	4413      	add	r3, r2
 800c968:	005b      	lsls	r3, r3, #1
 800c96a:	b2da      	uxtb	r2, r3
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	3301      	adds	r3, #1
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	4413      	add	r3, r2
 800c974:	b2db      	uxtb	r3, r3
 800c976:	3b10      	subs	r3, #16
 800c978:	b2da      	uxtb	r2, r3
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	761a      	strb	r2, [r3, #24]
	gps_struct->utc_time.minute = ((utc_incomming[2] - '0')*10) + (utc_incomming[3] - '0');
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	3302      	adds	r3, #2
 800c982:	781b      	ldrb	r3, [r3, #0]
 800c984:	461a      	mov	r2, r3
 800c986:	0092      	lsls	r2, r2, #2
 800c988:	4413      	add	r3, r2
 800c98a:	005b      	lsls	r3, r3, #1
 800c98c:	b2da      	uxtb	r2, r3
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	3303      	adds	r3, #3
 800c992:	781b      	ldrb	r3, [r3, #0]
 800c994:	4413      	add	r3, r2
 800c996:	b2db      	uxtb	r3, r3
 800c998:	3b10      	subs	r3, #16
 800c99a:	b2da      	uxtb	r2, r3
 800c99c:	683b      	ldr	r3, [r7, #0]
 800c99e:	765a      	strb	r2, [r3, #25]
	gps_struct->utc_time.second = ((utc_incomming[4] - '0')*10) + (utc_incomming[5] - '0');
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	3304      	adds	r3, #4
 800c9a4:	781b      	ldrb	r3, [r3, #0]
 800c9a6:	461a      	mov	r2, r3
 800c9a8:	0092      	lsls	r2, r2, #2
 800c9aa:	4413      	add	r3, r2
 800c9ac:	005b      	lsls	r3, r3, #1
 800c9ae:	b2da      	uxtb	r2, r3
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	3305      	adds	r3, #5
 800c9b4:	781b      	ldrb	r3, [r3, #0]
 800c9b6:	4413      	add	r3, r2
 800c9b8:	b2db      	uxtb	r3, r3
 800c9ba:	3b10      	subs	r3, #16
 800c9bc:	b2da      	uxtb	r2, r3
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	769a      	strb	r2, [r3, #26]
}
 800c9c2:	bf00      	nop
 800c9c4:	370c      	adds	r7, #12
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9cc:	4770      	bx	lr
	...

0800c9d0 <gps_ProcessLatitude>:

void gps_ProcessLatitude(uint8_t utc_incomming[],GPS_t *gps_struct){
 800c9d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c9d4:	b084      	sub	sp, #16
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	6078      	str	r0, [r7, #4]
 800c9da:	6039      	str	r1, [r7, #0]

	int8_t degree_DMm = 0;
 800c9dc:	2300      	movs	r3, #0
 800c9de:	73fb      	strb	r3, [r7, #15]
	float minute_DMm = 0;
 800c9e0:	f04f 0300 	mov.w	r3, #0
 800c9e4:	60bb      	str	r3, [r7, #8]

	/*Add reader degree*/
	degree_DMm = ((utc_incomming[0] - '0')*10) + (utc_incomming[1] - '0');
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	781b      	ldrb	r3, [r3, #0]
 800c9ea:	3b30      	subs	r3, #48	; 0x30
 800c9ec:	b2db      	uxtb	r3, r3
 800c9ee:	461a      	mov	r2, r3
 800c9f0:	0092      	lsls	r2, r2, #2
 800c9f2:	4413      	add	r3, r2
 800c9f4:	005b      	lsls	r3, r3, #1
 800c9f6:	b2da      	uxtb	r2, r3
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	3301      	adds	r3, #1
 800c9fc:	781b      	ldrb	r3, [r3, #0]
 800c9fe:	4413      	add	r3, r2
 800ca00:	b2db      	uxtb	r3, r3
 800ca02:	3b30      	subs	r3, #48	; 0x30
 800ca04:	b2db      	uxtb	r3, r3
 800ca06:	73fb      	strb	r3, [r7, #15]
	/*Add first part of minutes*/
	minute_DMm = ((utc_incomming[2] - '0')*10) + (utc_incomming[3] - '0');
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	3302      	adds	r3, #2
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ca12:	4613      	mov	r3, r2
 800ca14:	009b      	lsls	r3, r3, #2
 800ca16:	4413      	add	r3, r2
 800ca18:	005b      	lsls	r3, r3, #1
 800ca1a:	461a      	mov	r2, r3
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	3303      	adds	r3, #3
 800ca20:	781b      	ldrb	r3, [r3, #0]
 800ca22:	3b30      	subs	r3, #48	; 0x30
 800ca24:	4413      	add	r3, r2
 800ca26:	ee07 3a90 	vmov	s15, r3
 800ca2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ca2e:	edc7 7a02 	vstr	s15, [r7, #8]
	minute_DMm += ((utc_incomming[5] - '0')*0.1) + ((utc_incomming[6] - '0')*0.01) + ((utc_incomming[7] - '0')*0.001) + ((utc_incomming[8] - '0')*0.0001);
 800ca32:	68b8      	ldr	r0, [r7, #8]
 800ca34:	f7fd fd6a 	bl	800a50c <__aeabi_f2d>
 800ca38:	4604      	mov	r4, r0
 800ca3a:	460d      	mov	r5, r1
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	3305      	adds	r3, #5
 800ca40:	781b      	ldrb	r3, [r3, #0]
 800ca42:	3b30      	subs	r3, #48	; 0x30
 800ca44:	4618      	mov	r0, r3
 800ca46:	f7fd fd4f 	bl	800a4e8 <__aeabi_i2d>
 800ca4a:	a336      	add	r3, pc, #216	; (adr r3, 800cb24 <gps_ProcessLatitude+0x154>)
 800ca4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca50:	f7fd fdb4 	bl	800a5bc <__aeabi_dmul>
 800ca54:	4602      	mov	r2, r0
 800ca56:	460b      	mov	r3, r1
 800ca58:	4690      	mov	r8, r2
 800ca5a:	4699      	mov	r9, r3
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	3306      	adds	r3, #6
 800ca60:	781b      	ldrb	r3, [r3, #0]
 800ca62:	3b30      	subs	r3, #48	; 0x30
 800ca64:	4618      	mov	r0, r3
 800ca66:	f7fd fd3f 	bl	800a4e8 <__aeabi_i2d>
 800ca6a:	a330      	add	r3, pc, #192	; (adr r3, 800cb2c <gps_ProcessLatitude+0x15c>)
 800ca6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca70:	f7fd fda4 	bl	800a5bc <__aeabi_dmul>
 800ca74:	4602      	mov	r2, r0
 800ca76:	460b      	mov	r3, r1
 800ca78:	4640      	mov	r0, r8
 800ca7a:	4649      	mov	r1, r9
 800ca7c:	f7fd fbe8 	bl	800a250 <__adddf3>
 800ca80:	4602      	mov	r2, r0
 800ca82:	460b      	mov	r3, r1
 800ca84:	4690      	mov	r8, r2
 800ca86:	4699      	mov	r9, r3
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	3307      	adds	r3, #7
 800ca8c:	781b      	ldrb	r3, [r3, #0]
 800ca8e:	3b30      	subs	r3, #48	; 0x30
 800ca90:	4618      	mov	r0, r3
 800ca92:	f7fd fd29 	bl	800a4e8 <__aeabi_i2d>
 800ca96:	a327      	add	r3, pc, #156	; (adr r3, 800cb34 <gps_ProcessLatitude+0x164>)
 800ca98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9c:	f7fd fd8e 	bl	800a5bc <__aeabi_dmul>
 800caa0:	4602      	mov	r2, r0
 800caa2:	460b      	mov	r3, r1
 800caa4:	4640      	mov	r0, r8
 800caa6:	4649      	mov	r1, r9
 800caa8:	f7fd fbd2 	bl	800a250 <__adddf3>
 800caac:	4602      	mov	r2, r0
 800caae:	460b      	mov	r3, r1
 800cab0:	4690      	mov	r8, r2
 800cab2:	4699      	mov	r9, r3
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	3308      	adds	r3, #8
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	3b30      	subs	r3, #48	; 0x30
 800cabc:	4618      	mov	r0, r3
 800cabe:	f7fd fd13 	bl	800a4e8 <__aeabi_i2d>
 800cac2:	a31e      	add	r3, pc, #120	; (adr r3, 800cb3c <gps_ProcessLatitude+0x16c>)
 800cac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac8:	f7fd fd78 	bl	800a5bc <__aeabi_dmul>
 800cacc:	4602      	mov	r2, r0
 800cace:	460b      	mov	r3, r1
 800cad0:	4640      	mov	r0, r8
 800cad2:	4649      	mov	r1, r9
 800cad4:	f7fd fbbc 	bl	800a250 <__adddf3>
 800cad8:	4602      	mov	r2, r0
 800cada:	460b      	mov	r3, r1
 800cadc:	4620      	mov	r0, r4
 800cade:	4629      	mov	r1, r5
 800cae0:	f7fd fbb6 	bl	800a250 <__adddf3>
 800cae4:	4602      	mov	r2, r0
 800cae6:	460b      	mov	r3, r1
 800cae8:	4610      	mov	r0, r2
 800caea:	4619      	mov	r1, r3
 800caec:	f7fe f816 	bl	800ab1c <__aeabi_d2f>
 800caf0:	4603      	mov	r3, r0
 800caf2:	60bb      	str	r3, [r7, #8]

	gps_struct->latitude_deg_s = (degree_DMm + (minute_DMm/60));
 800caf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800caf8:	ee07 3a90 	vmov	s15, r3
 800cafc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cb00:	edd7 6a02 	vldr	s13, [r7, #8]
 800cb04:	ed9f 6a06 	vldr	s12, [pc, #24]	; 800cb20 <gps_ProcessLatitude+0x150>
 800cb08:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800cb0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	edc3 7a00 	vstr	s15, [r3]
}
 800cb16:	bf00      	nop
 800cb18:	3710      	adds	r7, #16
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800cb20:	42700000 	.word	0x42700000
 800cb24:	9999999a 	.word	0x9999999a
 800cb28:	3fb99999 	.word	0x3fb99999
 800cb2c:	47ae147b 	.word	0x47ae147b
 800cb30:	3f847ae1 	.word	0x3f847ae1
 800cb34:	d2f1a9fc 	.word	0xd2f1a9fc
 800cb38:	3f50624d 	.word	0x3f50624d
 800cb3c:	eb1c432d 	.word	0xeb1c432d
 800cb40:	3f1a36e2 	.word	0x3f1a36e2
 800cb44:	00000000 	.word	0x00000000

0800cb48 <gps_ProcessLongitude>:

void gps_ProcessLongitude(uint8_t utc_incomming[],GPS_t *gps_struct){
 800cb48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800cb4c:	b084      	sub	sp, #16
 800cb4e:	af00      	add	r7, sp, #0
 800cb50:	6078      	str	r0, [r7, #4]
 800cb52:	6039      	str	r1, [r7, #0]

	int8_t degree_DMm = 0;
 800cb54:	2300      	movs	r3, #0
 800cb56:	73fb      	strb	r3, [r7, #15]
	float minute_DMm = 0;
 800cb58:	f04f 0300 	mov.w	r3, #0
 800cb5c:	60bb      	str	r3, [r7, #8]

	/*Add reader degree*/
	degree_DMm = ((utc_incomming[1] - '0')*10) + (utc_incomming[2] - '0');
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	3301      	adds	r3, #1
 800cb62:	781b      	ldrb	r3, [r3, #0]
 800cb64:	3b30      	subs	r3, #48	; 0x30
 800cb66:	b2db      	uxtb	r3, r3
 800cb68:	461a      	mov	r2, r3
 800cb6a:	0092      	lsls	r2, r2, #2
 800cb6c:	4413      	add	r3, r2
 800cb6e:	005b      	lsls	r3, r3, #1
 800cb70:	b2da      	uxtb	r2, r3
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	3302      	adds	r3, #2
 800cb76:	781b      	ldrb	r3, [r3, #0]
 800cb78:	4413      	add	r3, r2
 800cb7a:	b2db      	uxtb	r3, r3
 800cb7c:	3b30      	subs	r3, #48	; 0x30
 800cb7e:	b2db      	uxtb	r3, r3
 800cb80:	73fb      	strb	r3, [r7, #15]
	/*Add first part of minutes*/
	minute_DMm = ((utc_incomming[3] - '0')*10) + (utc_incomming[4] - '0');
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	3303      	adds	r3, #3
 800cb86:	781b      	ldrb	r3, [r3, #0]
 800cb88:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800cb8c:	4613      	mov	r3, r2
 800cb8e:	009b      	lsls	r3, r3, #2
 800cb90:	4413      	add	r3, r2
 800cb92:	005b      	lsls	r3, r3, #1
 800cb94:	461a      	mov	r2, r3
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	3304      	adds	r3, #4
 800cb9a:	781b      	ldrb	r3, [r3, #0]
 800cb9c:	3b30      	subs	r3, #48	; 0x30
 800cb9e:	4413      	add	r3, r2
 800cba0:	ee07 3a90 	vmov	s15, r3
 800cba4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cba8:	edc7 7a02 	vstr	s15, [r7, #8]
	minute_DMm += ((utc_incomming[5] - '0')*0.1) + ((utc_incomming[6] - '0')*0.01) + ((utc_incomming[7] - '0')*0.001) + ((utc_incomming[8] - '0')*0.0001);
 800cbac:	68b8      	ldr	r0, [r7, #8]
 800cbae:	f7fd fcad 	bl	800a50c <__aeabi_f2d>
 800cbb2:	4604      	mov	r4, r0
 800cbb4:	460d      	mov	r5, r1
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	3305      	adds	r3, #5
 800cbba:	781b      	ldrb	r3, [r3, #0]
 800cbbc:	3b30      	subs	r3, #48	; 0x30
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f7fd fc92 	bl	800a4e8 <__aeabi_i2d>
 800cbc4:	a337      	add	r3, pc, #220	; (adr r3, 800cca4 <gps_ProcessLongitude+0x15c>)
 800cbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbca:	f7fd fcf7 	bl	800a5bc <__aeabi_dmul>
 800cbce:	4602      	mov	r2, r0
 800cbd0:	460b      	mov	r3, r1
 800cbd2:	4690      	mov	r8, r2
 800cbd4:	4699      	mov	r9, r3
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	3306      	adds	r3, #6
 800cbda:	781b      	ldrb	r3, [r3, #0]
 800cbdc:	3b30      	subs	r3, #48	; 0x30
 800cbde:	4618      	mov	r0, r3
 800cbe0:	f7fd fc82 	bl	800a4e8 <__aeabi_i2d>
 800cbe4:	a331      	add	r3, pc, #196	; (adr r3, 800ccac <gps_ProcessLongitude+0x164>)
 800cbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbea:	f7fd fce7 	bl	800a5bc <__aeabi_dmul>
 800cbee:	4602      	mov	r2, r0
 800cbf0:	460b      	mov	r3, r1
 800cbf2:	4640      	mov	r0, r8
 800cbf4:	4649      	mov	r1, r9
 800cbf6:	f7fd fb2b 	bl	800a250 <__adddf3>
 800cbfa:	4602      	mov	r2, r0
 800cbfc:	460b      	mov	r3, r1
 800cbfe:	4690      	mov	r8, r2
 800cc00:	4699      	mov	r9, r3
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	3307      	adds	r3, #7
 800cc06:	781b      	ldrb	r3, [r3, #0]
 800cc08:	3b30      	subs	r3, #48	; 0x30
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	f7fd fc6c 	bl	800a4e8 <__aeabi_i2d>
 800cc10:	a328      	add	r3, pc, #160	; (adr r3, 800ccb4 <gps_ProcessLongitude+0x16c>)
 800cc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc16:	f7fd fcd1 	bl	800a5bc <__aeabi_dmul>
 800cc1a:	4602      	mov	r2, r0
 800cc1c:	460b      	mov	r3, r1
 800cc1e:	4640      	mov	r0, r8
 800cc20:	4649      	mov	r1, r9
 800cc22:	f7fd fb15 	bl	800a250 <__adddf3>
 800cc26:	4602      	mov	r2, r0
 800cc28:	460b      	mov	r3, r1
 800cc2a:	4690      	mov	r8, r2
 800cc2c:	4699      	mov	r9, r3
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	3308      	adds	r3, #8
 800cc32:	781b      	ldrb	r3, [r3, #0]
 800cc34:	3b30      	subs	r3, #48	; 0x30
 800cc36:	4618      	mov	r0, r3
 800cc38:	f7fd fc56 	bl	800a4e8 <__aeabi_i2d>
 800cc3c:	a31f      	add	r3, pc, #124	; (adr r3, 800ccbc <gps_ProcessLongitude+0x174>)
 800cc3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc42:	f7fd fcbb 	bl	800a5bc <__aeabi_dmul>
 800cc46:	4602      	mov	r2, r0
 800cc48:	460b      	mov	r3, r1
 800cc4a:	4640      	mov	r0, r8
 800cc4c:	4649      	mov	r1, r9
 800cc4e:	f7fd faff 	bl	800a250 <__adddf3>
 800cc52:	4602      	mov	r2, r0
 800cc54:	460b      	mov	r3, r1
 800cc56:	4620      	mov	r0, r4
 800cc58:	4629      	mov	r1, r5
 800cc5a:	f7fd faf9 	bl	800a250 <__adddf3>
 800cc5e:	4602      	mov	r2, r0
 800cc60:	460b      	mov	r3, r1
 800cc62:	4610      	mov	r0, r2
 800cc64:	4619      	mov	r1, r3
 800cc66:	f7fd ff59 	bl	800ab1c <__aeabi_d2f>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	60bb      	str	r3, [r7, #8]

	gps_struct->longitude_deg_s = (degree_DMm + (minute_DMm/60));
 800cc6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cc72:	ee07 3a90 	vmov	s15, r3
 800cc76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cc7a:	edd7 6a02 	vldr	s13, [r7, #8]
 800cc7e:	ed9f 6a08 	vldr	s12, [pc, #32]	; 800cca0 <gps_ProcessLongitude+0x158>
 800cc82:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800cc86:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800cc90:	bf00      	nop
 800cc92:	3710      	adds	r7, #16
 800cc94:	46bd      	mov	sp, r7
 800cc96:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800cc9a:	bf00      	nop
 800cc9c:	f3af 8000 	nop.w
 800cca0:	42700000 	.word	0x42700000
 800cca4:	9999999a 	.word	0x9999999a
 800cca8:	3fb99999 	.word	0x3fb99999
 800ccac:	47ae147b 	.word	0x47ae147b
 800ccb0:	3f847ae1 	.word	0x3f847ae1
 800ccb4:	d2f1a9fc 	.word	0xd2f1a9fc
 800ccb8:	3f50624d 	.word	0x3f50624d
 800ccbc:	eb1c432d 	.word	0xeb1c432d
 800ccc0:	3f1a36e2 	.word	0x3f1a36e2

0800ccc4 <gps_ProcessNorthSouth>:

void gps_ProcessNorthSouth(uint8_t utc_incomming[],GPS_t *gps_struct){
 800ccc4:	b480      	push	{r7}
 800ccc6:	b083      	sub	sp, #12
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
 800cccc:	6039      	str	r1, [r7, #0]

	if(utc_incomming[0] == 'N'){
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	781b      	ldrb	r3, [r3, #0]
 800ccd2:	2b4e      	cmp	r3, #78	; 0x4e
 800ccd4:	d103      	bne.n	800ccde <gps_ProcessNorthSouth+0x1a>
		gps_struct->north_south = north;
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	741a      	strb	r2, [r3, #16]
	}
	else{
		gps_struct->north_south = south;
	}
}
 800ccdc:	e002      	b.n	800cce4 <gps_ProcessNorthSouth+0x20>
		gps_struct->north_south = south;
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	2201      	movs	r2, #1
 800cce2:	741a      	strb	r2, [r3, #16]
}
 800cce4:	bf00      	nop
 800cce6:	370c      	adds	r7, #12
 800cce8:	46bd      	mov	sp, r7
 800ccea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccee:	4770      	bx	lr

0800ccf0 <gps_ProcessEastWest>:

void gps_ProcessEastWest(uint8_t utc_incomming[],GPS_t *gps_struct){
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
 800ccf8:	6039      	str	r1, [r7, #0]

	if(utc_incomming[0] == 'E'){
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	2b45      	cmp	r3, #69	; 0x45
 800cd00:	d103      	bne.n	800cd0a <gps_ProcessEastWest+0x1a>
		gps_struct->east_west = east;
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	2202      	movs	r2, #2
 800cd06:	745a      	strb	r2, [r3, #17]
	}
	else{
		gps_struct->east_west = west;
	}
}
 800cd08:	e002      	b.n	800cd10 <gps_ProcessEastWest+0x20>
		gps_struct->east_west = west;
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	2203      	movs	r2, #3
 800cd0e:	745a      	strb	r2, [r3, #17]
}
 800cd10:	bf00      	nop
 800cd12:	370c      	adds	r7, #12
 800cd14:	46bd      	mov	sp, r7
 800cd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1a:	4770      	bx	lr

0800cd1c <gps_ProcessFix>:

void gps_ProcessFix(uint8_t utc_incomming[],GPS_t *gps_struct){
 800cd1c:	b480      	push	{r7}
 800cd1e:	b083      	sub	sp, #12
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
 800cd24:	6039      	str	r1, [r7, #0]

	if(utc_incomming[0] == '1'){
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	781b      	ldrb	r3, [r3, #0]
 800cd2a:	2b31      	cmp	r3, #49	; 0x31
 800cd2c:	d103      	bne.n	800cd36 <gps_ProcessFix+0x1a>
		gps_struct->qualification = fix_gps;
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	2201      	movs	r2, #1
 800cd32:	771a      	strb	r2, [r3, #28]
		}
		else{
			gps_struct->qualification = unvalid;
		}
	}
}
 800cd34:	e00a      	b.n	800cd4c <gps_ProcessFix+0x30>
		if(utc_incomming[0] == '2'){
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	781b      	ldrb	r3, [r3, #0]
 800cd3a:	2b32      	cmp	r3, #50	; 0x32
 800cd3c:	d103      	bne.n	800cd46 <gps_ProcessFix+0x2a>
			gps_struct->qualification = fix_dgps;
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	2202      	movs	r2, #2
 800cd42:	771a      	strb	r2, [r3, #28]
}
 800cd44:	e002      	b.n	800cd4c <gps_ProcessFix+0x30>
			gps_struct->qualification = unvalid;
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	771a      	strb	r2, [r3, #28]
}
 800cd4c:	bf00      	nop
 800cd4e:	370c      	adds	r7, #12
 800cd50:	46bd      	mov	sp, r7
 800cd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd56:	4770      	bx	lr

0800cd58 <gps_ProcessSatelliteCount>:

void gps_ProcessSatelliteCount(uint8_t utc_incomming[],GPS_t *gps_struct){
 800cd58:	b480      	push	{r7}
 800cd5a:	b083      	sub	sp, #12
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
 800cd60:	6039      	str	r1, [r7, #0]

	gps_struct->satelite_number = ((utc_incomming[0] - '0')*10) + (utc_incomming[1] - '0');
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	781b      	ldrb	r3, [r3, #0]
 800cd66:	461a      	mov	r2, r3
 800cd68:	0092      	lsls	r2, r2, #2
 800cd6a:	4413      	add	r3, r2
 800cd6c:	005b      	lsls	r3, r3, #1
 800cd6e:	b2da      	uxtb	r2, r3
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	3301      	adds	r3, #1
 800cd74:	781b      	ldrb	r3, [r3, #0]
 800cd76:	4413      	add	r3, r2
 800cd78:	b2db      	uxtb	r3, r3
 800cd7a:	3b10      	subs	r3, #16
 800cd7c:	b2da      	uxtb	r2, r3
 800cd7e:	683b      	ldr	r3, [r7, #0]
 800cd80:	76da      	strb	r2, [r3, #27]
}
 800cd82:	bf00      	nop
 800cd84:	370c      	adds	r7, #12
 800cd86:	46bd      	mov	sp, r7
 800cd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8c:	4770      	bx	lr
	...

0800cd90 <gps_ProcessAltitude>:

void gps_ProcessAltitude(uint8_t utc_incomming[],GPS_t *gps_struct){
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b086      	sub	sp, #24
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]

	float altitude = 0;
 800cd9a:	f04f 0300 	mov.w	r3, #0
 800cd9e:	617b      	str	r3, [r7, #20]
	uint8_t dot_find = 0;
 800cda0:	2300      	movs	r3, #0
 800cda2:	74fb      	strb	r3, [r7, #19]
	for(int i=0;i<sizeof(utc_incomming);i++){
 800cda4:	2300      	movs	r3, #0
 800cda6:	60fb      	str	r3, [r7, #12]
 800cda8:	e03f      	b.n	800ce2a <gps_ProcessAltitude+0x9a>

		if(utc_incomming[i] == '.'){
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	687a      	ldr	r2, [r7, #4]
 800cdae:	4413      	add	r3, r2
 800cdb0:	781b      	ldrb	r3, [r3, #0]
 800cdb2:	2b2e      	cmp	r3, #46	; 0x2e
 800cdb4:	d104      	bne.n	800cdc0 <gps_ProcessAltitude+0x30>
			dot_find = 1;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	74fb      	strb	r3, [r7, #19]
			i++;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	3301      	adds	r3, #1
 800cdbe:	60fb      	str	r3, [r7, #12]
		}

		if(dot_find){
 800cdc0:	7cfb      	ldrb	r3, [r7, #19]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d01b      	beq.n	800cdfe <gps_ProcessAltitude+0x6e>
			altitude +=  (float)((utc_incomming[i] - '0')*0.1);
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	687a      	ldr	r2, [r7, #4]
 800cdca:	4413      	add	r3, r2
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	3b30      	subs	r3, #48	; 0x30
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	f7fd fb89 	bl	800a4e8 <__aeabi_i2d>
 800cdd6:	a31a      	add	r3, pc, #104	; (adr r3, 800ce40 <gps_ProcessAltitude+0xb0>)
 800cdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cddc:	f7fd fbee 	bl	800a5bc <__aeabi_dmul>
 800cde0:	4602      	mov	r2, r0
 800cde2:	460b      	mov	r3, r1
 800cde4:	4610      	mov	r0, r2
 800cde6:	4619      	mov	r1, r3
 800cde8:	f7fd fe98 	bl	800ab1c <__aeabi_d2f>
 800cdec:	ee07 0a10 	vmov	s14, r0
 800cdf0:	edd7 7a05 	vldr	s15, [r7, #20]
 800cdf4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cdf8:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 800cdfc:	e018      	b.n	800ce30 <gps_ProcessAltitude+0xa0>

		}
		else{
			altitude = (altitude*10) + (utc_incomming[i] - '0');
 800cdfe:	edd7 7a05 	vldr	s15, [r7, #20]
 800ce02:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800ce06:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	687a      	ldr	r2, [r7, #4]
 800ce0e:	4413      	add	r3, r2
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	3b30      	subs	r3, #48	; 0x30
 800ce14:	ee07 3a90 	vmov	s15, r3
 800ce18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ce1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ce20:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i=0;i<sizeof(utc_incomming);i++){
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	3301      	adds	r3, #1
 800ce28:	60fb      	str	r3, [r7, #12]
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	2b03      	cmp	r3, #3
 800ce2e:	d9bc      	bls.n	800cdaa <gps_ProcessAltitude+0x1a>
		}

	}
	gps_struct->altitude_deg_s = altitude;
 800ce30:	683b      	ldr	r3, [r7, #0]
 800ce32:	697a      	ldr	r2, [r7, #20]
 800ce34:	609a      	str	r2, [r3, #8]
}
 800ce36:	bf00      	nop
 800ce38:	3718      	adds	r7, #24
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	bd80      	pop	{r7, pc}
 800ce3e:	bf00      	nop
 800ce40:	9999999a 	.word	0x9999999a
 800ce44:	3fb99999 	.word	0x3fb99999

0800ce48 <gps_ProcessAltitudeCorre>:

void gps_ProcessAltitudeCorre(uint8_t utc_incomming[],GPS_t *gps_struct){
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b086      	sub	sp, #24
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
 800ce50:	6039      	str	r1, [r7, #0]

	float altitude = 0;
 800ce52:	f04f 0300 	mov.w	r3, #0
 800ce56:	617b      	str	r3, [r7, #20]
	uint8_t dot_find = 0;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	74fb      	strb	r3, [r7, #19]
	for(int i=0;i<sizeof(utc_incomming);i++){
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	60fb      	str	r3, [r7, #12]
 800ce60:	e03f      	b.n	800cee2 <gps_ProcessAltitudeCorre+0x9a>

		if(utc_incomming[i] == '.'){
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	687a      	ldr	r2, [r7, #4]
 800ce66:	4413      	add	r3, r2
 800ce68:	781b      	ldrb	r3, [r3, #0]
 800ce6a:	2b2e      	cmp	r3, #46	; 0x2e
 800ce6c:	d104      	bne.n	800ce78 <gps_ProcessAltitudeCorre+0x30>
			dot_find = 1;
 800ce6e:	2301      	movs	r3, #1
 800ce70:	74fb      	strb	r3, [r7, #19]
			i++;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	3301      	adds	r3, #1
 800ce76:	60fb      	str	r3, [r7, #12]
		}

		if(dot_find){
 800ce78:	7cfb      	ldrb	r3, [r7, #19]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d01b      	beq.n	800ceb6 <gps_ProcessAltitudeCorre+0x6e>
			altitude +=  (float)((utc_incomming[i] - '0')*0.1);
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	687a      	ldr	r2, [r7, #4]
 800ce82:	4413      	add	r3, r2
 800ce84:	781b      	ldrb	r3, [r3, #0]
 800ce86:	3b30      	subs	r3, #48	; 0x30
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f7fd fb2d 	bl	800a4e8 <__aeabi_i2d>
 800ce8e:	a31a      	add	r3, pc, #104	; (adr r3, 800cef8 <gps_ProcessAltitudeCorre+0xb0>)
 800ce90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce94:	f7fd fb92 	bl	800a5bc <__aeabi_dmul>
 800ce98:	4602      	mov	r2, r0
 800ce9a:	460b      	mov	r3, r1
 800ce9c:	4610      	mov	r0, r2
 800ce9e:	4619      	mov	r1, r3
 800cea0:	f7fd fe3c 	bl	800ab1c <__aeabi_d2f>
 800cea4:	ee07 0a10 	vmov	s14, r0
 800cea8:	edd7 7a05 	vldr	s15, [r7, #20]
 800ceac:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ceb0:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 800ceb4:	e018      	b.n	800cee8 <gps_ProcessAltitudeCorre+0xa0>

		}
		else{
			altitude = (altitude*10) + (utc_incomming[i] - '0');
 800ceb6:	edd7 7a05 	vldr	s15, [r7, #20]
 800ceba:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800cebe:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	687a      	ldr	r2, [r7, #4]
 800cec6:	4413      	add	r3, r2
 800cec8:	781b      	ldrb	r3, [r3, #0]
 800ceca:	3b30      	subs	r3, #48	; 0x30
 800cecc:	ee07 3a90 	vmov	s15, r3
 800ced0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ced4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ced8:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i=0;i<sizeof(utc_incomming);i++){
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	3301      	adds	r3, #1
 800cee0:	60fb      	str	r3, [r7, #12]
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	2b03      	cmp	r3, #3
 800cee6:	d9bc      	bls.n	800ce62 <gps_ProcessAltitudeCorre+0x1a>
		}

	}
	gps_struct->altitude_correction = altitude;
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	697a      	ldr	r2, [r7, #20]
 800ceec:	60da      	str	r2, [r3, #12]
}
 800ceee:	bf00      	nop
 800cef0:	3718      	adds	r7, #24
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}
 800cef6:	bf00      	nop
 800cef8:	9999999a 	.word	0x9999999a
 800cefc:	3fb99999 	.word	0x3fb99999

0800cf00 <WIOE5_Init>:
 *    @huart is a pointer on uart handdle
 *
 * OUTPUT:
 * 	  @res is an integer use to count the number of error reported during initialisation
 * */
uint8_t WIOE5_Init(UART_HandleTypeDef *huart){
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b0a0      	sub	sp, #128	; 0x80
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]

	uint8_t res = 0;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	uint8_t string[100] = {0};
 800cf0e:	2300      	movs	r3, #0
 800cf10:	61bb      	str	r3, [r7, #24]
 800cf12:	f107 031c 	add.w	r3, r7, #28
 800cf16:	2260      	movs	r2, #96	; 0x60
 800cf18:	2100      	movs	r1, #0
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f00a ff9e 	bl	8017e5c <memset>
	uint8_t firmware_version[10] = {0};
 800cf20:	2300      	movs	r3, #0
 800cf22:	60fb      	str	r3, [r7, #12]
 800cf24:	f107 0310 	add.w	r3, r7, #16
 800cf28:	2200      	movs	r2, #0
 800cf2a:	601a      	str	r2, [r3, #0]
 800cf2c:	809a      	strh	r2, [r3, #4]

	/* Reset WIOE5 configuration */
	WIOE5_FactoryReset(huart);
 800cf2e:	6878      	ldr	r0, [r7, #4]
 800cf30:	f000 fa46 	bl	800d3c0 <WIOE5_FactoryReset>

	WIOE5_SendString(huart, "ABCDEF", 6);
 800cf34:	2206      	movs	r2, #6
 800cf36:	491e      	ldr	r1, [pc, #120]	; (800cfb0 <WIOE5_Init+0xb0>)
 800cf38:	6878      	ldr	r0, [r7, #4]
 800cf3a:	f000 fa83 	bl	800d444 <WIOE5_SendString>


	/*Check for correct wiring*/
	HAL_UART_Transmit(huart, "AT\r\n", 8, 100);
 800cf3e:	2364      	movs	r3, #100	; 0x64
 800cf40:	2208      	movs	r2, #8
 800cf42:	491c      	ldr	r1, [pc, #112]	; (800cfb4 <WIOE5_Init+0xb4>)
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f006 fd03 	bl	8013950 <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 800cf4a:	f107 0118 	add.w	r1, r7, #24
 800cf4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cf52:	2264      	movs	r2, #100	; 0x64
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f006 fd91 	bl	8013a7c <HAL_UART_Receive>
	if(strcmp(string,"+AT: OK\r\n") != 0x0){
 800cf5a:	f107 0318 	add.w	r3, r7, #24
 800cf5e:	4916      	ldr	r1, [pc, #88]	; (800cfb8 <WIOE5_Init+0xb8>)
 800cf60:	4618      	mov	r0, r3
 800cf62:	f7fd f95d 	bl	800a220 <strcmp>
 800cf66:	4603      	mov	r3, r0
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d004      	beq.n	800cf76 <WIOE5_Init+0x76>
		res++;
 800cf6c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800cf70:	3301      	adds	r3, #1
 800cf72:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	}

	WIOE5_ReadFirmwareVersion(firmware_version, huart);
 800cf76:	f107 030c 	add.w	r3, r7, #12
 800cf7a:	6879      	ldr	r1, [r7, #4]
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	f000 f879 	bl	800d074 <WIOE5_ReadFirmwareVersion>

	/*Set lora channel*/
	WIOE5_ChannelSwitch(LORA_CHANNEL_INIT,huart);
 800cf82:	6879      	ldr	r1, [r7, #4]
 800cf84:	2003      	movs	r0, #3
 800cf86:	f000 f81b 	bl	800cfc0 <WIOE5_ChannelSwitch>
	/*Set data rate*/
	WIOE5_SetDataRate(LORA_868Mhz_FSK_50000BPS,huart);
 800cf8a:	6879      	ldr	r1, [r7, #4]
 800cf8c:	2007      	movs	r0, #7
 800cf8e:	f000 f8b5 	bl	800d0fc <WIOE5_SetDataRate>
	/*Set transmit power*/
	WIOE5_SetTxPower(LORA_868Mhz_16dBm, huart);
 800cf92:	6879      	ldr	r1, [r7, #4]
 800cf94:	2010      	movs	r0, #16
 800cf96:	f000 f90b 	bl	800d1b0 <WIOE5_SetTxPower>

	/*Send 0x1234 5678*/
	WIOE5_SendData(305419896, huart);
 800cf9a:	6879      	ldr	r1, [r7, #4]
 800cf9c:	4807      	ldr	r0, [pc, #28]	; (800cfbc <WIOE5_Init+0xbc>)
 800cf9e:	f000 f97b 	bl	800d298 <WIOE5_SendData>

	return res;
 800cfa2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3780      	adds	r7, #128	; 0x80
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	080190f0 	.word	0x080190f0
 800cfb4:	080190f8 	.word	0x080190f8
 800cfb8:	08019100 	.word	0x08019100
 800cfbc:	12345678 	.word	0x12345678

0800cfc0 <WIOE5_ChannelSwitch>:
 *    @channel is an integer that define the channel number (Should be between 0 and 2 for EU868 Mhz version
 *	  @huart is a pointer on uart handdle
 * OUTPUT:
 * 	  @res is an integer use to check error
 * */
uint8_t WIOE5_ChannelSwitch(uint8_t channel,UART_HandleTypeDef *huart){
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b0a2      	sub	sp, #136	; 0x88
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	6039      	str	r1, [r7, #0]
 800cfca:	71fb      	strb	r3, [r7, #7]

	uint8_t querry[25] = "AT+CH=";
 800cfcc:	4a27      	ldr	r2, [pc, #156]	; (800d06c <WIOE5_ChannelSwitch+0xac>)
 800cfce:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800cfd2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cfd6:	6018      	str	r0, [r3, #0]
 800cfd8:	3304      	adds	r3, #4
 800cfda:	8019      	strh	r1, [r3, #0]
 800cfdc:	3302      	adds	r3, #2
 800cfde:	0c0a      	lsrs	r2, r1, #16
 800cfe0:	701a      	strb	r2, [r3, #0]
 800cfe2:	f107 0373 	add.w	r3, r7, #115	; 0x73
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	601a      	str	r2, [r3, #0]
 800cfea:	605a      	str	r2, [r3, #4]
 800cfec:	609a      	str	r2, [r3, #8]
 800cfee:	60da      	str	r2, [r3, #12]
 800cff0:	821a      	strh	r2, [r3, #16]
	querry[6] =  (channel+'0');
 800cff2:	79fb      	ldrb	r3, [r7, #7]
 800cff4:	3330      	adds	r3, #48	; 0x30
 800cff6:	b2db      	uxtb	r3, r3
 800cff8:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	uint8_t string[100] = {0};
 800cffc:	2300      	movs	r3, #0
 800cffe:	60bb      	str	r3, [r7, #8]
 800d000:	f107 030c 	add.w	r3, r7, #12
 800d004:	2260      	movs	r2, #96	; 0x60
 800d006:	2100      	movs	r1, #0
 800d008:	4618      	mov	r0, r3
 800d00a:	f00a ff27 	bl	8017e5c <memset>
	uint8_t res = 0;
 800d00e:	2300      	movs	r3, #0
 800d010:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	strcat(querry, "\r\n");
 800d014:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d018:	4618      	mov	r0, r3
 800d01a:	f7fd f90b 	bl	800a234 <strlen>
 800d01e:	4603      	mov	r3, r0
 800d020:	461a      	mov	r2, r3
 800d022:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d026:	4413      	add	r3, r2
 800d028:	4a11      	ldr	r2, [pc, #68]	; (800d070 <WIOE5_ChannelSwitch+0xb0>)
 800d02a:	8811      	ldrh	r1, [r2, #0]
 800d02c:	7892      	ldrb	r2, [r2, #2]
 800d02e:	8019      	strh	r1, [r3, #0]
 800d030:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(huart, querry, sizeof(querry), 100);
 800d032:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 800d036:	2364      	movs	r3, #100	; 0x64
 800d038:	2219      	movs	r2, #25
 800d03a:	6838      	ldr	r0, [r7, #0]
 800d03c:	f006 fc88 	bl	8013950 <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 800d040:	f107 0108 	add.w	r1, r7, #8
 800d044:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d048:	2264      	movs	r2, #100	; 0x64
 800d04a:	6838      	ldr	r0, [r7, #0]
 800d04c:	f006 fd16 	bl	8013a7c <HAL_UART_Receive>
	if(string[0]!='+'){
 800d050:	7a3b      	ldrb	r3, [r7, #8]
 800d052:	2b2b      	cmp	r3, #43	; 0x2b
 800d054:	d004      	beq.n	800d060 <WIOE5_ChannelSwitch+0xa0>
		res++;
 800d056:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800d05a:	3301      	adds	r3, #1
 800d05c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	}
	return res;
 800d060:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800d064:	4618      	mov	r0, r3
 800d066:	3788      	adds	r7, #136	; 0x88
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}
 800d06c:	08019110 	.word	0x08019110
 800d070:	0801910c 	.word	0x0801910c

0800d074 <WIOE5_ReadFirmwareVersion>:
/* Function use to read WIOE5 firmware version
 * INPUT:
 *    @version_output is an array of
 *	  @huart is a pointer on uart handdle
 * */
void WIOE5_ReadFirmwareVersion(uint8_t version_output[],UART_HandleTypeDef *huart){
 800d074:	b580      	push	{r7, lr}
 800d076:	b09c      	sub	sp, #112	; 0x70
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
 800d07c:	6039      	str	r1, [r7, #0]

	uint8_t string[100] = {0};
 800d07e:	2300      	movs	r3, #0
 800d080:	60bb      	str	r3, [r7, #8]
 800d082:	f107 030c 	add.w	r3, r7, #12
 800d086:	2260      	movs	r2, #96	; 0x60
 800d088:	2100      	movs	r1, #0
 800d08a:	4618      	mov	r0, r3
 800d08c:	f00a fee6 	bl	8017e5c <memset>
	uint8_t index = 6;
 800d090:	2306      	movs	r3, #6
 800d092:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	HAL_UART_Transmit(huart, "AT+VER\r\n", sizeof("AT+VER\r\n"), 100);
 800d096:	2364      	movs	r3, #100	; 0x64
 800d098:	2209      	movs	r2, #9
 800d09a:	4917      	ldr	r1, [pc, #92]	; (800d0f8 <WIOE5_ReadFirmwareVersion+0x84>)
 800d09c:	6838      	ldr	r0, [r7, #0]
 800d09e:	f006 fc57 	bl	8013950 <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 800d0a2:	f107 0108 	add.w	r1, r7, #8
 800d0a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d0aa:	2264      	movs	r2, #100	; 0x64
 800d0ac:	6838      	ldr	r0, [r7, #0]
 800d0ae:	f006 fce5 	bl	8013a7c <HAL_UART_Receive>

	while((string[index] != '\r') || (index > sizeof(string))){
 800d0b2:	e010      	b.n	800d0d6 <WIOE5_ReadFirmwareVersion+0x62>
		version_output[index-5] = string[index];
 800d0b4:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800d0b8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800d0bc:	3b05      	subs	r3, #5
 800d0be:	6879      	ldr	r1, [r7, #4]
 800d0c0:	440b      	add	r3, r1
 800d0c2:	3270      	adds	r2, #112	; 0x70
 800d0c4:	443a      	add	r2, r7
 800d0c6:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 800d0ca:	701a      	strb	r2, [r3, #0]
		index++;
 800d0cc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800d0d0:	3301      	adds	r3, #1
 800d0d2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	while((string[index] != '\r') || (index > sizeof(string))){
 800d0d6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800d0da:	3370      	adds	r3, #112	; 0x70
 800d0dc:	443b      	add	r3, r7
 800d0de:	f813 3c68 	ldrb.w	r3, [r3, #-104]
 800d0e2:	2b0d      	cmp	r3, #13
 800d0e4:	d1e6      	bne.n	800d0b4 <WIOE5_ReadFirmwareVersion+0x40>
 800d0e6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800d0ea:	2b64      	cmp	r3, #100	; 0x64
 800d0ec:	d8e2      	bhi.n	800d0b4 <WIOE5_ReadFirmwareVersion+0x40>
	}
}
 800d0ee:	bf00      	nop
 800d0f0:	bf00      	nop
 800d0f2:	3770      	adds	r7, #112	; 0x70
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	bd80      	pop	{r7, pc}
 800d0f8:	0801912c 	.word	0x0801912c

0800d0fc <WIOE5_SetDataRate>:
 *    @dr is an integer use to set data rate
 *	  @huart is a pointer on uart handdle
 *OUTPUT:
 * 	  @res is an integer use to check error
 * */
uint8_t WIOE5_SetDataRate(uint8_t dr,UART_HandleTypeDef *huart){
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	b0a2      	sub	sp, #136	; 0x88
 800d100:	af00      	add	r7, sp, #0
 800d102:	4603      	mov	r3, r0
 800d104:	6039      	str	r1, [r7, #0]
 800d106:	71fb      	strb	r3, [r7, #7]

	uint8_t querry[25] = "AT+DR=";
 800d108:	4a27      	ldr	r2, [pc, #156]	; (800d1a8 <WIOE5_SetDataRate+0xac>)
 800d10a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d10e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d112:	6018      	str	r0, [r3, #0]
 800d114:	3304      	adds	r3, #4
 800d116:	8019      	strh	r1, [r3, #0]
 800d118:	3302      	adds	r3, #2
 800d11a:	0c0a      	lsrs	r2, r1, #16
 800d11c:	701a      	strb	r2, [r3, #0]
 800d11e:	f107 0373 	add.w	r3, r7, #115	; 0x73
 800d122:	2200      	movs	r2, #0
 800d124:	601a      	str	r2, [r3, #0]
 800d126:	605a      	str	r2, [r3, #4]
 800d128:	609a      	str	r2, [r3, #8]
 800d12a:	60da      	str	r2, [r3, #12]
 800d12c:	821a      	strh	r2, [r3, #16]
	querry[6] =  (dr+'0');
 800d12e:	79fb      	ldrb	r3, [r7, #7]
 800d130:	3330      	adds	r3, #48	; 0x30
 800d132:	b2db      	uxtb	r3, r3
 800d134:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	uint8_t string[100] = {0};
 800d138:	2300      	movs	r3, #0
 800d13a:	60bb      	str	r3, [r7, #8]
 800d13c:	f107 030c 	add.w	r3, r7, #12
 800d140:	2260      	movs	r2, #96	; 0x60
 800d142:	2100      	movs	r1, #0
 800d144:	4618      	mov	r0, r3
 800d146:	f00a fe89 	bl	8017e5c <memset>
	uint8_t res = 0;
 800d14a:	2300      	movs	r3, #0
 800d14c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	strcat(querry, "\r\n");
 800d150:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d154:	4618      	mov	r0, r3
 800d156:	f7fd f86d 	bl	800a234 <strlen>
 800d15a:	4603      	mov	r3, r0
 800d15c:	461a      	mov	r2, r3
 800d15e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d162:	4413      	add	r3, r2
 800d164:	4a11      	ldr	r2, [pc, #68]	; (800d1ac <WIOE5_SetDataRate+0xb0>)
 800d166:	8811      	ldrh	r1, [r2, #0]
 800d168:	7892      	ldrb	r2, [r2, #2]
 800d16a:	8019      	strh	r1, [r3, #0]
 800d16c:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(huart, querry, sizeof(querry), 100);
 800d16e:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 800d172:	2364      	movs	r3, #100	; 0x64
 800d174:	2219      	movs	r2, #25
 800d176:	6838      	ldr	r0, [r7, #0]
 800d178:	f006 fbea 	bl	8013950 <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 800d17c:	f107 0108 	add.w	r1, r7, #8
 800d180:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d184:	2264      	movs	r2, #100	; 0x64
 800d186:	6838      	ldr	r0, [r7, #0]
 800d188:	f006 fc78 	bl	8013a7c <HAL_UART_Receive>
	if(string[0]!='+'){
 800d18c:	7a3b      	ldrb	r3, [r7, #8]
 800d18e:	2b2b      	cmp	r3, #43	; 0x2b
 800d190:	d004      	beq.n	800d19c <WIOE5_SetDataRate+0xa0>
		res++;
 800d192:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800d196:	3301      	adds	r3, #1
 800d198:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	}
	return res;
 800d19c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	3788      	adds	r7, #136	; 0x88
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	bd80      	pop	{r7, pc}
 800d1a8:	08019138 	.word	0x08019138
 800d1ac:	0801910c 	.word	0x0801910c

0800d1b0 <WIOE5_SetTxPower>:
 *    @tx_power is an integer use to set data rate
 *	  @huart is a pointer on uart handdle
 *OUTPUT:
 * 	  @res is an integer use to check error
 * */
uint8_t WIOE5_SetTxPower(uint8_t tx_power,UART_HandleTypeDef *huart){
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b0a2      	sub	sp, #136	; 0x88
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	6039      	str	r1, [r7, #0]
 800d1ba:	71fb      	strb	r3, [r7, #7]

	uint8_t querry[25] = "AT+POWER=";
 800d1bc:	4a33      	ldr	r2, [pc, #204]	; (800d28c <WIOE5_SetTxPower+0xdc>)
 800d1be:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d1c2:	ca07      	ldmia	r2, {r0, r1, r2}
 800d1c4:	c303      	stmia	r3!, {r0, r1}
 800d1c6:	801a      	strh	r2, [r3, #0]
 800d1c8:	f107 0376 	add.w	r3, r7, #118	; 0x76
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	601a      	str	r2, [r3, #0]
 800d1d0:	605a      	str	r2, [r3, #4]
 800d1d2:	609a      	str	r2, [r3, #8]
 800d1d4:	f8c3 200b 	str.w	r2, [r3, #11]
	uint8_t string[100] = {0};
 800d1d8:	2300      	movs	r3, #0
 800d1da:	60bb      	str	r3, [r7, #8]
 800d1dc:	f107 030c 	add.w	r3, r7, #12
 800d1e0:	2260      	movs	r2, #96	; 0x60
 800d1e2:	2100      	movs	r1, #0
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	f00a fe39 	bl	8017e5c <memset>
	uint8_t res = 0;
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	if(tx_power < 10){	/*Two digit at least*/
 800d1f0:	79fb      	ldrb	r3, [r7, #7]
 800d1f2:	2b09      	cmp	r3, #9
 800d1f4:	d805      	bhi.n	800d202 <WIOE5_SetTxPower+0x52>
		querry[9] =  (tx_power+'0');
 800d1f6:	79fb      	ldrb	r3, [r7, #7]
 800d1f8:	3330      	adds	r3, #48	; 0x30
 800d1fa:	b2db      	uxtb	r3, r3
 800d1fc:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
 800d200:	e018      	b.n	800d234 <WIOE5_SetTxPower+0x84>
	}
	else{
		querry[9] =  ((tx_power/10)+'0');
 800d202:	79fb      	ldrb	r3, [r7, #7]
 800d204:	4a22      	ldr	r2, [pc, #136]	; (800d290 <WIOE5_SetTxPower+0xe0>)
 800d206:	fba2 2303 	umull	r2, r3, r2, r3
 800d20a:	08db      	lsrs	r3, r3, #3
 800d20c:	b2db      	uxtb	r3, r3
 800d20e:	3330      	adds	r3, #48	; 0x30
 800d210:	b2db      	uxtb	r3, r3
 800d212:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
		querry[10] =  ((tx_power%10)+'0');
 800d216:	79fa      	ldrb	r2, [r7, #7]
 800d218:	4b1d      	ldr	r3, [pc, #116]	; (800d290 <WIOE5_SetTxPower+0xe0>)
 800d21a:	fba3 1302 	umull	r1, r3, r3, r2
 800d21e:	08d9      	lsrs	r1, r3, #3
 800d220:	460b      	mov	r3, r1
 800d222:	009b      	lsls	r3, r3, #2
 800d224:	440b      	add	r3, r1
 800d226:	005b      	lsls	r3, r3, #1
 800d228:	1ad3      	subs	r3, r2, r3
 800d22a:	b2db      	uxtb	r3, r3
 800d22c:	3330      	adds	r3, #48	; 0x30
 800d22e:	b2db      	uxtb	r3, r3
 800d230:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	}
	strcat(querry, "\r\n");
 800d234:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d238:	4618      	mov	r0, r3
 800d23a:	f7fc fffb 	bl	800a234 <strlen>
 800d23e:	4603      	mov	r3, r0
 800d240:	461a      	mov	r2, r3
 800d242:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800d246:	4413      	add	r3, r2
 800d248:	4a12      	ldr	r2, [pc, #72]	; (800d294 <WIOE5_SetTxPower+0xe4>)
 800d24a:	8811      	ldrh	r1, [r2, #0]
 800d24c:	7892      	ldrb	r2, [r2, #2]
 800d24e:	8019      	strh	r1, [r3, #0]
 800d250:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(huart, querry, sizeof(querry), 100);
 800d252:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 800d256:	2364      	movs	r3, #100	; 0x64
 800d258:	2219      	movs	r2, #25
 800d25a:	6838      	ldr	r0, [r7, #0]
 800d25c:	f006 fb78 	bl	8013950 <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 800d260:	f107 0108 	add.w	r1, r7, #8
 800d264:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d268:	2264      	movs	r2, #100	; 0x64
 800d26a:	6838      	ldr	r0, [r7, #0]
 800d26c:	f006 fc06 	bl	8013a7c <HAL_UART_Receive>
	if(string[0]!='+'){
 800d270:	7a3b      	ldrb	r3, [r7, #8]
 800d272:	2b2b      	cmp	r3, #43	; 0x2b
 800d274:	d004      	beq.n	800d280 <WIOE5_SetTxPower+0xd0>
		res++;
 800d276:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800d27a:	3301      	adds	r3, #1
 800d27c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	}
	return res;
 800d280:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800d284:	4618      	mov	r0, r3
 800d286:	3788      	adds	r7, #136	; 0x88
 800d288:	46bd      	mov	sp, r7
 800d28a:	bd80      	pop	{r7, pc}
 800d28c:	08019154 	.word	0x08019154
 800d290:	cccccccd 	.word	0xcccccccd
 800d294:	0801910c 	.word	0x0801910c

0800d298 <WIOE5_SendData>:
 *    @data is an integer - this is the 4 byte to send
 *	  @huart is a pointer on uart handdle
 *OUTPUT:
 * 	  @res is an integer use to check error
 * */
uint8_t WIOE5_SendData(uint32_t data,UART_HandleTypeDef *huart){
 800d298:	b580      	push	{r7, lr}
 800d29a:	b0a6      	sub	sp, #152	; 0x98
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
 800d2a0:	6039      	str	r1, [r7, #0]

	uint8_t querry[30] = "AT+MSGHEX=";
 800d2a2:	4a44      	ldr	r2, [pc, #272]	; (800d3b4 <WIOE5_SendData+0x11c>)
 800d2a4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800d2a8:	ca07      	ldmia	r2, {r0, r1, r2}
 800d2aa:	c303      	stmia	r3!, {r0, r1}
 800d2ac:	801a      	strh	r2, [r3, #0]
 800d2ae:	3302      	adds	r3, #2
 800d2b0:	0c12      	lsrs	r2, r2, #16
 800d2b2:	701a      	strb	r2, [r3, #0]
 800d2b4:	f107 037b 	add.w	r3, r7, #123	; 0x7b
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	601a      	str	r2, [r3, #0]
 800d2bc:	605a      	str	r2, [r3, #4]
 800d2be:	609a      	str	r2, [r3, #8]
 800d2c0:	60da      	str	r2, [r3, #12]
 800d2c2:	f8c3 200f 	str.w	r2, [r3, #15]
	querry[10] = '"';
 800d2c6:	2322      	movs	r3, #34	; 0x22
 800d2c8:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
	uint8_t hex_char = 0;
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	uint8_t res;
	uint8_t string[100] = {0};
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	60fb      	str	r3, [r7, #12]
 800d2d6:	f107 0310 	add.w	r3, r7, #16
 800d2da:	2260      	movs	r2, #96	; 0x60
 800d2dc:	2100      	movs	r1, #0
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f00a fdbc 	bl	8017e5c <memset>

	/*Split 32 bits into 4 byte*/
	for(int i=0;i<8;i++){
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d2ea:	e02c      	b.n	800d346 <WIOE5_SendData+0xae>
		hex_char = (data&(0xf<<(i*4)))>>(i*4);
 800d2ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d2f0:	009b      	lsls	r3, r3, #2
 800d2f2:	220f      	movs	r2, #15
 800d2f4:	fa02 f303 	lsl.w	r3, r2, r3
 800d2f8:	461a      	mov	r2, r3
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	401a      	ands	r2, r3
 800d2fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d302:	009b      	lsls	r3, r3, #2
 800d304:	fa22 f303 	lsr.w	r3, r2, r3
 800d308:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		if(hex_char > 10){
 800d30c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800d310:	2b0a      	cmp	r3, #10
 800d312:	d905      	bls.n	800d320 <WIOE5_SendData+0x88>
			hex_char = hex_char + 55;
 800d314:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800d318:	3337      	adds	r3, #55	; 0x37
 800d31a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800d31e:	e004      	b.n	800d32a <WIOE5_SendData+0x92>
		}
		else{
			hex_char = hex_char + 48;
 800d320:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800d324:	3330      	adds	r3, #48	; 0x30
 800d326:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		querry[11+i] = hex_char;
 800d32a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d32e:	330b      	adds	r3, #11
 800d330:	3398      	adds	r3, #152	; 0x98
 800d332:	443b      	add	r3, r7
 800d334:	f897 2097 	ldrb.w	r2, [r7, #151]	; 0x97
 800d338:	f803 2c28 	strb.w	r2, [r3, #-40]
	for(int i=0;i<8;i++){
 800d33c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d340:	3301      	adds	r3, #1
 800d342:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d346:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d34a:	2b07      	cmp	r3, #7
 800d34c:	ddce      	ble.n	800d2ec <WIOE5_SendData+0x54>
	}
	querry[19] = '"';
 800d34e:	2322      	movs	r3, #34	; 0x22
 800d350:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
	strcat(querry,"\r\n");
 800d354:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800d358:	4618      	mov	r0, r3
 800d35a:	f7fc ff6b 	bl	800a234 <strlen>
 800d35e:	4603      	mov	r3, r0
 800d360:	461a      	mov	r2, r3
 800d362:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800d366:	4413      	add	r3, r2
 800d368:	4a13      	ldr	r2, [pc, #76]	; (800d3b8 <WIOE5_SendData+0x120>)
 800d36a:	8811      	ldrh	r1, [r2, #0]
 800d36c:	7892      	ldrb	r2, [r2, #2]
 800d36e:	8019      	strh	r1, [r3, #0]
 800d370:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(huart, querry, sizeof(querry), 100);
 800d372:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800d376:	2364      	movs	r3, #100	; 0x64
 800d378:	221e      	movs	r2, #30
 800d37a:	6838      	ldr	r0, [r7, #0]
 800d37c:	f006 fae8 	bl	8013950 <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 800d380:	f107 010c 	add.w	r1, r7, #12
 800d384:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d388:	2264      	movs	r2, #100	; 0x64
 800d38a:	6838      	ldr	r0, [r7, #0]
 800d38c:	f006 fb76 	bl	8013a7c <HAL_UART_Receive>

	/*Check if receive a DONE*/
	if(strcmp("+MSGHEX: Start\r\n",string)!=0x00){
 800d390:	f107 030c 	add.w	r3, r7, #12
 800d394:	4619      	mov	r1, r3
 800d396:	4809      	ldr	r0, [pc, #36]	; (800d3bc <WIOE5_SendData+0x124>)
 800d398:	f7fc ff42 	bl	800a220 <strcmp>
 800d39c:	4603      	mov	r3, r0
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d002      	beq.n	800d3a8 <WIOE5_SendData+0x110>
		res = 1;
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	}
	return res;
 800d3a8:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	3798      	adds	r7, #152	; 0x98
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	bd80      	pop	{r7, pc}
 800d3b4:	08019184 	.word	0x08019184
 800d3b8:	0801910c 	.word	0x0801910c
 800d3bc:	08019170 	.word	0x08019170

0800d3c0 <WIOE5_FactoryReset>:
 * INPUT:
 *	  @huart is a pointer on uart handdle
 *OUTPUT:
 * 	  @res is an integer use to check error
 * */
uint8_t WIOE5_FactoryReset(UART_HandleTypeDef *huart){
 800d3c0:	b590      	push	{r4, r7, lr}
 800d3c2:	b0a5      	sub	sp, #148	; 0x94
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]

	uint8_t res = 0;
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	uint8_t string[100] = {0};
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	62bb      	str	r3, [r7, #40]	; 0x28
 800d3d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3d6:	2260      	movs	r2, #96	; 0x60
 800d3d8:	2100      	movs	r1, #0
 800d3da:	4618      	mov	r0, r3
 800d3dc:	f00a fd3e 	bl	8017e5c <memset>
	uint8_t querry[30] = "AT+FDEFAULT\r\n";
 800d3e0:	4b16      	ldr	r3, [pc, #88]	; (800d43c <WIOE5_FactoryReset+0x7c>)
 800d3e2:	f107 0408 	add.w	r4, r7, #8
 800d3e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d3e8:	c407      	stmia	r4!, {r0, r1, r2}
 800d3ea:	8023      	strh	r3, [r4, #0]
 800d3ec:	f107 0316 	add.w	r3, r7, #22
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	601a      	str	r2, [r3, #0]
 800d3f4:	605a      	str	r2, [r3, #4]
 800d3f6:	609a      	str	r2, [r3, #8]
 800d3f8:	60da      	str	r2, [r3, #12]

	HAL_UART_Transmit(huart, querry, sizeof(querry), 100);
 800d3fa:	f107 0108 	add.w	r1, r7, #8
 800d3fe:	2364      	movs	r3, #100	; 0x64
 800d400:	221e      	movs	r2, #30
 800d402:	6878      	ldr	r0, [r7, #4]
 800d404:	f006 faa4 	bl	8013950 <HAL_UART_Transmit>
	HAL_UART_Receive(huart, string, 100,1000);
 800d408:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800d40c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d410:	2264      	movs	r2, #100	; 0x64
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f006 fb32 	bl	8013a7c <HAL_UART_Receive>

	if(strcmp("+FDEFAULT: OK\r\n",string)!=0x00){
 800d418:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d41c:	4619      	mov	r1, r3
 800d41e:	4808      	ldr	r0, [pc, #32]	; (800d440 <WIOE5_FactoryReset+0x80>)
 800d420:	f7fc fefe 	bl	800a220 <strcmp>
 800d424:	4603      	mov	r3, r0
 800d426:	2b00      	cmp	r3, #0
 800d428:	d002      	beq.n	800d430 <WIOE5_FactoryReset+0x70>
		res = 1;
 800d42a:	2301      	movs	r3, #1
 800d42c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	}

	return res;
 800d430:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800d434:	4618      	mov	r0, r3
 800d436:	3794      	adds	r7, #148	; 0x94
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd90      	pop	{r4, r7, pc}
 800d43c:	080191b4 	.word	0x080191b4
 800d440:	080191a4 	.word	0x080191a4

0800d444 <WIOE5_SendString>:
 *	  @string is the actual message to be send
 *	  @string_size is an integer
 *OUTPUT:
 * 	  @res is an integer use to check error
 * */
uint8_t WIOE5_SendString(UART_HandleTypeDef *huart,uint8_t string[],uint32_t string_size){
 800d444:	b580      	push	{r7, lr}
 800d446:	b0a4      	sub	sp, #144	; 0x90
 800d448:	af00      	add	r7, sp, #0
 800d44a:	60f8      	str	r0, [r7, #12]
 800d44c:	60b9      	str	r1, [r7, #8]
 800d44e:	607a      	str	r2, [r7, #4]

	uint8_t res = 0;
 800d450:	2300      	movs	r3, #0
 800d452:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	uint8_t received_str[100] = {0};
 800d456:	2300      	movs	r3, #0
 800d458:	61fb      	str	r3, [r7, #28]
 800d45a:	f107 0320 	add.w	r3, r7, #32
 800d45e:	2260      	movs	r2, #96	; 0x60
 800d460:	2100      	movs	r1, #0
 800d462:	4618      	mov	r0, r3
 800d464:	f00a fcfa 	bl	8017e5c <memset>
	uint8_t querry[10] = "AT+MSG=";
 800d468:	4a41      	ldr	r2, [pc, #260]	; (800d570 <WIOE5_SendString+0x12c>)
 800d46a:	f107 0310 	add.w	r3, r7, #16
 800d46e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d472:	e883 0003 	stmia.w	r3, {r0, r1}
 800d476:	2300      	movs	r3, #0
 800d478:	833b      	strh	r3, [r7, #24]
	/*Init a pointer on char as NULL*/
	char * string_to_send = NULL;
 800d47a:	2300      	movs	r3, #0
 800d47c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	/*Allocate some space for the string to send*/
	string_to_send = (char *) malloc( (string_size+30) * sizeof(char));
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	331e      	adds	r3, #30
 800d484:	4618      	mov	r0, r3
 800d486:	f00a fccb 	bl	8017e20 <malloc>
 800d48a:	4603      	mov	r3, r0
 800d48c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	/*Clear the string*/
	for(int i=0;i<(string_size+30);i++){
 800d490:	2300      	movs	r3, #0
 800d492:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800d496:	e00b      	b.n	800d4b0 <WIOE5_SendString+0x6c>
		string_to_send[i] = 0x0;
 800d498:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d49c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d4a0:	4413      	add	r3, r2
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<(string_size+30);i++){
 800d4a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d4aa:	3301      	adds	r3, #1
 800d4ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	f103 021e 	add.w	r2, r3, #30
 800d4b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d4ba:	429a      	cmp	r2, r3
 800d4bc:	d8ec      	bhi.n	800d498 <WIOE5_SendString+0x54>
	}

	strcat(string_to_send,querry);
 800d4be:	f107 0310 	add.w	r3, r7, #16
 800d4c2:	4619      	mov	r1, r3
 800d4c4:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d4c8:	f00a fe2a 	bl	8018120 <strcat>
	strncat(string_to_send,0x34,1);
 800d4cc:	2201      	movs	r2, #1
 800d4ce:	2134      	movs	r1, #52	; 0x34
 800d4d0:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d4d4:	f00a fe33 	bl	801813e <strncat>

	/*Add the string to*/
	for(int i=0;i<string_size;i++){
 800d4d8:	2300      	movs	r3, #0
 800d4da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800d4de:	e011      	b.n	800d504 <WIOE5_SendString+0xc0>
		string_to_send[7+i] = string[i];
 800d4e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d4e4:	68ba      	ldr	r2, [r7, #8]
 800d4e6:	441a      	add	r2, r3
 800d4e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d4ec:	3307      	adds	r3, #7
 800d4ee:	4619      	mov	r1, r3
 800d4f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d4f4:	440b      	add	r3, r1
 800d4f6:	7812      	ldrb	r2, [r2, #0]
 800d4f8:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<string_size;i++){
 800d4fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d4fe:	3301      	adds	r3, #1
 800d500:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800d504:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d508:	687a      	ldr	r2, [r7, #4]
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d8e8      	bhi.n	800d4e0 <WIOE5_SendString+0x9c>
	}

	strncat(string_to_send,0x34,1);
 800d50e:	2201      	movs	r2, #1
 800d510:	2134      	movs	r1, #52	; 0x34
 800d512:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d516:	f00a fe12 	bl	801813e <strncat>
	strcat(string_to_send,"\r\n");
 800d51a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d51e:	f7fc fe89 	bl	800a234 <strlen>
 800d522:	4603      	mov	r3, r0
 800d524:	461a      	mov	r2, r3
 800d526:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d52a:	4413      	add	r3, r2
 800d52c:	4a11      	ldr	r2, [pc, #68]	; (800d574 <WIOE5_SendString+0x130>)
 800d52e:	8811      	ldrh	r1, [r2, #0]
 800d530:	7892      	ldrb	r2, [r2, #2]
 800d532:	8019      	strh	r1, [r3, #0]
 800d534:	709a      	strb	r2, [r3, #2]

	HAL_UART_Transmit(huart, string_to_send, (string_size+30), 100);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	b29b      	uxth	r3, r3
 800d53a:	331e      	adds	r3, #30
 800d53c:	b29a      	uxth	r2, r3
 800d53e:	2364      	movs	r3, #100	; 0x64
 800d540:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d544:	68f8      	ldr	r0, [r7, #12]
 800d546:	f006 fa03 	bl	8013950 <HAL_UART_Transmit>
	HAL_UART_Receive(huart, received_str, 100,1000);
 800d54a:	f107 011c 	add.w	r1, r7, #28
 800d54e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d552:	2264      	movs	r2, #100	; 0x64
 800d554:	68f8      	ldr	r0, [r7, #12]
 800d556:	f006 fa91 	bl	8013a7c <HAL_UART_Receive>


	free(string_to_send);
 800d55a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d55e:	f00a fc67 	bl	8017e30 <free>
	return res;
 800d562:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800d566:	4618      	mov	r0, r3
 800d568:	3790      	adds	r7, #144	; 0x90
 800d56a:	46bd      	mov	sp, r7
 800d56c:	bd80      	pop	{r7, pc}
 800d56e:	bf00      	nop
 800d570:	080191d4 	.word	0x080191d4
 800d574:	0801910c 	.word	0x0801910c

0800d578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	SCB->VTOR = 0x0800A000;
 800d57c:	4b1b      	ldr	r3, [pc, #108]	; (800d5ec <main+0x74>)
 800d57e:	4a1c      	ldr	r2, [pc, #112]	; (800d5f0 <main+0x78>)
 800d580:	609a      	str	r2, [r3, #8]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800d582:	b662      	cpsie	i
}
 800d584:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d586:	f001 f874 	bl	800e672 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d58a:	f000 f83b 	bl	800d604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d58e:	f7fe ffc7 	bl	800c520 <MX_GPIO_Init>
  MX_DMA_Init();
 800d592:	f7fe ff9b 	bl	800c4cc <MX_DMA_Init>
  MX_I2C2_Init();
 800d596:	f7ff f83f 	bl	800c618 <MX_I2C2_Init>
  MX_TIM2_Init();
 800d59a:	f000 fd1b 	bl	800dfd4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800d59e:	f000 fd71 	bl	800e084 <MX_TIM3_Init>
  MX_TIM4_Init();
 800d5a2:	f000 fdc9 	bl	800e138 <MX_TIM4_Init>
  MX_UART4_Init();
 800d5a6:	f000 fedf 	bl	800e368 <MX_UART4_Init>
  MX_UART5_Init();
 800d5aa:	f000 ff29 	bl	800e400 <MX_UART5_Init>
  MX_ADC2_Init();
 800d5ae:	f7fd fc87 	bl	800aec0 <MX_ADC2_Init>
  MX_SPI1_Init();
 800d5b2:	f000 fb5d 	bl	800dc70 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /*Timer start flaps and throttle + buzzer*/
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800d5b6:	2100      	movs	r1, #0
 800d5b8:	480e      	ldr	r0, [pc, #56]	; (800d5f4 <main+0x7c>)
 800d5ba:	f005 f8d7 	bl	801276c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800d5be:	2100      	movs	r1, #0
 800d5c0:	480d      	ldr	r0, [pc, #52]	; (800d5f8 <main+0x80>)
 800d5c2:	f005 f8d3 	bl	801276c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800d5c6:	2104      	movs	r1, #4
 800d5c8:	480b      	ldr	r0, [pc, #44]	; (800d5f8 <main+0x80>)
 800d5ca:	f005 f8cf 	bl	801276c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800d5ce:	210c      	movs	r1, #12
 800d5d0:	4809      	ldr	r0, [pc, #36]	; (800d5f8 <main+0x80>)
 800d5d2:	f005 f8cb 	bl	801276c <HAL_TIM_PWM_Start>

  /*Start ADC conversion with DMA request*/
  HAL_ADC_Start_DMA(&hadc2, &BatteryMonitoringData, CONVERSION_COUNT);
 800d5d6:	2203      	movs	r2, #3
 800d5d8:	4908      	ldr	r1, [pc, #32]	; (800d5fc <main+0x84>)
 800d5da:	4809      	ldr	r0, [pc, #36]	; (800d600 <main+0x88>)
 800d5dc:	f001 fc86 	bl	800eeec <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800d5e0:	f7fd fea0 	bl	800b324 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800d5e4:	f008 fad0 	bl	8015b88 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800d5e8:	e7fe      	b.n	800d5e8 <main+0x70>
 800d5ea:	bf00      	nop
 800d5ec:	e000ed00 	.word	0xe000ed00
 800d5f0:	0800a000 	.word	0x0800a000
 800d5f4:	20000868 	.word	0x20000868
 800d5f8:	200008b4 	.word	0x200008b4
 800d5fc:	20000760 	.word	0x20000760
 800d600:	20000094 	.word	0x20000094

0800d604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b094      	sub	sp, #80	; 0x50
 800d608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d60a:	f107 0318 	add.w	r3, r7, #24
 800d60e:	2238      	movs	r2, #56	; 0x38
 800d610:	2100      	movs	r1, #0
 800d612:	4618      	mov	r0, r3
 800d614:	f00a fc22 	bl	8017e5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d618:	1d3b      	adds	r3, r7, #4
 800d61a:	2200      	movs	r2, #0
 800d61c:	601a      	str	r2, [r3, #0]
 800d61e:	605a      	str	r2, [r3, #4]
 800d620:	609a      	str	r2, [r3, #8]
 800d622:	60da      	str	r2, [r3, #12]
 800d624:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d626:	f44f 7000 	mov.w	r0, #512	; 0x200
 800d62a:	f003 fe6b 	bl	8011304 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800d62e:	2302      	movs	r3, #2
 800d630:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800d632:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d636:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800d638:	2340      	movs	r3, #64	; 0x40
 800d63a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d63c:	2302      	movs	r3, #2
 800d63e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800d640:	2302      	movs	r3, #2
 800d642:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800d644:	2304      	movs	r3, #4
 800d646:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 800d648:	234b      	movs	r3, #75	; 0x4b
 800d64a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d64c:	2302      	movs	r3, #2
 800d64e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800d650:	2302      	movs	r3, #2
 800d652:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800d654:	2302      	movs	r3, #2
 800d656:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d658:	f107 0318 	add.w	r3, r7, #24
 800d65c:	4618      	mov	r0, r3
 800d65e:	f003 fef5 	bl	801144c <HAL_RCC_OscConfig>
 800d662:	4603      	mov	r3, r0
 800d664:	2b00      	cmp	r3, #0
 800d666:	d001      	beq.n	800d66c <SystemClock_Config+0x68>
  {
    Error_Handler();
 800d668:	f000 f82a 	bl	800d6c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d66c:	230f      	movs	r3, #15
 800d66e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d670:	2303      	movs	r3, #3
 800d672:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d674:	2300      	movs	r3, #0
 800d676:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800d678:	2300      	movs	r3, #0
 800d67a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800d67c:	2300      	movs	r3, #0
 800d67e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800d680:	1d3b      	adds	r3, r7, #4
 800d682:	2104      	movs	r1, #4
 800d684:	4618      	mov	r0, r3
 800d686:	f004 f9f9 	bl	8011a7c <HAL_RCC_ClockConfig>
 800d68a:	4603      	mov	r3, r0
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d001      	beq.n	800d694 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800d690:	f000 f816 	bl	800d6c0 <Error_Handler>
  }
}
 800d694:	bf00      	nop
 800d696:	3750      	adds	r7, #80	; 0x50
 800d698:	46bd      	mov	sp, r7
 800d69a:	bd80      	pop	{r7, pc}

0800d69c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b082      	sub	sp, #8
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	4a04      	ldr	r2, [pc, #16]	; (800d6bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 800d6aa:	4293      	cmp	r3, r2
 800d6ac:	d101      	bne.n	800d6b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800d6ae:	f000 fff9 	bl	800e6a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800d6b2:	bf00      	nop
 800d6b4:	3708      	adds	r7, #8
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	bd80      	pop	{r7, pc}
 800d6ba:	bf00      	nop
 800d6bc:	40012c00 	.word	0x40012c00

0800d6c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800d6c4:	b672      	cpsid	i
}
 800d6c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800d6c8:	e7fe      	b.n	800d6c8 <Error_Handler+0x8>

0800d6ca <Pid_CalculatePitchError>:
DESCRIPTION - Basic driver for the mpu6050 accelerometer.
*******************************************************)*/
#include "main.h"

//As the gyro got the front at x axis then rotation on X mean roll / rotation on Y mean pitch and rotation on Z mean yaw
float32_t Pid_CalculatePitchError(COMMAND_t *command,BNO055_t *Accelerometer){
 800d6ca:	b480      	push	{r7}
 800d6cc:	b085      	sub	sp, #20
 800d6ce:	af00      	add	r7, sp, #0
 800d6d0:	6078      	str	r0, [r7, #4]
 800d6d2:	6039      	str	r1, [r7, #0]
	float32_t res = (Accelerometer->processed_data.euler_angles.x)-(command->pitch_angle);
 800d6d4:	683b      	ldr	r3, [r7, #0]
 800d6d6:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	edd3 7a02 	vldr	s15, [r3, #8]
 800d6e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d6e4:	edc7 7a03 	vstr	s15, [r7, #12]
	return res;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	ee07 3a90 	vmov	s15, r3
}
 800d6ee:	eeb0 0a67 	vmov.f32	s0, s15
 800d6f2:	3714      	adds	r7, #20
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fa:	4770      	bx	lr

0800d6fc <Pid_CalculateYawError>:

float32_t Pid_CalculateYawError(COMMAND_t *command,BNO055_t *Accelerometer){
 800d6fc:	b480      	push	{r7}
 800d6fe:	b085      	sub	sp, #20
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
 800d704:	6039      	str	r1, [r7, #0]
	float32_t res = (Accelerometer->processed_data.euler_angles.z)-(command->yaw_angle);
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	edd3 7a03 	vldr	s15, [r3, #12]
 800d712:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d716:	edc7 7a03 	vstr	s15, [r7, #12]
	return res;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	ee07 3a90 	vmov	s15, r3
}
 800d720:	eeb0 0a67 	vmov.f32	s0, s15
 800d724:	3714      	adds	r7, #20
 800d726:	46bd      	mov	sp, r7
 800d728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72c:	4770      	bx	lr

0800d72e <Pid_CalculateRollError>:

float32_t Pid_CalculateRollError(COMMAND_t *command,BNO055_t *Accelerometer){
 800d72e:	b480      	push	{r7}
 800d730:	b085      	sub	sp, #20
 800d732:	af00      	add	r7, sp, #0
 800d734:	6078      	str	r0, [r7, #4]
 800d736:	6039      	str	r1, [r7, #0]
	float32_t res = (Accelerometer->processed_data.euler_angles.y)-(command->roll_angle);
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	edd3 7a04 	vldr	s15, [r3, #16]
 800d744:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d748:	edc7 7a03 	vstr	s15, [r7, #12]
	return res;
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	ee07 3a90 	vmov	s15, r3
}
 800d752:	eeb0 0a67 	vmov.f32	s0, s15
 800d756:	3714      	adds	r7, #20
 800d758:	46bd      	mov	sp, r7
 800d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75e:	4770      	bx	lr

0800d760 <Pid_Init>:

void Pid_Init(arm_pid_instance_f32 *PID,float32_t KP,float32_t KI,float32_t KD){
 800d760:	b580      	push	{r7, lr}
 800d762:	b084      	sub	sp, #16
 800d764:	af00      	add	r7, sp, #0
 800d766:	60f8      	str	r0, [r7, #12]
 800d768:	ed87 0a02 	vstr	s0, [r7, #8]
 800d76c:	edc7 0a01 	vstr	s1, [r7, #4]
 800d770:	ed87 1a00 	vstr	s2, [r7]

	//Set PID gain
	PID->Kp = KP;
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	68ba      	ldr	r2, [r7, #8]
 800d778:	619a      	str	r2, [r3, #24]
	PID->Ki = KI;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	61da      	str	r2, [r3, #28]
	PID->Kd = KD;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	683a      	ldr	r2, [r7, #0]
 800d784:	621a      	str	r2, [r3, #32]

	//Set the PID
	arm_pid_init_f32(PID, 1);
 800d786:	2101      	movs	r1, #1
 800d788:	68f8      	ldr	r0, [r7, #12]
 800d78a:	f00a faff 	bl	8017d8c <arm_pid_init_f32>

}
 800d78e:	bf00      	nop
 800d790:	3710      	adds	r7, #16
 800d792:	46bd      	mov	sp, r7
 800d794:	bd80      	pop	{r7, pc}

0800d796 <Pid_CompensateYaw>:

//Function use to compensate a roatation on yaw axis --> make sure to update accelerometer before reading and compensate
void Pid_CompensateYaw(arm_pid_instance_f32 *PID,COMMAND_t *command,BNO055_t *Accelerometer,PROPULSION_t *propulsion){
 800d796:	b580      	push	{r7, lr}
 800d798:	b08a      	sub	sp, #40	; 0x28
 800d79a:	af00      	add	r7, sp, #0
 800d79c:	60f8      	str	r0, [r7, #12]
 800d79e:	60b9      	str	r1, [r7, #8]
 800d7a0:	607a      	str	r2, [r7, #4]
 800d7a2:	603b      	str	r3, [r7, #0]
	float32_t error;
	float32_t pid_value;
	//Calculate the erro in /s around yaw/z axis
	error = Pid_CalculateYawError(command, Accelerometer);
 800d7a4:	6879      	ldr	r1, [r7, #4]
 800d7a6:	68b8      	ldr	r0, [r7, #8]
 800d7a8:	f7ff ffa8 	bl	800d6fc <Pid_CalculateYawError>
 800d7ac:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	61fb      	str	r3, [r7, #28]
 800d7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7b6:	61bb      	str	r3, [r7, #24]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 800d7b8:	69fb      	ldr	r3, [r7, #28]
 800d7ba:	ed93 7a00 	vldr	s14, [r3]
 800d7be:	edd7 7a06 	vldr	s15, [r7, #24]
 800d7c2:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800d7c6:	69fb      	ldr	r3, [r7, #28]
 800d7c8:	edd3 6a01 	vldr	s13, [r3, #4]
 800d7cc:	69fb      	ldr	r3, [r7, #28]
 800d7ce:	edd3 7a03 	vldr	s15, [r3, #12]
 800d7d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 800d7d6:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800d7da:	69fb      	ldr	r3, [r7, #28]
 800d7dc:	edd3 6a02 	vldr	s13, [r3, #8]
 800d7e0:	69fb      	ldr	r3, [r7, #28]
 800d7e2:	edd3 7a04 	vldr	s15, [r3, #16]
 800d7e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d7ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d7ee:	69fb      	ldr	r3, [r7, #28]
 800d7f0:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800d7f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d7f8:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Update state */
    S->state[1] = S->state[0];
 800d7fc:	69fb      	ldr	r3, [r7, #28]
 800d7fe:	68da      	ldr	r2, [r3, #12]
 800d800:	69fb      	ldr	r3, [r7, #28]
 800d802:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800d804:	69fb      	ldr	r3, [r7, #28]
 800d806:	69ba      	ldr	r2, [r7, #24]
 800d808:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800d80a:	69fb      	ldr	r3, [r7, #28]
 800d80c:	697a      	ldr	r2, [r7, #20]
 800d80e:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 800d810:	697b      	ldr	r3, [r7, #20]
	//calculate the amount of mouve needed to force back the plane
	pid_value = arm_pid_f32(PID, error);
 800d812:	623b      	str	r3, [r7, #32]

	//Ase the plane is a fixed wing we can't compensate move on yaw axis ...
	//If you have different plane make sure to create a thing to do here
}
 800d814:	bf00      	nop
 800d816:	3728      	adds	r7, #40	; 0x28
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <Pid_CompensateRoll>:

//Function use to compensate a roatation on Roll axis --> make sure to update accelerometer before reading and compensate
void Pid_CompensateRoll(arm_pid_instance_f32 *PID,COMMAND_t *command,BNO055_t *Accelerometer,PROPULSION_t *propulsion){
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b08a      	sub	sp, #40	; 0x28
 800d820:	af00      	add	r7, sp, #0
 800d822:	60f8      	str	r0, [r7, #12]
 800d824:	60b9      	str	r1, [r7, #8]
 800d826:	607a      	str	r2, [r7, #4]
 800d828:	603b      	str	r3, [r7, #0]

	float32_t error;
	float32_t pid_value;
	//Calculate the erro in /s around yaw/z axis
	error = Pid_CalculateRollError(command, Accelerometer);
 800d82a:	6879      	ldr	r1, [r7, #4]
 800d82c:	68b8      	ldr	r0, [r7, #8]
 800d82e:	f7ff ff7e 	bl	800d72e <Pid_CalculateRollError>
 800d832:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	61fb      	str	r3, [r7, #28]
 800d83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d83c:	61bb      	str	r3, [r7, #24]
    out = (S->A0 * in) +
 800d83e:	69fb      	ldr	r3, [r7, #28]
 800d840:	ed93 7a00 	vldr	s14, [r3]
 800d844:	edd7 7a06 	vldr	s15, [r7, #24]
 800d848:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800d84c:	69fb      	ldr	r3, [r7, #28]
 800d84e:	edd3 6a01 	vldr	s13, [r3, #4]
 800d852:	69fb      	ldr	r3, [r7, #28]
 800d854:	edd3 7a03 	vldr	s15, [r3, #12]
 800d858:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 800d85c:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800d860:	69fb      	ldr	r3, [r7, #28]
 800d862:	edd3 6a02 	vldr	s13, [r3, #8]
 800d866:	69fb      	ldr	r3, [r7, #28]
 800d868:	edd3 7a04 	vldr	s15, [r3, #16]
 800d86c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d870:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d874:	69fb      	ldr	r3, [r7, #28]
 800d876:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800d87a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d87e:	edc7 7a05 	vstr	s15, [r7, #20]
    S->state[1] = S->state[0];
 800d882:	69fb      	ldr	r3, [r7, #28]
 800d884:	68da      	ldr	r2, [r3, #12]
 800d886:	69fb      	ldr	r3, [r7, #28]
 800d888:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800d88a:	69fb      	ldr	r3, [r7, #28]
 800d88c:	69ba      	ldr	r2, [r7, #24]
 800d88e:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800d890:	69fb      	ldr	r3, [r7, #28]
 800d892:	697a      	ldr	r2, [r7, #20]
 800d894:	615a      	str	r2, [r3, #20]
    return (out);
 800d896:	697b      	ldr	r3, [r7, #20]
	//calculate the amount of mouve needed to force back the plane
	pid_value = arm_pid_f32(PID, error);
 800d898:	623b      	str	r3, [r7, #32]

	/*Left flaps up and right flaps down*/


#ifndef SERVO_LEFT_REVERSED
	if((propulsion->servo_left_timer_val + pid_value)>MAX_LEFT_EXTENSION){
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d89e:	ee07 3a90 	vmov	s15, r3
 800d8a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d8a6:	edd7 7a08 	vldr	s15, [r7, #32]
 800d8aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d8ae:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800d9a0 <Pid_CompensateRoll+0x184>
 800d8b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d8b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8ba:	dd04      	ble.n	800d8c6 <Pid_CompensateRoll+0xaa>
		propulsion->servo_left_timer_val = MAX_LEFT_EXTENSION;
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	f640 52ac 	movw	r2, #3500	; 0xdac
 800d8c2:	625a      	str	r2, [r3, #36]	; 0x24
 800d8c4:	e025      	b.n	800d912 <Pid_CompensateRoll+0xf6>
	}
	else{
		if((propulsion->servo_left_timer_val + pid_value)<MIN_LEFT_EXTENSION){
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8ca:	ee07 3a90 	vmov	s15, r3
 800d8ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d8d2:	edd7 7a08 	vldr	s15, [r7, #32]
 800d8d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d8da:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800d9a4 <Pid_CompensateRoll+0x188>
 800d8de:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d8e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8e6:	d504      	bpl.n	800d8f2 <Pid_CompensateRoll+0xd6>
			propulsion->servo_left_timer_val = MIN_LEFT_EXTENSION;
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	f240 5214 	movw	r2, #1300	; 0x514
 800d8ee:	625a      	str	r2, [r3, #36]	; 0x24
 800d8f0:	e00f      	b.n	800d912 <Pid_CompensateRoll+0xf6>
		}
		else{
			propulsion->servo_left_timer_val += pid_value;
 800d8f2:	683b      	ldr	r3, [r7, #0]
 800d8f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8f6:	ee07 3a90 	vmov	s15, r3
 800d8fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d8fe:	edd7 7a08 	vldr	s15, [r7, #32]
 800d902:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d906:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d90a:	ee17 2a90 	vmov	r2, s15
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	625a      	str	r2, [r3, #36]	; 0x24
			propulsion->servo_right_timer_val -= pid_value;
		}
	}
#endif
#ifdef SERVO_RIGHT_REVERSED
	if((propulsion->servo_right_timer_val + pid_value)>MIN_RIGHT_EXTENSION){
 800d912:	683b      	ldr	r3, [r7, #0]
 800d914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d916:	ee07 3a90 	vmov	s15, r3
 800d91a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d91e:	edd7 7a08 	vldr	s15, [r7, #32]
 800d922:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d926:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800d9a0 <Pid_CompensateRoll+0x184>
 800d92a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d92e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d932:	dd04      	ble.n	800d93e <Pid_CompensateRoll+0x122>
		propulsion->servo_right_timer_val = MIN_RIGHT_EXTENSION;
 800d934:	683b      	ldr	r3, [r7, #0]
 800d936:	f640 52ac 	movw	r2, #3500	; 0xdac
 800d93a:	629a      	str	r2, [r3, #40]	; 0x28
 800d93c:	e025      	b.n	800d98a <Pid_CompensateRoll+0x16e>
	}
	else{
		if((propulsion->servo_right_timer_val + pid_value)<MAX_RIGHT_EXTENSION){
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d942:	ee07 3a90 	vmov	s15, r3
 800d946:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d94a:	edd7 7a08 	vldr	s15, [r7, #32]
 800d94e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d952:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800d9a4 <Pid_CompensateRoll+0x188>
 800d956:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d95a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d95e:	d504      	bpl.n	800d96a <Pid_CompensateRoll+0x14e>
			propulsion->servo_right_timer_val = MAX_RIGHT_EXTENSION;
 800d960:	683b      	ldr	r3, [r7, #0]
 800d962:	f240 5214 	movw	r2, #1300	; 0x514
 800d966:	629a      	str	r2, [r3, #40]	; 0x28
 800d968:	e00f      	b.n	800d98a <Pid_CompensateRoll+0x16e>
		}
		else{
			propulsion->servo_right_timer_val += pid_value;
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d96e:	ee07 3a90 	vmov	s15, r3
 800d972:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d976:	edd7 7a08 	vldr	s15, [r7, #32]
 800d97a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d97e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d982:	ee17 2a90 	vmov	r2, s15
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	629a      	str	r2, [r3, #40]	; 0x28
			propulsion->servo_left_timer_val -= pid_value;
		}
	}
#endif

	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 800d98a:	6838      	ldr	r0, [r7, #0]
 800d98c:	f000 f8d2 	bl	800db34 <PropulsionAndControl_UpdateLeftFlaps>
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 800d990:	6838      	ldr	r0, [r7, #0]
 800d992:	f000 f8ed 	bl	800db70 <PropulsionAndControl_UpdateRightFlaps>

}
 800d996:	bf00      	nop
 800d998:	3728      	adds	r7, #40	; 0x28
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
 800d99e:	bf00      	nop
 800d9a0:	455ac000 	.word	0x455ac000
 800d9a4:	44a28000 	.word	0x44a28000

0800d9a8 <Pid_CompensatePitch>:
//Function use to compensate a roatation on Pitch axis --> make sure to update accelerometer before reading and compensate
void Pid_CompensatePitch(arm_pid_instance_f32 *PID,COMMAND_t *command,BNO055_t *Accelerometer,PROPULSION_t *propulsion){
 800d9a8:	b580      	push	{r7, lr}
 800d9aa:	b08a      	sub	sp, #40	; 0x28
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	60f8      	str	r0, [r7, #12]
 800d9b0:	60b9      	str	r1, [r7, #8]
 800d9b2:	607a      	str	r2, [r7, #4]
 800d9b4:	603b      	str	r3, [r7, #0]

	float32_t error;
	float32_t pid_value;
	//Calculate the erro in /s around yaw/z axis
	error = Pid_CalculatePitchError(command, Accelerometer);
 800d9b6:	6879      	ldr	r1, [r7, #4]
 800d9b8:	68b8      	ldr	r0, [r7, #8]
 800d9ba:	f7ff fe86 	bl	800d6ca <Pid_CalculatePitchError>
 800d9be:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	61fb      	str	r3, [r7, #28]
 800d9c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9c8:	61bb      	str	r3, [r7, #24]
    out = (S->A0 * in) +
 800d9ca:	69fb      	ldr	r3, [r7, #28]
 800d9cc:	ed93 7a00 	vldr	s14, [r3]
 800d9d0:	edd7 7a06 	vldr	s15, [r7, #24]
 800d9d4:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800d9d8:	69fb      	ldr	r3, [r7, #28]
 800d9da:	edd3 6a01 	vldr	s13, [r3, #4]
 800d9de:	69fb      	ldr	r3, [r7, #28]
 800d9e0:	edd3 7a03 	vldr	s15, [r3, #12]
 800d9e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 800d9e8:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800d9ec:	69fb      	ldr	r3, [r7, #28]
 800d9ee:	edd3 6a02 	vldr	s13, [r3, #8]
 800d9f2:	69fb      	ldr	r3, [r7, #28]
 800d9f4:	edd3 7a04 	vldr	s15, [r3, #16]
 800d9f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d9fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800da00:	69fb      	ldr	r3, [r7, #28]
 800da02:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800da06:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da0a:	edc7 7a05 	vstr	s15, [r7, #20]
    S->state[1] = S->state[0];
 800da0e:	69fb      	ldr	r3, [r7, #28]
 800da10:	68da      	ldr	r2, [r3, #12]
 800da12:	69fb      	ldr	r3, [r7, #28]
 800da14:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800da16:	69fb      	ldr	r3, [r7, #28]
 800da18:	69ba      	ldr	r2, [r7, #24]
 800da1a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800da1c:	69fb      	ldr	r3, [r7, #28]
 800da1e:	697a      	ldr	r2, [r7, #20]
 800da20:	615a      	str	r2, [r3, #20]
    return (out);
 800da22:	697b      	ldr	r3, [r7, #20]
	//calculate the amount of mouve needed to force back the plane
	pid_value = arm_pid_f32(PID, error);
 800da24:	623b      	str	r3, [r7, #32]


#ifndef SERVO_LEFT_REVERSED
	if((propulsion->servo_left_timer_val + pid_value)>MAX_LEFT_EXTENSION){
 800da26:	683b      	ldr	r3, [r7, #0]
 800da28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da2a:	ee07 3a90 	vmov	s15, r3
 800da2e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800da32:	edd7 7a08 	vldr	s15, [r7, #32]
 800da36:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da3a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800db2c <Pid_CompensatePitch+0x184>
 800da3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da46:	dd04      	ble.n	800da52 <Pid_CompensatePitch+0xaa>
		propulsion->servo_left_timer_val = MAX_LEFT_EXTENSION;
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	f640 52ac 	movw	r2, #3500	; 0xdac
 800da4e:	625a      	str	r2, [r3, #36]	; 0x24
 800da50:	e025      	b.n	800da9e <Pid_CompensatePitch+0xf6>
	}
	else{
		if((propulsion->servo_left_timer_val + pid_value)<MIN_LEFT_EXTENSION){
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da56:	ee07 3a90 	vmov	s15, r3
 800da5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800da5e:	edd7 7a08 	vldr	s15, [r7, #32]
 800da62:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da66:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800db30 <Pid_CompensatePitch+0x188>
 800da6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da72:	d504      	bpl.n	800da7e <Pid_CompensatePitch+0xd6>
			propulsion->servo_left_timer_val = MIN_LEFT_EXTENSION;
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	f240 5214 	movw	r2, #1300	; 0x514
 800da7a:	625a      	str	r2, [r3, #36]	; 0x24
 800da7c:	e00f      	b.n	800da9e <Pid_CompensatePitch+0xf6>
		}
		else{
			propulsion->servo_left_timer_val += pid_value;
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da82:	ee07 3a90 	vmov	s15, r3
 800da86:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800da8a:	edd7 7a08 	vldr	s15, [r7, #32]
 800da8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da96:	ee17 2a90 	vmov	r2, s15
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	625a      	str	r2, [r3, #36]	; 0x24
			propulsion->servo_right_timer_val += pid_value;
		}
	}
#endif
#ifdef SERVO_RIGHT_REVERSED
	if((propulsion->servo_right_timer_val - pid_value)>MIN_RIGHT_EXTENSION){
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800daa2:	ee07 3a90 	vmov	s15, r3
 800daa6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800daaa:	edd7 7a08 	vldr	s15, [r7, #32]
 800daae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dab2:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800db2c <Pid_CompensatePitch+0x184>
 800dab6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800daba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dabe:	dd04      	ble.n	800daca <Pid_CompensatePitch+0x122>
		propulsion->servo_right_timer_val = MIN_RIGHT_EXTENSION;
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	f640 52ac 	movw	r2, #3500	; 0xdac
 800dac6:	629a      	str	r2, [r3, #40]	; 0x28
 800dac8:	e025      	b.n	800db16 <Pid_CompensatePitch+0x16e>
	}
	else{
		if((propulsion->servo_right_timer_val - pid_value)<MAX_RIGHT_EXTENSION){
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dace:	ee07 3a90 	vmov	s15, r3
 800dad2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dad6:	edd7 7a08 	vldr	s15, [r7, #32]
 800dada:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dade:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800db30 <Pid_CompensatePitch+0x188>
 800dae2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daea:	d504      	bpl.n	800daf6 <Pid_CompensatePitch+0x14e>
			propulsion->servo_right_timer_val = MAX_RIGHT_EXTENSION;
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	f240 5214 	movw	r2, #1300	; 0x514
 800daf2:	629a      	str	r2, [r3, #40]	; 0x28
 800daf4:	e00f      	b.n	800db16 <Pid_CompensatePitch+0x16e>
		}
		else{
			propulsion->servo_right_timer_val -= pid_value;
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dafa:	ee07 3a90 	vmov	s15, r3
 800dafe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800db02:	edd7 7a08 	vldr	s15, [r7, #32]
 800db06:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db0e:	ee17 2a90 	vmov	r2, s15
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	629a      	str	r2, [r3, #40]	; 0x28
		}
	}
#endif


	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 800db16:	6838      	ldr	r0, [r7, #0]
 800db18:	f000 f80c 	bl	800db34 <PropulsionAndControl_UpdateLeftFlaps>
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 800db1c:	6838      	ldr	r0, [r7, #0]
 800db1e:	f000 f827 	bl	800db70 <PropulsionAndControl_UpdateRightFlaps>

}
 800db22:	bf00      	nop
 800db24:	3728      	adds	r7, #40	; 0x28
 800db26:	46bd      	mov	sp, r7
 800db28:	bd80      	pop	{r7, pc}
 800db2a:	bf00      	nop
 800db2c:	455ac000 	.word	0x455ac000
 800db30:	44a28000 	.word	0x44a28000

0800db34 <PropulsionAndControl_UpdateLeftFlaps>:
void PropulsionAndControl_UpdateESC(PROPULSION_t *propulsion){
	uint32_t * timer_base_addr_ptr = &(propulsion->timer->Instance->CCR1);
	*(timer_base_addr_ptr + ((propulsion->esc_timer_channel-1))) = propulsion->esc_timer_val;
	propulsion->update_timer = 0x01;
}
void PropulsionAndControl_UpdateLeftFlaps(PROPULSION_t *propulsion){
 800db34:	b480      	push	{r7}
 800db36:	b085      	sub	sp, #20
 800db38:	af00      	add	r7, sp, #0
 800db3a:	6078      	str	r0, [r7, #4]
	uint32_t * timer_base_addr_ptr = &(propulsion->timer->Instance->CCR1);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	699b      	ldr	r3, [r3, #24]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	3334      	adds	r3, #52	; 0x34
 800db44:	60fb      	str	r3, [r7, #12]
	*(timer_base_addr_ptr + ((propulsion->servo_left_timer_channel-1))) = propulsion->servo_left_timer_val;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	7f5b      	ldrb	r3, [r3, #29]
 800db4a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800db4e:	3b01      	subs	r3, #1
 800db50:	009b      	lsls	r3, r3, #2
 800db52:	68fa      	ldr	r2, [r7, #12]
 800db54:	4413      	add	r3, r2
 800db56:	687a      	ldr	r2, [r7, #4]
 800db58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800db5a:	601a      	str	r2, [r3, #0]
	propulsion->update_timer = 0x01;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2201      	movs	r2, #1
 800db60:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 800db64:	bf00      	nop
 800db66:	3714      	adds	r7, #20
 800db68:	46bd      	mov	sp, r7
 800db6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6e:	4770      	bx	lr

0800db70 <PropulsionAndControl_UpdateRightFlaps>:
void PropulsionAndControl_UpdateRightFlaps(PROPULSION_t *propulsion){
 800db70:	b480      	push	{r7}
 800db72:	b085      	sub	sp, #20
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
	uint32_t * timer_base_addr_ptr = &(propulsion->timer->Instance->CCR1);
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	699b      	ldr	r3, [r3, #24]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	3334      	adds	r3, #52	; 0x34
 800db80:	60fb      	str	r3, [r7, #12]
	*(timer_base_addr_ptr + ((propulsion->servo_right_timer_channel-1))) = propulsion->servo_right_timer_val;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	7f9b      	ldrb	r3, [r3, #30]
 800db86:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800db8a:	3b01      	subs	r3, #1
 800db8c:	009b      	lsls	r3, r3, #2
 800db8e:	68fa      	ldr	r2, [r7, #12]
 800db90:	4413      	add	r3, r2
 800db92:	687a      	ldr	r2, [r7, #4]
 800db94:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800db96:	601a      	str	r2, [r3, #0]
	propulsion->update_timer = 0x01;
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	2201      	movs	r2, #1
 800db9c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 800dba0:	bf00      	nop
 800dba2:	3714      	adds	r7, #20
 800dba4:	46bd      	mov	sp, r7
 800dba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbaa:	4770      	bx	lr

0800dbac <PropulsionAndControl_Init>:

void PropulsionAndControl_Init(PROPULSION_t *propulsion,uint32_t esc_pin,GPIO_TypeDef *esc_port,uint32_t servo_left_pin,GPIO_TypeDef *servo_left_port,uint32_t servo_right_pin,GPIO_TypeDef *servo_right_port,uint32_t esc_channel,uint32_t servo_left_channel,uint32_t servo_right_channel,TIM_HandleTypeDef *timer_entity){
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b084      	sub	sp, #16
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	60f8      	str	r0, [r7, #12]
 800dbb4:	60b9      	str	r1, [r7, #8]
 800dbb6:	607a      	str	r2, [r7, #4]
 800dbb8:	603b      	str	r3, [r7, #0]

	//Store all pins into the struct
	propulsion->esc_pin = esc_pin;
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	68ba      	ldr	r2, [r7, #8]
 800dbbe:	611a      	str	r2, [r3, #16]
	propulsion->esc_port = esc_port;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	687a      	ldr	r2, [r7, #4]
 800dbc4:	615a      	str	r2, [r3, #20]
	propulsion->esc_timer_channel = esc_channel;
 800dbc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbc8:	b2da      	uxtb	r2, r3
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	771a      	strb	r2, [r3, #28]

	propulsion->servo_left_pin = servo_left_pin;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	683a      	ldr	r2, [r7, #0]
 800dbd2:	601a      	str	r2, [r3, #0]
	propulsion->servo_left_port = servo_left_port;
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	69ba      	ldr	r2, [r7, #24]
 800dbd8:	605a      	str	r2, [r3, #4]
	propulsion->servo_left_timer_channel = servo_left_channel;
 800dbda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbdc:	b2da      	uxtb	r2, r3
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	775a      	strb	r2, [r3, #29]

	propulsion->servo_right_pin = servo_right_pin;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	69fa      	ldr	r2, [r7, #28]
 800dbe6:	609a      	str	r2, [r3, #8]
	propulsion->servo_right_port = servo_right_port;
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	6a3a      	ldr	r2, [r7, #32]
 800dbec:	60da      	str	r2, [r3, #12]
	propulsion->servo_right_timer_channel = servo_right_channel;
 800dbee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbf0:	b2da      	uxtb	r2, r3
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	779a      	strb	r2, [r3, #30]

	propulsion->timer = timer_entity;
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dbfa:	619a      	str	r2, [r3, #24]

	//put the flaps at minimum
	HAL_Delay(20);
 800dbfc:	2014      	movs	r0, #20
 800dbfe:	f000 fd6f 	bl	800e6e0 <HAL_Delay>
	propulsion->servo_left_timer_val = MIN_LEFT_EXTENSION;
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	f240 5214 	movw	r2, #1300	; 0x514
 800dc08:	625a      	str	r2, [r3, #36]	; 0x24
	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 800dc0a:	68f8      	ldr	r0, [r7, #12]
 800dc0c:	f7ff ff92 	bl	800db34 <PropulsionAndControl_UpdateLeftFlaps>

	//put the flaps at minimum
	propulsion->servo_right_timer_val = MIN_RIGHT_EXTENSION;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	f640 52ac 	movw	r2, #3500	; 0xdac
 800dc16:	629a      	str	r2, [r3, #40]	; 0x28
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 800dc18:	68f8      	ldr	r0, [r7, #12]
 800dc1a:	f7ff ffa9 	bl	800db70 <PropulsionAndControl_UpdateRightFlaps>

	//put the flaps at maximum
	HAL_Delay(1500);
 800dc1e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800dc22:	f000 fd5d 	bl	800e6e0 <HAL_Delay>
	propulsion->servo_left_timer_val = MAX_LEFT_EXTENSION;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	f640 52ac 	movw	r2, #3500	; 0xdac
 800dc2c:	625a      	str	r2, [r3, #36]	; 0x24
	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 800dc2e:	68f8      	ldr	r0, [r7, #12]
 800dc30:	f7ff ff80 	bl	800db34 <PropulsionAndControl_UpdateLeftFlaps>

	//put the flaps at maximum
	propulsion->servo_right_timer_val = MAX_RIGHT_EXTENSION;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	f240 5214 	movw	r2, #1300	; 0x514
 800dc3a:	629a      	str	r2, [r3, #40]	; 0x28
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 800dc3c:	68f8      	ldr	r0, [r7, #12]
 800dc3e:	f7ff ff97 	bl	800db70 <PropulsionAndControl_UpdateRightFlaps>

	HAL_Delay(1500);
 800dc42:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800dc46:	f000 fd4b 	bl	800e6e0 <HAL_Delay>
	propulsion->servo_left_timer_val = (MAX_LEFT_EXTENSION+MIN_LEFT_EXTENSION)/2;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	f44f 6216 	mov.w	r2, #2400	; 0x960
 800dc50:	625a      	str	r2, [r3, #36]	; 0x24
	PropulsionAndControl_UpdateLeftFlaps(propulsion);
 800dc52:	68f8      	ldr	r0, [r7, #12]
 800dc54:	f7ff ff6e 	bl	800db34 <PropulsionAndControl_UpdateLeftFlaps>

	//put the flaps at minimum
	propulsion->servo_right_timer_val = (MAX_RIGHT_EXTENSION+MIN_RIGHT_EXTENSION)/2;
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	f44f 6216 	mov.w	r2, #2400	; 0x960
 800dc5e:	629a      	str	r2, [r3, #40]	; 0x28
	PropulsionAndControl_UpdateRightFlaps(propulsion);
 800dc60:	68f8      	ldr	r0, [r7, #12]
 800dc62:	f7ff ff85 	bl	800db70 <PropulsionAndControl_UpdateRightFlaps>
}
 800dc66:	bf00      	nop
 800dc68:	3710      	adds	r7, #16
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	bd80      	pop	{r7, pc}
	...

0800dc70 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800dc74:	4b1b      	ldr	r3, [pc, #108]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dc76:	4a1c      	ldr	r2, [pc, #112]	; (800dce8 <MX_SPI1_Init+0x78>)
 800dc78:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800dc7a:	4b1a      	ldr	r3, [pc, #104]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dc7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 800dc80:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800dc82:	4b18      	ldr	r3, [pc, #96]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dc84:	2200      	movs	r2, #0
 800dc86:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800dc88:	4b16      	ldr	r3, [pc, #88]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dc8a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800dc8e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800dc90:	4b14      	ldr	r3, [pc, #80]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dc92:	2200      	movs	r2, #0
 800dc94:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800dc96:	4b13      	ldr	r3, [pc, #76]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dc98:	2201      	movs	r2, #1
 800dc9a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800dc9c:	4b11      	ldr	r3, [pc, #68]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dc9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dca2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800dca4:	4b0f      	ldr	r3, [pc, #60]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dca6:	2228      	movs	r2, #40	; 0x28
 800dca8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dcaa:	4b0e      	ldr	r3, [pc, #56]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dcac:	2200      	movs	r2, #0
 800dcae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800dcb0:	4b0c      	ldr	r3, [pc, #48]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dcb6:	4b0b      	ldr	r3, [pc, #44]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dcb8:	2200      	movs	r2, #0
 800dcba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800dcbc:	4b09      	ldr	r3, [pc, #36]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dcbe:	2207      	movs	r2, #7
 800dcc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800dcc2:	4b08      	ldr	r3, [pc, #32]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800dcc8:	4b06      	ldr	r3, [pc, #24]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dcca:	2200      	movs	r2, #0
 800dccc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800dcce:	4805      	ldr	r0, [pc, #20]	; (800dce4 <MX_SPI1_Init+0x74>)
 800dcd0:	f004 fb70 	bl	80123b4 <HAL_SPI_Init>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d001      	beq.n	800dcde <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800dcda:	f7ff fcf1 	bl	800d6c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800dcde:	bf00      	nop
 800dce0:	bd80      	pop	{r7, pc}
 800dce2:	bf00      	nop
 800dce4:	20000768 	.word	0x20000768
 800dce8:	40013000 	.word	0x40013000

0800dcec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b08a      	sub	sp, #40	; 0x28
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dcf4:	f107 0314 	add.w	r3, r7, #20
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	601a      	str	r2, [r3, #0]
 800dcfc:	605a      	str	r2, [r3, #4]
 800dcfe:	609a      	str	r2, [r3, #8]
 800dd00:	60da      	str	r2, [r3, #12]
 800dd02:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	4a17      	ldr	r2, [pc, #92]	; (800dd68 <HAL_SPI_MspInit+0x7c>)
 800dd0a:	4293      	cmp	r3, r2
 800dd0c:	d128      	bne.n	800dd60 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800dd0e:	4b17      	ldr	r3, [pc, #92]	; (800dd6c <HAL_SPI_MspInit+0x80>)
 800dd10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dd12:	4a16      	ldr	r2, [pc, #88]	; (800dd6c <HAL_SPI_MspInit+0x80>)
 800dd14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800dd18:	6613      	str	r3, [r2, #96]	; 0x60
 800dd1a:	4b14      	ldr	r3, [pc, #80]	; (800dd6c <HAL_SPI_MspInit+0x80>)
 800dd1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dd1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dd22:	613b      	str	r3, [r7, #16]
 800dd24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dd26:	4b11      	ldr	r3, [pc, #68]	; (800dd6c <HAL_SPI_MspInit+0x80>)
 800dd28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd2a:	4a10      	ldr	r2, [pc, #64]	; (800dd6c <HAL_SPI_MspInit+0x80>)
 800dd2c:	f043 0301 	orr.w	r3, r3, #1
 800dd30:	64d3      	str	r3, [r2, #76]	; 0x4c
 800dd32:	4b0e      	ldr	r3, [pc, #56]	; (800dd6c <HAL_SPI_MspInit+0x80>)
 800dd34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd36:	f003 0301 	and.w	r3, r3, #1
 800dd3a:	60fb      	str	r3, [r7, #12]
 800dd3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800dd3e:	23e0      	movs	r3, #224	; 0xe0
 800dd40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dd42:	2302      	movs	r3, #2
 800dd44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd46:	2300      	movs	r3, #0
 800dd48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800dd4e:	2305      	movs	r3, #5
 800dd50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dd52:	f107 0314 	add.w	r3, r7, #20
 800dd56:	4619      	mov	r1, r3
 800dd58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dd5c:	f002 fb00 	bl	8010360 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800dd60:	bf00      	nop
 800dd62:	3728      	adds	r7, #40	; 0x28
 800dd64:	46bd      	mov	sp, r7
 800dd66:	bd80      	pop	{r7, pc}
 800dd68:	40013000 	.word	0x40013000
 800dd6c:	40021000 	.word	0x40021000

0800dd70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	b082      	sub	sp, #8
 800dd74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800dd76:	4b11      	ldr	r3, [pc, #68]	; (800ddbc <HAL_MspInit+0x4c>)
 800dd78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dd7a:	4a10      	ldr	r2, [pc, #64]	; (800ddbc <HAL_MspInit+0x4c>)
 800dd7c:	f043 0301 	orr.w	r3, r3, #1
 800dd80:	6613      	str	r3, [r2, #96]	; 0x60
 800dd82:	4b0e      	ldr	r3, [pc, #56]	; (800ddbc <HAL_MspInit+0x4c>)
 800dd84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dd86:	f003 0301 	and.w	r3, r3, #1
 800dd8a:	607b      	str	r3, [r7, #4]
 800dd8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800dd8e:	4b0b      	ldr	r3, [pc, #44]	; (800ddbc <HAL_MspInit+0x4c>)
 800dd90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dd92:	4a0a      	ldr	r2, [pc, #40]	; (800ddbc <HAL_MspInit+0x4c>)
 800dd94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dd98:	6593      	str	r3, [r2, #88]	; 0x58
 800dd9a:	4b08      	ldr	r3, [pc, #32]	; (800ddbc <HAL_MspInit+0x4c>)
 800dd9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dd9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dda2:	603b      	str	r3, [r7, #0]
 800dda4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800dda6:	2200      	movs	r2, #0
 800dda8:	210f      	movs	r1, #15
 800ddaa:	f06f 0001 	mvn.w	r0, #1
 800ddae:	f001 ff7d 	bl	800fcac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ddb2:	bf00      	nop
 800ddb4:	3708      	adds	r7, #8
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}
 800ddba:	bf00      	nop
 800ddbc:	40021000 	.word	0x40021000

0800ddc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b08c      	sub	sp, #48	; 0x30
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800ddc8:	2300      	movs	r3, #0
 800ddca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 800ddcc:	2300      	movs	r3, #0
 800ddce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800ddd0:	4b2c      	ldr	r3, [pc, #176]	; (800de84 <HAL_InitTick+0xc4>)
 800ddd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ddd4:	4a2b      	ldr	r2, [pc, #172]	; (800de84 <HAL_InitTick+0xc4>)
 800ddd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ddda:	6613      	str	r3, [r2, #96]	; 0x60
 800dddc:	4b29      	ldr	r3, [pc, #164]	; (800de84 <HAL_InitTick+0xc4>)
 800ddde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dde0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dde4:	60bb      	str	r3, [r7, #8]
 800dde6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800dde8:	f107 020c 	add.w	r2, r7, #12
 800ddec:	f107 0310 	add.w	r3, r7, #16
 800ddf0:	4611      	mov	r1, r2
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f004 f818 	bl	8011e28 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800ddf8:	f004 f800 	bl	8011dfc <HAL_RCC_GetPCLK2Freq>
 800ddfc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800ddfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de00:	4a21      	ldr	r2, [pc, #132]	; (800de88 <HAL_InitTick+0xc8>)
 800de02:	fba2 2303 	umull	r2, r3, r2, r3
 800de06:	0c9b      	lsrs	r3, r3, #18
 800de08:	3b01      	subs	r3, #1
 800de0a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800de0c:	4b1f      	ldr	r3, [pc, #124]	; (800de8c <HAL_InitTick+0xcc>)
 800de0e:	4a20      	ldr	r2, [pc, #128]	; (800de90 <HAL_InitTick+0xd0>)
 800de10:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800de12:	4b1e      	ldr	r3, [pc, #120]	; (800de8c <HAL_InitTick+0xcc>)
 800de14:	f240 32e7 	movw	r2, #999	; 0x3e7
 800de18:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800de1a:	4a1c      	ldr	r2, [pc, #112]	; (800de8c <HAL_InitTick+0xcc>)
 800de1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de1e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800de20:	4b1a      	ldr	r3, [pc, #104]	; (800de8c <HAL_InitTick+0xcc>)
 800de22:	2200      	movs	r2, #0
 800de24:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800de26:	4b19      	ldr	r3, [pc, #100]	; (800de8c <HAL_InitTick+0xcc>)
 800de28:	2200      	movs	r2, #0
 800de2a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 800de2c:	4817      	ldr	r0, [pc, #92]	; (800de8c <HAL_InitTick+0xcc>)
 800de2e:	f004 fb6c 	bl	801250a <HAL_TIM_Base_Init>
 800de32:	4603      	mov	r3, r0
 800de34:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800de38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d11b      	bne.n	800de78 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800de40:	4812      	ldr	r0, [pc, #72]	; (800de8c <HAL_InitTick+0xcc>)
 800de42:	f004 fbc3 	bl	80125cc <HAL_TIM_Base_Start_IT>
 800de46:	4603      	mov	r3, r0
 800de48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800de4c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800de50:	2b00      	cmp	r3, #0
 800de52:	d111      	bne.n	800de78 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800de54:	2019      	movs	r0, #25
 800de56:	f001 ff43 	bl	800fce0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2b0f      	cmp	r3, #15
 800de5e:	d808      	bhi.n	800de72 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 800de60:	2200      	movs	r2, #0
 800de62:	6879      	ldr	r1, [r7, #4]
 800de64:	2019      	movs	r0, #25
 800de66:	f001 ff21 	bl	800fcac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800de6a:	4a0a      	ldr	r2, [pc, #40]	; (800de94 <HAL_InitTick+0xd4>)
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	6013      	str	r3, [r2, #0]
 800de70:	e002      	b.n	800de78 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800de72:	2301      	movs	r3, #1
 800de74:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800de78:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800de7c:	4618      	mov	r0, r3
 800de7e:	3730      	adds	r7, #48	; 0x30
 800de80:	46bd      	mov	sp, r7
 800de82:	bd80      	pop	{r7, pc}
 800de84:	40021000 	.word	0x40021000
 800de88:	431bde83 	.word	0x431bde83
 800de8c:	200007cc 	.word	0x200007cc
 800de90:	40012c00 	.word	0x40012c00
 800de94:	20000008 	.word	0x20000008

0800de98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800de98:	b480      	push	{r7}
 800de9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800de9c:	e7fe      	b.n	800de9c <NMI_Handler+0x4>

0800de9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800de9e:	b480      	push	{r7}
 800dea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800dea2:	e7fe      	b.n	800dea2 <HardFault_Handler+0x4>

0800dea4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800dea4:	b480      	push	{r7}
 800dea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800dea8:	e7fe      	b.n	800dea8 <MemManage_Handler+0x4>

0800deaa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800deaa:	b480      	push	{r7}
 800deac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800deae:	e7fe      	b.n	800deae <BusFault_Handler+0x4>

0800deb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800deb0:	b480      	push	{r7}
 800deb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800deb4:	e7fe      	b.n	800deb4 <UsageFault_Handler+0x4>

0800deb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800deb6:	b480      	push	{r7}
 800deb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800deba:	bf00      	nop
 800debc:	46bd      	mov	sp, r7
 800debe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec2:	4770      	bx	lr

0800dec4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800dec8:	4802      	ldr	r0, [pc, #8]	; (800ded4 <DMA1_Channel1_IRQHandler+0x10>)
 800deca:	f002 f8fa 	bl	80100c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800dece:	bf00      	nop
 800ded0:	bd80      	pop	{r7, pc}
 800ded2:	bf00      	nop
 800ded4:	20000100 	.word	0x20000100

0800ded8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800dedc:	4802      	ldr	r0, [pc, #8]	; (800dee8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800dede:	f004 fd57 	bl	8012990 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800dee2:	bf00      	nop
 800dee4:	bd80      	pop	{r7, pc}
 800dee6:	bf00      	nop
 800dee8:	200007cc 	.word	0x200007cc

0800deec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800deec:	b580      	push	{r7, lr}
 800deee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_IT_Pin);
 800def0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800def4:	f002 fbe8 	bl	80106c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  BNO055_ClearIntFlag(&hi2c2);
 800def8:	4805      	ldr	r0, [pc, #20]	; (800df10 <EXTI15_10_IRQHandler+0x24>)
 800defa:	f7fd ff78 	bl	800bdee <BNO055_ClearIntFlag>
  xSemaphoreGiveFromISR(HG_PROTECTION_SEMHandle,1);
 800defe:	4b05      	ldr	r3, [pc, #20]	; (800df14 <EXTI15_10_IRQHandler+0x28>)
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	2101      	movs	r1, #1
 800df04:	4618      	mov	r0, r3
 800df06:	f008 f927 	bl	8016158 <xQueueGiveFromISR>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800df0a:	bf00      	nop
 800df0c:	bd80      	pop	{r7, pc}
 800df0e:	bf00      	nop
 800df10:	200001fc 	.word	0x200001fc
 800df14:	200001f8 	.word	0x200001f8

0800df18 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 800df18:	b580      	push	{r7, lr}
 800df1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800df1c:	4805      	ldr	r0, [pc, #20]	; (800df34 <UART4_IRQHandler+0x1c>)
 800df1e:	f005 fed7 	bl	8013cd0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
  xSemaphoreGiveFromISR(GPS_UART_SemaphoreHandle,pdFALSE);
 800df22:	4b05      	ldr	r3, [pc, #20]	; (800df38 <UART4_IRQHandler+0x20>)
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	2100      	movs	r1, #0
 800df28:	4618      	mov	r0, r3
 800df2a:	f008 f915 	bl	8016158 <xQueueGiveFromISR>

  /* USER CODE END UART4_IRQn 1 */
}
 800df2e:	bf00      	nop
 800df30:	bd80      	pop	{r7, pc}
 800df32:	bf00      	nop
 800df34:	20000900 	.word	0x20000900
 800df38:	200001f4 	.word	0x200001f4

0800df3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b086      	sub	sp, #24
 800df40:	af00      	add	r7, sp, #0
 800df42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800df44:	4a14      	ldr	r2, [pc, #80]	; (800df98 <_sbrk+0x5c>)
 800df46:	4b15      	ldr	r3, [pc, #84]	; (800df9c <_sbrk+0x60>)
 800df48:	1ad3      	subs	r3, r2, r3
 800df4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800df4c:	697b      	ldr	r3, [r7, #20]
 800df4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800df50:	4b13      	ldr	r3, [pc, #76]	; (800dfa0 <_sbrk+0x64>)
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d102      	bne.n	800df5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800df58:	4b11      	ldr	r3, [pc, #68]	; (800dfa0 <_sbrk+0x64>)
 800df5a:	4a12      	ldr	r2, [pc, #72]	; (800dfa4 <_sbrk+0x68>)
 800df5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800df5e:	4b10      	ldr	r3, [pc, #64]	; (800dfa0 <_sbrk+0x64>)
 800df60:	681a      	ldr	r2, [r3, #0]
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	4413      	add	r3, r2
 800df66:	693a      	ldr	r2, [r7, #16]
 800df68:	429a      	cmp	r2, r3
 800df6a:	d207      	bcs.n	800df7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800df6c:	f009 ff2c 	bl	8017dc8 <__errno>
 800df70:	4603      	mov	r3, r0
 800df72:	220c      	movs	r2, #12
 800df74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800df76:	f04f 33ff 	mov.w	r3, #4294967295
 800df7a:	e009      	b.n	800df90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800df7c:	4b08      	ldr	r3, [pc, #32]	; (800dfa0 <_sbrk+0x64>)
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800df82:	4b07      	ldr	r3, [pc, #28]	; (800dfa0 <_sbrk+0x64>)
 800df84:	681a      	ldr	r2, [r3, #0]
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	4413      	add	r3, r2
 800df8a:	4a05      	ldr	r2, [pc, #20]	; (800dfa0 <_sbrk+0x64>)
 800df8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800df8e:	68fb      	ldr	r3, [r7, #12]
}
 800df90:	4618      	mov	r0, r3
 800df92:	3718      	adds	r7, #24
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}
 800df98:	20020000 	.word	0x20020000
 800df9c:	00000400 	.word	0x00000400
 800dfa0:	20000818 	.word	0x20000818
 800dfa4:	20003b88 	.word	0x20003b88

0800dfa8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800dfa8:	b480      	push	{r7}
 800dfaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800dfac:	4b08      	ldr	r3, [pc, #32]	; (800dfd0 <SystemInit+0x28>)
 800dfae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfb2:	4a07      	ldr	r2, [pc, #28]	; (800dfd0 <SystemInit+0x28>)
 800dfb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800dfb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 800dfbc:	4b04      	ldr	r3, [pc, #16]	; (800dfd0 <SystemInit+0x28>)
 800dfbe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800dfc2:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800dfc4:	bf00      	nop
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfcc:	4770      	bx	lr
 800dfce:	bf00      	nop
 800dfd0:	e000ed00 	.word	0xe000ed00

0800dfd4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800dfd4:	b580      	push	{r7, lr}
 800dfd6:	b08a      	sub	sp, #40	; 0x28
 800dfd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dfda:	f107 031c 	add.w	r3, r7, #28
 800dfde:	2200      	movs	r2, #0
 800dfe0:	601a      	str	r2, [r3, #0]
 800dfe2:	605a      	str	r2, [r3, #4]
 800dfe4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dfe6:	463b      	mov	r3, r7
 800dfe8:	2200      	movs	r2, #0
 800dfea:	601a      	str	r2, [r3, #0]
 800dfec:	605a      	str	r2, [r3, #4]
 800dfee:	609a      	str	r2, [r3, #8]
 800dff0:	60da      	str	r2, [r3, #12]
 800dff2:	611a      	str	r2, [r3, #16]
 800dff4:	615a      	str	r2, [r3, #20]
 800dff6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800dff8:	4b20      	ldr	r3, [pc, #128]	; (800e07c <MX_TIM2_Init+0xa8>)
 800dffa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800dffe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800e000:	4b1e      	ldr	r3, [pc, #120]	; (800e07c <MX_TIM2_Init+0xa8>)
 800e002:	2200      	movs	r2, #0
 800e004:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e006:	4b1d      	ldr	r3, [pc, #116]	; (800e07c <MX_TIM2_Init+0xa8>)
 800e008:	2200      	movs	r2, #0
 800e00a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1440000;
 800e00c:	4b1b      	ldr	r3, [pc, #108]	; (800e07c <MX_TIM2_Init+0xa8>)
 800e00e:	4a1c      	ldr	r2, [pc, #112]	; (800e080 <MX_TIM2_Init+0xac>)
 800e010:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e012:	4b1a      	ldr	r3, [pc, #104]	; (800e07c <MX_TIM2_Init+0xa8>)
 800e014:	2200      	movs	r2, #0
 800e016:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e018:	4b18      	ldr	r3, [pc, #96]	; (800e07c <MX_TIM2_Init+0xa8>)
 800e01a:	2200      	movs	r2, #0
 800e01c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800e01e:	4817      	ldr	r0, [pc, #92]	; (800e07c <MX_TIM2_Init+0xa8>)
 800e020:	f004 fb4c 	bl	80126bc <HAL_TIM_PWM_Init>
 800e024:	4603      	mov	r3, r0
 800e026:	2b00      	cmp	r3, #0
 800e028:	d001      	beq.n	800e02e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800e02a:	f7ff fb49 	bl	800d6c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e02e:	2300      	movs	r3, #0
 800e030:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e032:	2300      	movs	r3, #0
 800e034:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800e036:	f107 031c 	add.w	r3, r7, #28
 800e03a:	4619      	mov	r1, r3
 800e03c:	480f      	ldr	r0, [pc, #60]	; (800e07c <MX_TIM2_Init+0xa8>)
 800e03e:	f005 fb5b 	bl	80136f8 <HAL_TIMEx_MasterConfigSynchronization>
 800e042:	4603      	mov	r3, r0
 800e044:	2b00      	cmp	r3, #0
 800e046:	d001      	beq.n	800e04c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800e048:	f7ff fb3a 	bl	800d6c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e04c:	2360      	movs	r3, #96	; 0x60
 800e04e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800e050:	2300      	movs	r3, #0
 800e052:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e054:	2300      	movs	r3, #0
 800e056:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e058:	2300      	movs	r3, #0
 800e05a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800e05c:	463b      	mov	r3, r7
 800e05e:	2208      	movs	r2, #8
 800e060:	4619      	mov	r1, r3
 800e062:	4806      	ldr	r0, [pc, #24]	; (800e07c <MX_TIM2_Init+0xa8>)
 800e064:	f004 fe14 	bl	8012c90 <HAL_TIM_PWM_ConfigChannel>
 800e068:	4603      	mov	r3, r0
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d001      	beq.n	800e072 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800e06e:	f7ff fb27 	bl	800d6c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800e072:	bf00      	nop
 800e074:	3728      	adds	r7, #40	; 0x28
 800e076:	46bd      	mov	sp, r7
 800e078:	bd80      	pop	{r7, pc}
 800e07a:	bf00      	nop
 800e07c:	2000081c 	.word	0x2000081c
 800e080:	0015f900 	.word	0x0015f900

0800e084 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b08a      	sub	sp, #40	; 0x28
 800e088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e08a:	f107 031c 	add.w	r3, r7, #28
 800e08e:	2200      	movs	r2, #0
 800e090:	601a      	str	r2, [r3, #0]
 800e092:	605a      	str	r2, [r3, #4]
 800e094:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e096:	463b      	mov	r3, r7
 800e098:	2200      	movs	r2, #0
 800e09a:	601a      	str	r2, [r3, #0]
 800e09c:	605a      	str	r2, [r3, #4]
 800e09e:	609a      	str	r2, [r3, #8]
 800e0a0:	60da      	str	r2, [r3, #12]
 800e0a2:	611a      	str	r2, [r3, #16]
 800e0a4:	615a      	str	r2, [r3, #20]
 800e0a6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800e0a8:	4b21      	ldr	r3, [pc, #132]	; (800e130 <MX_TIM3_Init+0xac>)
 800e0aa:	4a22      	ldr	r2, [pc, #136]	; (800e134 <MX_TIM3_Init+0xb0>)
 800e0ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50;
 800e0ae:	4b20      	ldr	r3, [pc, #128]	; (800e130 <MX_TIM3_Init+0xac>)
 800e0b0:	2232      	movs	r2, #50	; 0x32
 800e0b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e0b4:	4b1e      	ldr	r3, [pc, #120]	; (800e130 <MX_TIM3_Init+0xac>)
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7200;
 800e0ba:	4b1d      	ldr	r3, [pc, #116]	; (800e130 <MX_TIM3_Init+0xac>)
 800e0bc:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 800e0c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e0c2:	4b1b      	ldr	r3, [pc, #108]	; (800e130 <MX_TIM3_Init+0xac>)
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e0c8:	4b19      	ldr	r3, [pc, #100]	; (800e130 <MX_TIM3_Init+0xac>)
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800e0ce:	4818      	ldr	r0, [pc, #96]	; (800e130 <MX_TIM3_Init+0xac>)
 800e0d0:	f004 faf4 	bl	80126bc <HAL_TIM_PWM_Init>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d001      	beq.n	800e0de <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800e0da:	f7ff faf1 	bl	800d6c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e0de:	2300      	movs	r3, #0
 800e0e0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800e0e6:	f107 031c 	add.w	r3, r7, #28
 800e0ea:	4619      	mov	r1, r3
 800e0ec:	4810      	ldr	r0, [pc, #64]	; (800e130 <MX_TIM3_Init+0xac>)
 800e0ee:	f005 fb03 	bl	80136f8 <HAL_TIMEx_MasterConfigSynchronization>
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d001      	beq.n	800e0fc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800e0f8:	f7ff fae2 	bl	800d6c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e0fc:	2360      	movs	r3, #96	; 0x60
 800e0fe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800e100:	2300      	movs	r3, #0
 800e102:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e104:	2300      	movs	r3, #0
 800e106:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e108:	2300      	movs	r3, #0
 800e10a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e10c:	463b      	mov	r3, r7
 800e10e:	2200      	movs	r2, #0
 800e110:	4619      	mov	r1, r3
 800e112:	4807      	ldr	r0, [pc, #28]	; (800e130 <MX_TIM3_Init+0xac>)
 800e114:	f004 fdbc 	bl	8012c90 <HAL_TIM_PWM_ConfigChannel>
 800e118:	4603      	mov	r3, r0
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d001      	beq.n	800e122 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800e11e:	f7ff facf 	bl	800d6c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800e122:	4803      	ldr	r0, [pc, #12]	; (800e130 <MX_TIM3_Init+0xac>)
 800e124:	f000 f8c2 	bl	800e2ac <HAL_TIM_MspPostInit>

}
 800e128:	bf00      	nop
 800e12a:	3728      	adds	r7, #40	; 0x28
 800e12c:	46bd      	mov	sp, r7
 800e12e:	bd80      	pop	{r7, pc}
 800e130:	20000868 	.word	0x20000868
 800e134:	40000400 	.word	0x40000400

0800e138 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b08a      	sub	sp, #40	; 0x28
 800e13c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e13e:	f107 031c 	add.w	r3, r7, #28
 800e142:	2200      	movs	r2, #0
 800e144:	601a      	str	r2, [r3, #0]
 800e146:	605a      	str	r2, [r3, #4]
 800e148:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e14a:	463b      	mov	r3, r7
 800e14c:	2200      	movs	r2, #0
 800e14e:	601a      	str	r2, [r3, #0]
 800e150:	605a      	str	r2, [r3, #4]
 800e152:	609a      	str	r2, [r3, #8]
 800e154:	60da      	str	r2, [r3, #12]
 800e156:	611a      	str	r2, [r3, #16]
 800e158:	615a      	str	r2, [r3, #20]
 800e15a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800e15c:	4b2e      	ldr	r3, [pc, #184]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e15e:	4a2f      	ldr	r2, [pc, #188]	; (800e21c <MX_TIM4_Init+0xe4>)
 800e160:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50;
 800e162:	4b2d      	ldr	r3, [pc, #180]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e164:	2232      	movs	r2, #50	; 0x32
 800e166:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e168:	4b2b      	ldr	r3, [pc, #172]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e16a:	2200      	movs	r2, #0
 800e16c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000;
 800e16e:	4b2a      	ldr	r3, [pc, #168]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e170:	f64e 2260 	movw	r2, #60000	; 0xea60
 800e174:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e176:	4b28      	ldr	r3, [pc, #160]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e178:	2200      	movs	r2, #0
 800e17a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e17c:	4b26      	ldr	r3, [pc, #152]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e17e:	2200      	movs	r2, #0
 800e180:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800e182:	4825      	ldr	r0, [pc, #148]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e184:	f004 fa9a 	bl	80126bc <HAL_TIM_PWM_Init>
 800e188:	4603      	mov	r3, r0
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d001      	beq.n	800e192 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800e18e:	f7ff fa97 	bl	800d6c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e192:	2300      	movs	r3, #0
 800e194:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e196:	2300      	movs	r3, #0
 800e198:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800e19a:	f107 031c 	add.w	r3, r7, #28
 800e19e:	4619      	mov	r1, r3
 800e1a0:	481d      	ldr	r0, [pc, #116]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e1a2:	f005 faa9 	bl	80136f8 <HAL_TIMEx_MasterConfigSynchronization>
 800e1a6:	4603      	mov	r3, r0
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d001      	beq.n	800e1b0 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 800e1ac:	f7ff fa88 	bl	800d6c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e1b0:	2360      	movs	r3, #96	; 0x60
 800e1b2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2880;
 800e1b4:	f44f 6334 	mov.w	r3, #2880	; 0xb40
 800e1b8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e1be:	2300      	movs	r3, #0
 800e1c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e1c2:	463b      	mov	r3, r7
 800e1c4:	2200      	movs	r2, #0
 800e1c6:	4619      	mov	r1, r3
 800e1c8:	4813      	ldr	r0, [pc, #76]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e1ca:	f004 fd61 	bl	8012c90 <HAL_TIM_PWM_ConfigChannel>
 800e1ce:	4603      	mov	r3, r0
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d001      	beq.n	800e1d8 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 800e1d4:	f7ff fa74 	bl	800d6c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800e1d8:	463b      	mov	r3, r7
 800e1da:	2204      	movs	r2, #4
 800e1dc:	4619      	mov	r1, r3
 800e1de:	480e      	ldr	r0, [pc, #56]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e1e0:	f004 fd56 	bl	8012c90 <HAL_TIM_PWM_ConfigChannel>
 800e1e4:	4603      	mov	r3, r0
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d001      	beq.n	800e1ee <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 800e1ea:	f7ff fa69 	bl	800d6c0 <Error_Handler>
  }
  sConfigOC.Pulse = 6000;
 800e1ee:	f241 7370 	movw	r3, #6000	; 0x1770
 800e1f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800e1f4:	463b      	mov	r3, r7
 800e1f6:	220c      	movs	r2, #12
 800e1f8:	4619      	mov	r1, r3
 800e1fa:	4807      	ldr	r0, [pc, #28]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e1fc:	f004 fd48 	bl	8012c90 <HAL_TIM_PWM_ConfigChannel>
 800e200:	4603      	mov	r3, r0
 800e202:	2b00      	cmp	r3, #0
 800e204:	d001      	beq.n	800e20a <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 800e206:	f7ff fa5b 	bl	800d6c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800e20a:	4803      	ldr	r0, [pc, #12]	; (800e218 <MX_TIM4_Init+0xe0>)
 800e20c:	f000 f84e 	bl	800e2ac <HAL_TIM_MspPostInit>

}
 800e210:	bf00      	nop
 800e212:	3728      	adds	r7, #40	; 0x28
 800e214:	46bd      	mov	sp, r7
 800e216:	bd80      	pop	{r7, pc}
 800e218:	200008b4 	.word	0x200008b4
 800e21c:	40000800 	.word	0x40000800

0800e220 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800e220:	b480      	push	{r7}
 800e222:	b087      	sub	sp, #28
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e230:	d10c      	bne.n	800e24c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800e232:	4b1b      	ldr	r3, [pc, #108]	; (800e2a0 <HAL_TIM_PWM_MspInit+0x80>)
 800e234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e236:	4a1a      	ldr	r2, [pc, #104]	; (800e2a0 <HAL_TIM_PWM_MspInit+0x80>)
 800e238:	f043 0301 	orr.w	r3, r3, #1
 800e23c:	6593      	str	r3, [r2, #88]	; 0x58
 800e23e:	4b18      	ldr	r3, [pc, #96]	; (800e2a0 <HAL_TIM_PWM_MspInit+0x80>)
 800e240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e242:	f003 0301 	and.w	r3, r3, #1
 800e246:	617b      	str	r3, [r7, #20]
 800e248:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800e24a:	e022      	b.n	800e292 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	4a14      	ldr	r2, [pc, #80]	; (800e2a4 <HAL_TIM_PWM_MspInit+0x84>)
 800e252:	4293      	cmp	r3, r2
 800e254:	d10c      	bne.n	800e270 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800e256:	4b12      	ldr	r3, [pc, #72]	; (800e2a0 <HAL_TIM_PWM_MspInit+0x80>)
 800e258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e25a:	4a11      	ldr	r2, [pc, #68]	; (800e2a0 <HAL_TIM_PWM_MspInit+0x80>)
 800e25c:	f043 0302 	orr.w	r3, r3, #2
 800e260:	6593      	str	r3, [r2, #88]	; 0x58
 800e262:	4b0f      	ldr	r3, [pc, #60]	; (800e2a0 <HAL_TIM_PWM_MspInit+0x80>)
 800e264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e266:	f003 0302 	and.w	r3, r3, #2
 800e26a:	613b      	str	r3, [r7, #16]
 800e26c:	693b      	ldr	r3, [r7, #16]
}
 800e26e:	e010      	b.n	800e292 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	4a0c      	ldr	r2, [pc, #48]	; (800e2a8 <HAL_TIM_PWM_MspInit+0x88>)
 800e276:	4293      	cmp	r3, r2
 800e278:	d10b      	bne.n	800e292 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800e27a:	4b09      	ldr	r3, [pc, #36]	; (800e2a0 <HAL_TIM_PWM_MspInit+0x80>)
 800e27c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e27e:	4a08      	ldr	r2, [pc, #32]	; (800e2a0 <HAL_TIM_PWM_MspInit+0x80>)
 800e280:	f043 0304 	orr.w	r3, r3, #4
 800e284:	6593      	str	r3, [r2, #88]	; 0x58
 800e286:	4b06      	ldr	r3, [pc, #24]	; (800e2a0 <HAL_TIM_PWM_MspInit+0x80>)
 800e288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e28a:	f003 0304 	and.w	r3, r3, #4
 800e28e:	60fb      	str	r3, [r7, #12]
 800e290:	68fb      	ldr	r3, [r7, #12]
}
 800e292:	bf00      	nop
 800e294:	371c      	adds	r7, #28
 800e296:	46bd      	mov	sp, r7
 800e298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e29c:	4770      	bx	lr
 800e29e:	bf00      	nop
 800e2a0:	40021000 	.word	0x40021000
 800e2a4:	40000400 	.word	0x40000400
 800e2a8:	40000800 	.word	0x40000800

0800e2ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b08a      	sub	sp, #40	; 0x28
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e2b4:	f107 0314 	add.w	r3, r7, #20
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	601a      	str	r2, [r3, #0]
 800e2bc:	605a      	str	r2, [r3, #4]
 800e2be:	609a      	str	r2, [r3, #8]
 800e2c0:	60da      	str	r2, [r3, #12]
 800e2c2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	4a22      	ldr	r2, [pc, #136]	; (800e354 <HAL_TIM_MspPostInit+0xa8>)
 800e2ca:	4293      	cmp	r3, r2
 800e2cc:	d11c      	bne.n	800e308 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e2ce:	4b22      	ldr	r3, [pc, #136]	; (800e358 <HAL_TIM_MspPostInit+0xac>)
 800e2d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2d2:	4a21      	ldr	r2, [pc, #132]	; (800e358 <HAL_TIM_MspPostInit+0xac>)
 800e2d4:	f043 0304 	orr.w	r3, r3, #4
 800e2d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e2da:	4b1f      	ldr	r3, [pc, #124]	; (800e358 <HAL_TIM_MspPostInit+0xac>)
 800e2dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2de:	f003 0304 	and.w	r3, r3, #4
 800e2e2:	613b      	str	r3, [r7, #16]
 800e2e4:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800e2e6:	2340      	movs	r3, #64	; 0x40
 800e2e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e2ea:	2302      	movs	r3, #2
 800e2ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800e2f6:	2302      	movs	r3, #2
 800e2f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e2fa:	f107 0314 	add.w	r3, r7, #20
 800e2fe:	4619      	mov	r1, r3
 800e300:	4816      	ldr	r0, [pc, #88]	; (800e35c <HAL_TIM_MspPostInit+0xb0>)
 800e302:	f002 f82d 	bl	8010360 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800e306:	e021      	b.n	800e34c <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM4)
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	4a14      	ldr	r2, [pc, #80]	; (800e360 <HAL_TIM_MspPostInit+0xb4>)
 800e30e:	4293      	cmp	r3, r2
 800e310:	d11c      	bne.n	800e34c <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e312:	4b11      	ldr	r3, [pc, #68]	; (800e358 <HAL_TIM_MspPostInit+0xac>)
 800e314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e316:	4a10      	ldr	r2, [pc, #64]	; (800e358 <HAL_TIM_MspPostInit+0xac>)
 800e318:	f043 0302 	orr.w	r3, r3, #2
 800e31c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e31e:	4b0e      	ldr	r3, [pc, #56]	; (800e358 <HAL_TIM_MspPostInit+0xac>)
 800e320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e322:	f003 0302 	and.w	r3, r3, #2
 800e326:	60fb      	str	r3, [r7, #12]
 800e328:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9;
 800e32a:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800e32e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e330:	2302      	movs	r3, #2
 800e332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e334:	2300      	movs	r3, #0
 800e336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e338:	2300      	movs	r3, #0
 800e33a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800e33c:	2302      	movs	r3, #2
 800e33e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e340:	f107 0314 	add.w	r3, r7, #20
 800e344:	4619      	mov	r1, r3
 800e346:	4807      	ldr	r0, [pc, #28]	; (800e364 <HAL_TIM_MspPostInit+0xb8>)
 800e348:	f002 f80a 	bl	8010360 <HAL_GPIO_Init>
}
 800e34c:	bf00      	nop
 800e34e:	3728      	adds	r7, #40	; 0x28
 800e350:	46bd      	mov	sp, r7
 800e352:	bd80      	pop	{r7, pc}
 800e354:	40000400 	.word	0x40000400
 800e358:	40021000 	.word	0x40021000
 800e35c:	48000800 	.word	0x48000800
 800e360:	40000800 	.word	0x40000800
 800e364:	48000400 	.word	0x48000400

0800e368 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart5;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800e368:	b580      	push	{r7, lr}
 800e36a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800e36c:	4b22      	ldr	r3, [pc, #136]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e36e:	4a23      	ldr	r2, [pc, #140]	; (800e3fc <MX_UART4_Init+0x94>)
 800e370:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800e372:	4b21      	ldr	r3, [pc, #132]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e374:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800e378:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800e37a:	4b1f      	ldr	r3, [pc, #124]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e37c:	2200      	movs	r2, #0
 800e37e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800e380:	4b1d      	ldr	r3, [pc, #116]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e382:	2200      	movs	r2, #0
 800e384:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800e386:	4b1c      	ldr	r3, [pc, #112]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e388:	2200      	movs	r2, #0
 800e38a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800e38c:	4b1a      	ldr	r3, [pc, #104]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e38e:	220c      	movs	r2, #12
 800e390:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e392:	4b19      	ldr	r3, [pc, #100]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e394:	2200      	movs	r2, #0
 800e396:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800e398:	4b17      	ldr	r3, [pc, #92]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e39a:	2200      	movs	r2, #0
 800e39c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800e39e:	4b16      	ldr	r3, [pc, #88]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800e3a4:	4b14      	ldr	r3, [pc, #80]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800e3aa:	4b13      	ldr	r3, [pc, #76]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e3ac:	2200      	movs	r2, #0
 800e3ae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800e3b0:	4811      	ldr	r0, [pc, #68]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e3b2:	f005 fa7d 	bl	80138b0 <HAL_UART_Init>
 800e3b6:	4603      	mov	r3, r0
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d001      	beq.n	800e3c0 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 800e3bc:	f7ff f980 	bl	800d6c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e3c0:	2100      	movs	r1, #0
 800e3c2:	480d      	ldr	r0, [pc, #52]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e3c4:	f007 fafd 	bl	80159c2 <HAL_UARTEx_SetTxFifoThreshold>
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d001      	beq.n	800e3d2 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800e3ce:	f7ff f977 	bl	800d6c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e3d2:	2100      	movs	r1, #0
 800e3d4:	4808      	ldr	r0, [pc, #32]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e3d6:	f007 fb32 	bl	8015a3e <HAL_UARTEx_SetRxFifoThreshold>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d001      	beq.n	800e3e4 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800e3e0:	f7ff f96e 	bl	800d6c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800e3e4:	4804      	ldr	r0, [pc, #16]	; (800e3f8 <MX_UART4_Init+0x90>)
 800e3e6:	f007 fab3 	bl	8015950 <HAL_UARTEx_DisableFifoMode>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d001      	beq.n	800e3f4 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800e3f0:	f7ff f966 	bl	800d6c0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800e3f4:	bf00      	nop
 800e3f6:	bd80      	pop	{r7, pc}
 800e3f8:	20000900 	.word	0x20000900
 800e3fc:	40004c00 	.word	0x40004c00

0800e400 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800e404:	4b22      	ldr	r3, [pc, #136]	; (800e490 <MX_UART5_Init+0x90>)
 800e406:	4a23      	ldr	r2, [pc, #140]	; (800e494 <MX_UART5_Init+0x94>)
 800e408:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800e40a:	4b21      	ldr	r3, [pc, #132]	; (800e490 <MX_UART5_Init+0x90>)
 800e40c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800e410:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800e412:	4b1f      	ldr	r3, [pc, #124]	; (800e490 <MX_UART5_Init+0x90>)
 800e414:	2200      	movs	r2, #0
 800e416:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800e418:	4b1d      	ldr	r3, [pc, #116]	; (800e490 <MX_UART5_Init+0x90>)
 800e41a:	2200      	movs	r2, #0
 800e41c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800e41e:	4b1c      	ldr	r3, [pc, #112]	; (800e490 <MX_UART5_Init+0x90>)
 800e420:	2200      	movs	r2, #0
 800e422:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800e424:	4b1a      	ldr	r3, [pc, #104]	; (800e490 <MX_UART5_Init+0x90>)
 800e426:	220c      	movs	r2, #12
 800e428:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e42a:	4b19      	ldr	r3, [pc, #100]	; (800e490 <MX_UART5_Init+0x90>)
 800e42c:	2200      	movs	r2, #0
 800e42e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800e430:	4b17      	ldr	r3, [pc, #92]	; (800e490 <MX_UART5_Init+0x90>)
 800e432:	2200      	movs	r2, #0
 800e434:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800e436:	4b16      	ldr	r3, [pc, #88]	; (800e490 <MX_UART5_Init+0x90>)
 800e438:	2200      	movs	r2, #0
 800e43a:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800e43c:	4b14      	ldr	r3, [pc, #80]	; (800e490 <MX_UART5_Init+0x90>)
 800e43e:	2200      	movs	r2, #0
 800e440:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800e442:	4b13      	ldr	r3, [pc, #76]	; (800e490 <MX_UART5_Init+0x90>)
 800e444:	2200      	movs	r2, #0
 800e446:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800e448:	4811      	ldr	r0, [pc, #68]	; (800e490 <MX_UART5_Init+0x90>)
 800e44a:	f005 fa31 	bl	80138b0 <HAL_UART_Init>
 800e44e:	4603      	mov	r3, r0
 800e450:	2b00      	cmp	r3, #0
 800e452:	d001      	beq.n	800e458 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 800e454:	f7ff f934 	bl	800d6c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e458:	2100      	movs	r1, #0
 800e45a:	480d      	ldr	r0, [pc, #52]	; (800e490 <MX_UART5_Init+0x90>)
 800e45c:	f007 fab1 	bl	80159c2 <HAL_UARTEx_SetTxFifoThreshold>
 800e460:	4603      	mov	r3, r0
 800e462:	2b00      	cmp	r3, #0
 800e464:	d001      	beq.n	800e46a <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 800e466:	f7ff f92b 	bl	800d6c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e46a:	2100      	movs	r1, #0
 800e46c:	4808      	ldr	r0, [pc, #32]	; (800e490 <MX_UART5_Init+0x90>)
 800e46e:	f007 fae6 	bl	8015a3e <HAL_UARTEx_SetRxFifoThreshold>
 800e472:	4603      	mov	r3, r0
 800e474:	2b00      	cmp	r3, #0
 800e476:	d001      	beq.n	800e47c <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 800e478:	f7ff f922 	bl	800d6c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 800e47c:	4804      	ldr	r0, [pc, #16]	; (800e490 <MX_UART5_Init+0x90>)
 800e47e:	f007 fa67 	bl	8015950 <HAL_UARTEx_DisableFifoMode>
 800e482:	4603      	mov	r3, r0
 800e484:	2b00      	cmp	r3, #0
 800e486:	d001      	beq.n	800e48c <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 800e488:	f7ff f91a 	bl	800d6c0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800e48c:	bf00      	nop
 800e48e:	bd80      	pop	{r7, pc}
 800e490:	20000990 	.word	0x20000990
 800e494:	40005000 	.word	0x40005000

0800e498 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800e498:	b580      	push	{r7, lr}
 800e49a:	b0a2      	sub	sp, #136	; 0x88
 800e49c:	af00      	add	r7, sp, #0
 800e49e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e4a0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800e4a4:	2200      	movs	r2, #0
 800e4a6:	601a      	str	r2, [r3, #0]
 800e4a8:	605a      	str	r2, [r3, #4]
 800e4aa:	609a      	str	r2, [r3, #8]
 800e4ac:	60da      	str	r2, [r3, #12]
 800e4ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e4b0:	f107 0320 	add.w	r3, r7, #32
 800e4b4:	2254      	movs	r2, #84	; 0x54
 800e4b6:	2100      	movs	r1, #0
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	f009 fccf 	bl	8017e5c <memset>
  if(uartHandle->Instance==UART4)
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	4a52      	ldr	r2, [pc, #328]	; (800e60c <HAL_UART_MspInit+0x174>)
 800e4c4:	4293      	cmp	r3, r2
 800e4c6:	d141      	bne.n	800e54c <HAL_UART_MspInit+0xb4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800e4c8:	2308      	movs	r3, #8
 800e4ca:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e4d0:	f107 0320 	add.w	r3, r7, #32
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	f003 fd1f 	bl	8011f18 <HAL_RCCEx_PeriphCLKConfig>
 800e4da:	4603      	mov	r3, r0
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d001      	beq.n	800e4e4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800e4e0:	f7ff f8ee 	bl	800d6c0 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800e4e4:	4b4a      	ldr	r3, [pc, #296]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e4e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e4e8:	4a49      	ldr	r2, [pc, #292]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e4ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e4ee:	6593      	str	r3, [r2, #88]	; 0x58
 800e4f0:	4b47      	ldr	r3, [pc, #284]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e4f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e4f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e4f8:	61fb      	str	r3, [r7, #28]
 800e4fa:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e4fc:	4b44      	ldr	r3, [pc, #272]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e4fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e500:	4a43      	ldr	r2, [pc, #268]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e502:	f043 0304 	orr.w	r3, r3, #4
 800e506:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e508:	4b41      	ldr	r3, [pc, #260]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e50a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e50c:	f003 0304 	and.w	r3, r3, #4
 800e510:	61bb      	str	r3, [r7, #24]
 800e512:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800e514:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800e518:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e51a:	2302      	movs	r3, #2
 800e51c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e51e:	2300      	movs	r3, #0
 800e520:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e522:	2300      	movs	r3, #0
 800e524:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 800e528:	2305      	movs	r3, #5
 800e52a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e52e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800e532:	4619      	mov	r1, r3
 800e534:	4837      	ldr	r0, [pc, #220]	; (800e614 <HAL_UART_MspInit+0x17c>)
 800e536:	f001 ff13 	bl	8010360 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800e53a:	2200      	movs	r2, #0
 800e53c:	2105      	movs	r1, #5
 800e53e:	2034      	movs	r0, #52	; 0x34
 800e540:	f001 fbb4 	bl	800fcac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800e544:	2034      	movs	r0, #52	; 0x34
 800e546:	f001 fbcb 	bl	800fce0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 800e54a:	e05b      	b.n	800e604 <HAL_UART_MspInit+0x16c>
  else if(uartHandle->Instance==UART5)
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	4a31      	ldr	r2, [pc, #196]	; (800e618 <HAL_UART_MspInit+0x180>)
 800e552:	4293      	cmp	r3, r2
 800e554:	d156      	bne.n	800e604 <HAL_UART_MspInit+0x16c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800e556:	2310      	movs	r3, #16
 800e558:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800e55a:	2300      	movs	r3, #0
 800e55c:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e55e:	f107 0320 	add.w	r3, r7, #32
 800e562:	4618      	mov	r0, r3
 800e564:	f003 fcd8 	bl	8011f18 <HAL_RCCEx_PeriphCLKConfig>
 800e568:	4603      	mov	r3, r0
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d001      	beq.n	800e572 <HAL_UART_MspInit+0xda>
      Error_Handler();
 800e56e:	f7ff f8a7 	bl	800d6c0 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 800e572:	4b27      	ldr	r3, [pc, #156]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e576:	4a26      	ldr	r2, [pc, #152]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e578:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e57c:	6593      	str	r3, [r2, #88]	; 0x58
 800e57e:	4b24      	ldr	r3, [pc, #144]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e582:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e586:	617b      	str	r3, [r7, #20]
 800e588:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e58a:	4b21      	ldr	r3, [pc, #132]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e58c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e58e:	4a20      	ldr	r2, [pc, #128]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e590:	f043 0304 	orr.w	r3, r3, #4
 800e594:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e596:	4b1e      	ldr	r3, [pc, #120]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e59a:	f003 0304 	and.w	r3, r3, #4
 800e59e:	613b      	str	r3, [r7, #16]
 800e5a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800e5a2:	4b1b      	ldr	r3, [pc, #108]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e5a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e5a6:	4a1a      	ldr	r2, [pc, #104]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e5a8:	f043 0308 	orr.w	r3, r3, #8
 800e5ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e5ae:	4b18      	ldr	r3, [pc, #96]	; (800e610 <HAL_UART_MspInit+0x178>)
 800e5b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e5b2:	f003 0308 	and.w	r3, r3, #8
 800e5b6:	60fb      	str	r3, [r7, #12]
 800e5b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800e5ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e5be:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5c0:	2302      	movs	r3, #2
 800e5c2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800e5ce:	2305      	movs	r3, #5
 800e5d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e5d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800e5d8:	4619      	mov	r1, r3
 800e5da:	480e      	ldr	r0, [pc, #56]	; (800e614 <HAL_UART_MspInit+0x17c>)
 800e5dc:	f001 fec0 	bl	8010360 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e5e0:	2304      	movs	r3, #4
 800e5e2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5e4:	2302      	movs	r3, #2
 800e5e6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800e5f2:	2305      	movs	r3, #5
 800e5f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e5f8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800e5fc:	4619      	mov	r1, r3
 800e5fe:	4807      	ldr	r0, [pc, #28]	; (800e61c <HAL_UART_MspInit+0x184>)
 800e600:	f001 feae 	bl	8010360 <HAL_GPIO_Init>
}
 800e604:	bf00      	nop
 800e606:	3788      	adds	r7, #136	; 0x88
 800e608:	46bd      	mov	sp, r7
 800e60a:	bd80      	pop	{r7, pc}
 800e60c:	40004c00 	.word	0x40004c00
 800e610:	40021000 	.word	0x40021000
 800e614:	48000800 	.word	0x48000800
 800e618:	40005000 	.word	0x40005000
 800e61c:	48000c00 	.word	0x48000c00

0800e620 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800e620:	480d      	ldr	r0, [pc, #52]	; (800e658 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800e622:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800e624:	480d      	ldr	r0, [pc, #52]	; (800e65c <LoopForever+0x6>)
  ldr r1, =_edata
 800e626:	490e      	ldr	r1, [pc, #56]	; (800e660 <LoopForever+0xa>)
  ldr r2, =_sidata
 800e628:	4a0e      	ldr	r2, [pc, #56]	; (800e664 <LoopForever+0xe>)
  movs r3, #0
 800e62a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800e62c:	e002      	b.n	800e634 <LoopCopyDataInit>

0800e62e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800e62e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800e630:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800e632:	3304      	adds	r3, #4

0800e634 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800e634:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800e636:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800e638:	d3f9      	bcc.n	800e62e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800e63a:	4a0b      	ldr	r2, [pc, #44]	; (800e668 <LoopForever+0x12>)
  ldr r4, =_ebss
 800e63c:	4c0b      	ldr	r4, [pc, #44]	; (800e66c <LoopForever+0x16>)
  movs r3, #0
 800e63e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800e640:	e001      	b.n	800e646 <LoopFillZerobss>

0800e642 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800e642:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800e644:	3204      	adds	r2, #4

0800e646 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800e646:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800e648:	d3fb      	bcc.n	800e642 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800e64a:	f7ff fcad 	bl	800dfa8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e64e:	f009 fbc1 	bl	8017dd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800e652:	f7fe ff91 	bl	800d578 <main>

0800e656 <LoopForever>:

LoopForever:
    b LoopForever
 800e656:	e7fe      	b.n	800e656 <LoopForever>
  ldr   r0, =_estack
 800e658:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800e65c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800e660:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800e664:	080192c8 	.word	0x080192c8
  ldr r2, =_sbss
 800e668:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800e66c:	20003b88 	.word	0x20003b88

0800e670 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800e670:	e7fe      	b.n	800e670 <ADC1_2_IRQHandler>

0800e672 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e672:	b580      	push	{r7, lr}
 800e674:	b082      	sub	sp, #8
 800e676:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800e678:	2300      	movs	r3, #0
 800e67a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e67c:	2003      	movs	r0, #3
 800e67e:	f001 fb0a 	bl	800fc96 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800e682:	200f      	movs	r0, #15
 800e684:	f7ff fb9c 	bl	800ddc0 <HAL_InitTick>
 800e688:	4603      	mov	r3, r0
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d002      	beq.n	800e694 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800e68e:	2301      	movs	r3, #1
 800e690:	71fb      	strb	r3, [r7, #7]
 800e692:	e001      	b.n	800e698 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800e694:	f7ff fb6c 	bl	800dd70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800e698:	79fb      	ldrb	r3, [r7, #7]

}
 800e69a:	4618      	mov	r0, r3
 800e69c:	3708      	adds	r7, #8
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	bd80      	pop	{r7, pc}
	...

0800e6a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e6a4:	b480      	push	{r7}
 800e6a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800e6a8:	4b05      	ldr	r3, [pc, #20]	; (800e6c0 <HAL_IncTick+0x1c>)
 800e6aa:	681a      	ldr	r2, [r3, #0]
 800e6ac:	4b05      	ldr	r3, [pc, #20]	; (800e6c4 <HAL_IncTick+0x20>)
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	4413      	add	r3, r2
 800e6b2:	4a03      	ldr	r2, [pc, #12]	; (800e6c0 <HAL_IncTick+0x1c>)
 800e6b4:	6013      	str	r3, [r2, #0]
}
 800e6b6:	bf00      	nop
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6be:	4770      	bx	lr
 800e6c0:	20000a20 	.word	0x20000a20
 800e6c4:	2000000c 	.word	0x2000000c

0800e6c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e6c8:	b480      	push	{r7}
 800e6ca:	af00      	add	r7, sp, #0
  return uwTick;
 800e6cc:	4b03      	ldr	r3, [pc, #12]	; (800e6dc <HAL_GetTick+0x14>)
 800e6ce:	681b      	ldr	r3, [r3, #0]
}
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr
 800e6da:	bf00      	nop
 800e6dc:	20000a20 	.word	0x20000a20

0800e6e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b084      	sub	sp, #16
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800e6e8:	f7ff ffee 	bl	800e6c8 <HAL_GetTick>
 800e6ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6f8:	d004      	beq.n	800e704 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800e6fa:	4b09      	ldr	r3, [pc, #36]	; (800e720 <HAL_Delay+0x40>)
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	68fa      	ldr	r2, [r7, #12]
 800e700:	4413      	add	r3, r2
 800e702:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800e704:	bf00      	nop
 800e706:	f7ff ffdf 	bl	800e6c8 <HAL_GetTick>
 800e70a:	4602      	mov	r2, r0
 800e70c:	68bb      	ldr	r3, [r7, #8]
 800e70e:	1ad3      	subs	r3, r2, r3
 800e710:	68fa      	ldr	r2, [r7, #12]
 800e712:	429a      	cmp	r2, r3
 800e714:	d8f7      	bhi.n	800e706 <HAL_Delay+0x26>
  {
  }
}
 800e716:	bf00      	nop
 800e718:	bf00      	nop
 800e71a:	3710      	adds	r7, #16
 800e71c:	46bd      	mov	sp, r7
 800e71e:	bd80      	pop	{r7, pc}
 800e720:	2000000c 	.word	0x2000000c

0800e724 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800e724:	b480      	push	{r7}
 800e726:	b083      	sub	sp, #12
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
 800e72c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	689b      	ldr	r3, [r3, #8]
 800e732:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800e736:	683b      	ldr	r3, [r7, #0]
 800e738:	431a      	orrs	r2, r3
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	609a      	str	r2, [r3, #8]
}
 800e73e:	bf00      	nop
 800e740:	370c      	adds	r7, #12
 800e742:	46bd      	mov	sp, r7
 800e744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e748:	4770      	bx	lr

0800e74a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800e74a:	b480      	push	{r7}
 800e74c:	b083      	sub	sp, #12
 800e74e:	af00      	add	r7, sp, #0
 800e750:	6078      	str	r0, [r7, #4]
 800e752:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	689b      	ldr	r3, [r3, #8]
 800e758:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	431a      	orrs	r2, r3
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	609a      	str	r2, [r3, #8]
}
 800e764:	bf00      	nop
 800e766:	370c      	adds	r7, #12
 800e768:	46bd      	mov	sp, r7
 800e76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e76e:	4770      	bx	lr

0800e770 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800e770:	b480      	push	{r7}
 800e772:	b083      	sub	sp, #12
 800e774:	af00      	add	r7, sp, #0
 800e776:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	689b      	ldr	r3, [r3, #8]
 800e77c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800e780:	4618      	mov	r0, r3
 800e782:	370c      	adds	r7, #12
 800e784:	46bd      	mov	sp, r7
 800e786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e78a:	4770      	bx	lr

0800e78c <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800e78c:	b480      	push	{r7}
 800e78e:	b087      	sub	sp, #28
 800e790:	af00      	add	r7, sp, #0
 800e792:	60f8      	str	r0, [r7, #12]
 800e794:	60b9      	str	r1, [r7, #8]
 800e796:	607a      	str	r2, [r7, #4]
 800e798:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	3360      	adds	r3, #96	; 0x60
 800e79e:	461a      	mov	r2, r3
 800e7a0:	68bb      	ldr	r3, [r7, #8]
 800e7a2:	009b      	lsls	r3, r3, #2
 800e7a4:	4413      	add	r3, r2
 800e7a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	681a      	ldr	r2, [r3, #0]
 800e7ac:	4b08      	ldr	r3, [pc, #32]	; (800e7d0 <LL_ADC_SetOffset+0x44>)
 800e7ae:	4013      	ands	r3, r2
 800e7b0:	687a      	ldr	r2, [r7, #4]
 800e7b2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800e7b6:	683a      	ldr	r2, [r7, #0]
 800e7b8:	430a      	orrs	r2, r1
 800e7ba:	4313      	orrs	r3, r2
 800e7bc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800e7c0:	697b      	ldr	r3, [r7, #20]
 800e7c2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800e7c4:	bf00      	nop
 800e7c6:	371c      	adds	r7, #28
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ce:	4770      	bx	lr
 800e7d0:	03fff000 	.word	0x03fff000

0800e7d4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800e7d4:	b480      	push	{r7}
 800e7d6:	b085      	sub	sp, #20
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
 800e7dc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	3360      	adds	r3, #96	; 0x60
 800e7e2:	461a      	mov	r2, r3
 800e7e4:	683b      	ldr	r3, [r7, #0]
 800e7e6:	009b      	lsls	r3, r3, #2
 800e7e8:	4413      	add	r3, r2
 800e7ea:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	3714      	adds	r7, #20
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7fe:	4770      	bx	lr

0800e800 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800e800:	b480      	push	{r7}
 800e802:	b087      	sub	sp, #28
 800e804:	af00      	add	r7, sp, #0
 800e806:	60f8      	str	r0, [r7, #12]
 800e808:	60b9      	str	r1, [r7, #8]
 800e80a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	3360      	adds	r3, #96	; 0x60
 800e810:	461a      	mov	r2, r3
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	009b      	lsls	r3, r3, #2
 800e816:	4413      	add	r3, r2
 800e818:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800e81a:	697b      	ldr	r3, [r7, #20]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	431a      	orrs	r2, r3
 800e826:	697b      	ldr	r3, [r7, #20]
 800e828:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800e82a:	bf00      	nop
 800e82c:	371c      	adds	r7, #28
 800e82e:	46bd      	mov	sp, r7
 800e830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e834:	4770      	bx	lr

0800e836 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800e836:	b480      	push	{r7}
 800e838:	b087      	sub	sp, #28
 800e83a:	af00      	add	r7, sp, #0
 800e83c:	60f8      	str	r0, [r7, #12]
 800e83e:	60b9      	str	r1, [r7, #8]
 800e840:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	3360      	adds	r3, #96	; 0x60
 800e846:	461a      	mov	r2, r3
 800e848:	68bb      	ldr	r3, [r7, #8]
 800e84a:	009b      	lsls	r3, r3, #2
 800e84c:	4413      	add	r3, r2
 800e84e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800e850:	697b      	ldr	r3, [r7, #20]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	431a      	orrs	r2, r3
 800e85c:	697b      	ldr	r3, [r7, #20]
 800e85e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800e860:	bf00      	nop
 800e862:	371c      	adds	r7, #28
 800e864:	46bd      	mov	sp, r7
 800e866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86a:	4770      	bx	lr

0800e86c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800e86c:	b480      	push	{r7}
 800e86e:	b087      	sub	sp, #28
 800e870:	af00      	add	r7, sp, #0
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	3360      	adds	r3, #96	; 0x60
 800e87c:	461a      	mov	r2, r3
 800e87e:	68bb      	ldr	r3, [r7, #8]
 800e880:	009b      	lsls	r3, r3, #2
 800e882:	4413      	add	r3, r2
 800e884:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	431a      	orrs	r2, r3
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800e896:	bf00      	nop
 800e898:	371c      	adds	r7, #28
 800e89a:	46bd      	mov	sp, r7
 800e89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a0:	4770      	bx	lr

0800e8a2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800e8a2:	b480      	push	{r7}
 800e8a4:	b083      	sub	sp, #12
 800e8a6:	af00      	add	r7, sp, #0
 800e8a8:	6078      	str	r0, [r7, #4]
 800e8aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	695b      	ldr	r3, [r3, #20]
 800e8b0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800e8b4:	683b      	ldr	r3, [r7, #0]
 800e8b6:	431a      	orrs	r2, r3
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	615a      	str	r2, [r3, #20]
}
 800e8bc:	bf00      	nop
 800e8be:	370c      	adds	r7, #12
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c6:	4770      	bx	lr

0800e8c8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b083      	sub	sp, #12
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	68db      	ldr	r3, [r3, #12]
 800e8d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d101      	bne.n	800e8e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800e8dc:	2301      	movs	r3, #1
 800e8de:	e000      	b.n	800e8e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800e8e0:	2300      	movs	r3, #0
}
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	370c      	adds	r7, #12
 800e8e6:	46bd      	mov	sp, r7
 800e8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ec:	4770      	bx	lr

0800e8ee <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800e8ee:	b480      	push	{r7}
 800e8f0:	b087      	sub	sp, #28
 800e8f2:	af00      	add	r7, sp, #0
 800e8f4:	60f8      	str	r0, [r7, #12]
 800e8f6:	60b9      	str	r1, [r7, #8]
 800e8f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	3330      	adds	r3, #48	; 0x30
 800e8fe:	461a      	mov	r2, r3
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	0a1b      	lsrs	r3, r3, #8
 800e904:	009b      	lsls	r3, r3, #2
 800e906:	f003 030c 	and.w	r3, r3, #12
 800e90a:	4413      	add	r3, r2
 800e90c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800e90e:	697b      	ldr	r3, [r7, #20]
 800e910:	681a      	ldr	r2, [r3, #0]
 800e912:	68bb      	ldr	r3, [r7, #8]
 800e914:	f003 031f 	and.w	r3, r3, #31
 800e918:	211f      	movs	r1, #31
 800e91a:	fa01 f303 	lsl.w	r3, r1, r3
 800e91e:	43db      	mvns	r3, r3
 800e920:	401a      	ands	r2, r3
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	0e9b      	lsrs	r3, r3, #26
 800e926:	f003 011f 	and.w	r1, r3, #31
 800e92a:	68bb      	ldr	r3, [r7, #8]
 800e92c:	f003 031f 	and.w	r3, r3, #31
 800e930:	fa01 f303 	lsl.w	r3, r1, r3
 800e934:	431a      	orrs	r2, r3
 800e936:	697b      	ldr	r3, [r7, #20]
 800e938:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800e93a:	bf00      	nop
 800e93c:	371c      	adds	r7, #28
 800e93e:	46bd      	mov	sp, r7
 800e940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e944:	4770      	bx	lr

0800e946 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800e946:	b480      	push	{r7}
 800e948:	b087      	sub	sp, #28
 800e94a:	af00      	add	r7, sp, #0
 800e94c:	60f8      	str	r0, [r7, #12]
 800e94e:	60b9      	str	r1, [r7, #8]
 800e950:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	3314      	adds	r3, #20
 800e956:	461a      	mov	r2, r3
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	0e5b      	lsrs	r3, r3, #25
 800e95c:	009b      	lsls	r3, r3, #2
 800e95e:	f003 0304 	and.w	r3, r3, #4
 800e962:	4413      	add	r3, r2
 800e964:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800e966:	697b      	ldr	r3, [r7, #20]
 800e968:	681a      	ldr	r2, [r3, #0]
 800e96a:	68bb      	ldr	r3, [r7, #8]
 800e96c:	0d1b      	lsrs	r3, r3, #20
 800e96e:	f003 031f 	and.w	r3, r3, #31
 800e972:	2107      	movs	r1, #7
 800e974:	fa01 f303 	lsl.w	r3, r1, r3
 800e978:	43db      	mvns	r3, r3
 800e97a:	401a      	ands	r2, r3
 800e97c:	68bb      	ldr	r3, [r7, #8]
 800e97e:	0d1b      	lsrs	r3, r3, #20
 800e980:	f003 031f 	and.w	r3, r3, #31
 800e984:	6879      	ldr	r1, [r7, #4]
 800e986:	fa01 f303 	lsl.w	r3, r1, r3
 800e98a:	431a      	orrs	r2, r3
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800e990:	bf00      	nop
 800e992:	371c      	adds	r7, #28
 800e994:	46bd      	mov	sp, r7
 800e996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99a:	4770      	bx	lr

0800e99c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800e99c:	b480      	push	{r7}
 800e99e:	b085      	sub	sp, #20
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	60f8      	str	r0, [r7, #12]
 800e9a4:	60b9      	str	r1, [r7, #8]
 800e9a6:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	4a0f      	ldr	r2, [pc, #60]	; (800e9e8 <LL_ADC_SetChannelSingleDiff+0x4c>)
 800e9ac:	4293      	cmp	r3, r2
 800e9ae:	d10a      	bne.n	800e9c6 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800e9b6:	68bb      	ldr	r3, [r7, #8]
 800e9b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e9bc:	431a      	orrs	r2, r3
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 800e9c4:	e00a      	b.n	800e9dc <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e9d2:	43db      	mvns	r3, r3
 800e9d4:	401a      	ands	r2, r3
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800e9dc:	bf00      	nop
 800e9de:	3714      	adds	r7, #20
 800e9e0:	46bd      	mov	sp, r7
 800e9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e6:	4770      	bx	lr
 800e9e8:	407f0000 	.word	0x407f0000

0800e9ec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800e9ec:	b480      	push	{r7}
 800e9ee:	b083      	sub	sp, #12
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	689b      	ldr	r3, [r3, #8]
 800e9f8:	f003 031f 	and.w	r3, r3, #31
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	370c      	adds	r7, #12
 800ea00:	46bd      	mov	sp, r7
 800ea02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea06:	4770      	bx	lr

0800ea08 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800ea08:	b480      	push	{r7}
 800ea0a:	b083      	sub	sp, #12
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	689b      	ldr	r3, [r3, #8]
 800ea14:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800ea18:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ea1c:	687a      	ldr	r2, [r7, #4]
 800ea1e:	6093      	str	r3, [r2, #8]
}
 800ea20:	bf00      	nop
 800ea22:	370c      	adds	r7, #12
 800ea24:	46bd      	mov	sp, r7
 800ea26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2a:	4770      	bx	lr

0800ea2c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	b083      	sub	sp, #12
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	689b      	ldr	r3, [r3, #8]
 800ea38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ea3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ea40:	d101      	bne.n	800ea46 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800ea42:	2301      	movs	r3, #1
 800ea44:	e000      	b.n	800ea48 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800ea46:	2300      	movs	r3, #0
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	370c      	adds	r7, #12
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea52:	4770      	bx	lr

0800ea54 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800ea54:	b480      	push	{r7}
 800ea56:	b083      	sub	sp, #12
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	689b      	ldr	r3, [r3, #8]
 800ea60:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800ea64:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ea68:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800ea70:	bf00      	nop
 800ea72:	370c      	adds	r7, #12
 800ea74:	46bd      	mov	sp, r7
 800ea76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7a:	4770      	bx	lr

0800ea7c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800ea7c:	b480      	push	{r7}
 800ea7e:	b083      	sub	sp, #12
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	689b      	ldr	r3, [r3, #8]
 800ea88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ea8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ea90:	d101      	bne.n	800ea96 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800ea92:	2301      	movs	r3, #1
 800ea94:	e000      	b.n	800ea98 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800ea96:	2300      	movs	r3, #0
}
 800ea98:	4618      	mov	r0, r3
 800ea9a:	370c      	adds	r7, #12
 800ea9c:	46bd      	mov	sp, r7
 800ea9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa2:	4770      	bx	lr

0800eaa4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800eaa4:	b480      	push	{r7}
 800eaa6:	b083      	sub	sp, #12
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	689b      	ldr	r3, [r3, #8]
 800eab0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800eab4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800eab8:	f043 0201 	orr.w	r2, r3, #1
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800eac0:	bf00      	nop
 800eac2:	370c      	adds	r7, #12
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	4770      	bx	lr

0800eacc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800eacc:	b480      	push	{r7}
 800eace:	b083      	sub	sp, #12
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	689b      	ldr	r3, [r3, #8]
 800ead8:	f003 0301 	and.w	r3, r3, #1
 800eadc:	2b01      	cmp	r3, #1
 800eade:	d101      	bne.n	800eae4 <LL_ADC_IsEnabled+0x18>
 800eae0:	2301      	movs	r3, #1
 800eae2:	e000      	b.n	800eae6 <LL_ADC_IsEnabled+0x1a>
 800eae4:	2300      	movs	r3, #0
}
 800eae6:	4618      	mov	r0, r3
 800eae8:	370c      	adds	r7, #12
 800eaea:	46bd      	mov	sp, r7
 800eaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf0:	4770      	bx	lr

0800eaf2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800eaf2:	b480      	push	{r7}
 800eaf4:	b083      	sub	sp, #12
 800eaf6:	af00      	add	r7, sp, #0
 800eaf8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	689b      	ldr	r3, [r3, #8]
 800eafe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800eb02:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800eb06:	f043 0204 	orr.w	r2, r3, #4
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800eb0e:	bf00      	nop
 800eb10:	370c      	adds	r7, #12
 800eb12:	46bd      	mov	sp, r7
 800eb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb18:	4770      	bx	lr

0800eb1a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800eb1a:	b480      	push	{r7}
 800eb1c:	b083      	sub	sp, #12
 800eb1e:	af00      	add	r7, sp, #0
 800eb20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	689b      	ldr	r3, [r3, #8]
 800eb26:	f003 0304 	and.w	r3, r3, #4
 800eb2a:	2b04      	cmp	r3, #4
 800eb2c:	d101      	bne.n	800eb32 <LL_ADC_REG_IsConversionOngoing+0x18>
 800eb2e:	2301      	movs	r3, #1
 800eb30:	e000      	b.n	800eb34 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800eb32:	2300      	movs	r3, #0
}
 800eb34:	4618      	mov	r0, r3
 800eb36:	370c      	adds	r7, #12
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb3e:	4770      	bx	lr

0800eb40 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800eb40:	b480      	push	{r7}
 800eb42:	b083      	sub	sp, #12
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	689b      	ldr	r3, [r3, #8]
 800eb4c:	f003 0308 	and.w	r3, r3, #8
 800eb50:	2b08      	cmp	r3, #8
 800eb52:	d101      	bne.n	800eb58 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800eb54:	2301      	movs	r3, #1
 800eb56:	e000      	b.n	800eb5a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800eb58:	2300      	movs	r3, #0
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	370c      	adds	r7, #12
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb64:	4770      	bx	lr
	...

0800eb68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800eb68:	b590      	push	{r4, r7, lr}
 800eb6a:	b089      	sub	sp, #36	; 0x24
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800eb70:	2300      	movs	r3, #0
 800eb72:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800eb74:	2300      	movs	r3, #0
 800eb76:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d101      	bne.n	800eb82 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800eb7e:	2301      	movs	r3, #1
 800eb80:	e1af      	b.n	800eee2 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	695b      	ldr	r3, [r3, #20]
 800eb86:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d109      	bne.n	800eba4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800eb90:	6878      	ldr	r0, [r7, #4]
 800eb92:	f7fc fa1f 	bl	800afd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	2200      	movs	r2, #0
 800eb9a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2200      	movs	r2, #0
 800eba0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	4618      	mov	r0, r3
 800ebaa:	f7ff ff3f 	bl	800ea2c <LL_ADC_IsDeepPowerDownEnabled>
 800ebae:	4603      	mov	r3, r0
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d004      	beq.n	800ebbe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	4618      	mov	r0, r3
 800ebba:	f7ff ff25 	bl	800ea08 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	f7ff ff5a 	bl	800ea7c <LL_ADC_IsInternalRegulatorEnabled>
 800ebc8:	4603      	mov	r3, r0
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d115      	bne.n	800ebfa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	f7ff ff3e 	bl	800ea54 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800ebd8:	4b9f      	ldr	r3, [pc, #636]	; (800ee58 <HAL_ADC_Init+0x2f0>)
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	099b      	lsrs	r3, r3, #6
 800ebde:	4a9f      	ldr	r2, [pc, #636]	; (800ee5c <HAL_ADC_Init+0x2f4>)
 800ebe0:	fba2 2303 	umull	r2, r3, r2, r3
 800ebe4:	099b      	lsrs	r3, r3, #6
 800ebe6:	3301      	adds	r3, #1
 800ebe8:	005b      	lsls	r3, r3, #1
 800ebea:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800ebec:	e002      	b.n	800ebf4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800ebee:	68bb      	ldr	r3, [r7, #8]
 800ebf0:	3b01      	subs	r3, #1
 800ebf2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d1f9      	bne.n	800ebee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f7ff ff3c 	bl	800ea7c <LL_ADC_IsInternalRegulatorEnabled>
 800ec04:	4603      	mov	r3, r0
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d10d      	bne.n	800ec26 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec0e:	f043 0210 	orr.w	r2, r3, #16
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ec1a:	f043 0201 	orr.w	r2, r3, #1
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800ec22:	2301      	movs	r3, #1
 800ec24:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f7ff ff75 	bl	800eb1a <LL_ADC_REG_IsConversionOngoing>
 800ec30:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec36:	f003 0310 	and.w	r3, r3, #16
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	f040 8148 	bne.w	800eed0 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800ec40:	697b      	ldr	r3, [r7, #20]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	f040 8144 	bne.w	800eed0 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec4c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800ec50:	f043 0202 	orr.w	r2, r3, #2
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	f7ff ff35 	bl	800eacc <LL_ADC_IsEnabled>
 800ec62:	4603      	mov	r3, r0
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d141      	bne.n	800ecec <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ec70:	d004      	beq.n	800ec7c <HAL_ADC_Init+0x114>
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	4a7a      	ldr	r2, [pc, #488]	; (800ee60 <HAL_ADC_Init+0x2f8>)
 800ec78:	4293      	cmp	r3, r2
 800ec7a:	d10f      	bne.n	800ec9c <HAL_ADC_Init+0x134>
 800ec7c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800ec80:	f7ff ff24 	bl	800eacc <LL_ADC_IsEnabled>
 800ec84:	4604      	mov	r4, r0
 800ec86:	4876      	ldr	r0, [pc, #472]	; (800ee60 <HAL_ADC_Init+0x2f8>)
 800ec88:	f7ff ff20 	bl	800eacc <LL_ADC_IsEnabled>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	4323      	orrs	r3, r4
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	bf0c      	ite	eq
 800ec94:	2301      	moveq	r3, #1
 800ec96:	2300      	movne	r3, #0
 800ec98:	b2db      	uxtb	r3, r3
 800ec9a:	e012      	b.n	800ecc2 <HAL_ADC_Init+0x15a>
 800ec9c:	4871      	ldr	r0, [pc, #452]	; (800ee64 <HAL_ADC_Init+0x2fc>)
 800ec9e:	f7ff ff15 	bl	800eacc <LL_ADC_IsEnabled>
 800eca2:	4604      	mov	r4, r0
 800eca4:	4870      	ldr	r0, [pc, #448]	; (800ee68 <HAL_ADC_Init+0x300>)
 800eca6:	f7ff ff11 	bl	800eacc <LL_ADC_IsEnabled>
 800ecaa:	4603      	mov	r3, r0
 800ecac:	431c      	orrs	r4, r3
 800ecae:	486f      	ldr	r0, [pc, #444]	; (800ee6c <HAL_ADC_Init+0x304>)
 800ecb0:	f7ff ff0c 	bl	800eacc <LL_ADC_IsEnabled>
 800ecb4:	4603      	mov	r3, r0
 800ecb6:	4323      	orrs	r3, r4
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	bf0c      	ite	eq
 800ecbc:	2301      	moveq	r3, #1
 800ecbe:	2300      	movne	r3, #0
 800ecc0:	b2db      	uxtb	r3, r3
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d012      	beq.n	800ecec <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ecce:	d004      	beq.n	800ecda <HAL_ADC_Init+0x172>
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	4a62      	ldr	r2, [pc, #392]	; (800ee60 <HAL_ADC_Init+0x2f8>)
 800ecd6:	4293      	cmp	r3, r2
 800ecd8:	d101      	bne.n	800ecde <HAL_ADC_Init+0x176>
 800ecda:	4a65      	ldr	r2, [pc, #404]	; (800ee70 <HAL_ADC_Init+0x308>)
 800ecdc:	e000      	b.n	800ece0 <HAL_ADC_Init+0x178>
 800ecde:	4a65      	ldr	r2, [pc, #404]	; (800ee74 <HAL_ADC_Init+0x30c>)
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	685b      	ldr	r3, [r3, #4]
 800ece4:	4619      	mov	r1, r3
 800ece6:	4610      	mov	r0, r2
 800ece8:	f7ff fd1c 	bl	800e724 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	7f5b      	ldrb	r3, [r3, #29]
 800ecf0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800ecf6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800ecfc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800ed02:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ed0a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800ed0c:	4313      	orrs	r3, r2
 800ed0e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ed16:	2b01      	cmp	r3, #1
 800ed18:	d106      	bne.n	800ed28 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed1e:	3b01      	subs	r3, #1
 800ed20:	045b      	lsls	r3, r3, #17
 800ed22:	69ba      	ldr	r2, [r7, #24]
 800ed24:	4313      	orrs	r3, r2
 800ed26:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d009      	beq.n	800ed44 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed34:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed3c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800ed3e:	69ba      	ldr	r2, [r7, #24]
 800ed40:	4313      	orrs	r3, r2
 800ed42:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	68da      	ldr	r2, [r3, #12]
 800ed4a:	4b4b      	ldr	r3, [pc, #300]	; (800ee78 <HAL_ADC_Init+0x310>)
 800ed4c:	4013      	ands	r3, r2
 800ed4e:	687a      	ldr	r2, [r7, #4]
 800ed50:	6812      	ldr	r2, [r2, #0]
 800ed52:	69b9      	ldr	r1, [r7, #24]
 800ed54:	430b      	orrs	r3, r1
 800ed56:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	691b      	ldr	r3, [r3, #16]
 800ed5e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	430a      	orrs	r2, r1
 800ed6c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	4618      	mov	r0, r3
 800ed74:	f7ff fed1 	bl	800eb1a <LL_ADC_REG_IsConversionOngoing>
 800ed78:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f7ff fede 	bl	800eb40 <LL_ADC_INJ_IsConversionOngoing>
 800ed84:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d17f      	bne.n	800ee8c <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d17c      	bne.n	800ee8c <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800ed96:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ed9e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800eda0:	4313      	orrs	r3, r2
 800eda2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	68db      	ldr	r3, [r3, #12]
 800edaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800edae:	f023 0302 	bic.w	r3, r3, #2
 800edb2:	687a      	ldr	r2, [r7, #4]
 800edb4:	6812      	ldr	r2, [r2, #0]
 800edb6:	69b9      	ldr	r1, [r7, #24]
 800edb8:	430b      	orrs	r3, r1
 800edba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	691b      	ldr	r3, [r3, #16]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d017      	beq.n	800edf4 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	691a      	ldr	r2, [r3, #16]
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800edd2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800eddc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800ede0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ede4:	687a      	ldr	r2, [r7, #4]
 800ede6:	6911      	ldr	r1, [r2, #16]
 800ede8:	687a      	ldr	r2, [r7, #4]
 800edea:	6812      	ldr	r2, [r2, #0]
 800edec:	430b      	orrs	r3, r1
 800edee:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800edf2:	e013      	b.n	800ee1c <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	691a      	ldr	r2, [r3, #16]
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ee02:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800ee0c:	687a      	ldr	r2, [r7, #4]
 800ee0e:	6812      	ldr	r2, [r2, #0]
 800ee10:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800ee14:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ee18:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ee22:	2b01      	cmp	r3, #1
 800ee24:	d12a      	bne.n	800ee7c <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	691b      	ldr	r3, [r3, #16]
 800ee2c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ee30:	f023 0304 	bic.w	r3, r3, #4
 800ee34:	687a      	ldr	r2, [r7, #4]
 800ee36:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800ee38:	687a      	ldr	r2, [r7, #4]
 800ee3a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800ee3c:	4311      	orrs	r1, r2
 800ee3e:	687a      	ldr	r2, [r7, #4]
 800ee40:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800ee42:	4311      	orrs	r1, r2
 800ee44:	687a      	ldr	r2, [r7, #4]
 800ee46:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800ee48:	430a      	orrs	r2, r1
 800ee4a:	431a      	orrs	r2, r3
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	f042 0201 	orr.w	r2, r2, #1
 800ee54:	611a      	str	r2, [r3, #16]
 800ee56:	e019      	b.n	800ee8c <HAL_ADC_Init+0x324>
 800ee58:	20000004 	.word	0x20000004
 800ee5c:	053e2d63 	.word	0x053e2d63
 800ee60:	50000100 	.word	0x50000100
 800ee64:	50000400 	.word	0x50000400
 800ee68:	50000500 	.word	0x50000500
 800ee6c:	50000600 	.word	0x50000600
 800ee70:	50000300 	.word	0x50000300
 800ee74:	50000700 	.word	0x50000700
 800ee78:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	691a      	ldr	r2, [r3, #16]
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	f022 0201 	bic.w	r2, r2, #1
 800ee8a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	695b      	ldr	r3, [r3, #20]
 800ee90:	2b01      	cmp	r3, #1
 800ee92:	d10c      	bne.n	800eeae <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee9a:	f023 010f 	bic.w	r1, r3, #15
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	6a1b      	ldr	r3, [r3, #32]
 800eea2:	1e5a      	subs	r2, r3, #1
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	430a      	orrs	r2, r1
 800eeaa:	631a      	str	r2, [r3, #48]	; 0x30
 800eeac:	e007      	b.n	800eebe <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	f022 020f 	bic.w	r2, r2, #15
 800eebc:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eec2:	f023 0303 	bic.w	r3, r3, #3
 800eec6:	f043 0201 	orr.w	r2, r3, #1
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	65da      	str	r2, [r3, #92]	; 0x5c
 800eece:	e007      	b.n	800eee0 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eed4:	f043 0210 	orr.w	r2, r3, #16
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800eedc:	2301      	movs	r3, #1
 800eede:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800eee0:	7ffb      	ldrb	r3, [r7, #31]
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	3724      	adds	r7, #36	; 0x24
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd90      	pop	{r4, r7, pc}
 800eeea:	bf00      	nop

0800eeec <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b086      	sub	sp, #24
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	60f8      	str	r0, [r7, #12]
 800eef4:	60b9      	str	r1, [r7, #8]
 800eef6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ef00:	d004      	beq.n	800ef0c <HAL_ADC_Start_DMA+0x20>
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	4a5a      	ldr	r2, [pc, #360]	; (800f070 <HAL_ADC_Start_DMA+0x184>)
 800ef08:	4293      	cmp	r3, r2
 800ef0a:	d101      	bne.n	800ef10 <HAL_ADC_Start_DMA+0x24>
 800ef0c:	4b59      	ldr	r3, [pc, #356]	; (800f074 <HAL_ADC_Start_DMA+0x188>)
 800ef0e:	e000      	b.n	800ef12 <HAL_ADC_Start_DMA+0x26>
 800ef10:	4b59      	ldr	r3, [pc, #356]	; (800f078 <HAL_ADC_Start_DMA+0x18c>)
 800ef12:	4618      	mov	r0, r3
 800ef14:	f7ff fd6a 	bl	800e9ec <LL_ADC_GetMultimode>
 800ef18:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	4618      	mov	r0, r3
 800ef20:	f7ff fdfb 	bl	800eb1a <LL_ADC_REG_IsConversionOngoing>
 800ef24:	4603      	mov	r3, r0
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	f040 809b 	bne.w	800f062 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800ef32:	2b01      	cmp	r3, #1
 800ef34:	d101      	bne.n	800ef3a <HAL_ADC_Start_DMA+0x4e>
 800ef36:	2302      	movs	r3, #2
 800ef38:	e096      	b.n	800f068 <HAL_ADC_Start_DMA+0x17c>
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	2201      	movs	r2, #1
 800ef3e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	4a4d      	ldr	r2, [pc, #308]	; (800f07c <HAL_ADC_Start_DMA+0x190>)
 800ef48:	4293      	cmp	r3, r2
 800ef4a:	d008      	beq.n	800ef5e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800ef4c:	693b      	ldr	r3, [r7, #16]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d005      	beq.n	800ef5e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800ef52:	693b      	ldr	r3, [r7, #16]
 800ef54:	2b05      	cmp	r3, #5
 800ef56:	d002      	beq.n	800ef5e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800ef58:	693b      	ldr	r3, [r7, #16]
 800ef5a:	2b09      	cmp	r3, #9
 800ef5c:	d17a      	bne.n	800f054 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800ef5e:	68f8      	ldr	r0, [r7, #12]
 800ef60:	f000 fcf6 	bl	800f950 <ADC_Enable>
 800ef64:	4603      	mov	r3, r0
 800ef66:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800ef68:	7dfb      	ldrb	r3, [r7, #23]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d16d      	bne.n	800f04a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ef72:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800ef76:	f023 0301 	bic.w	r3, r3, #1
 800ef7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	4a3a      	ldr	r2, [pc, #232]	; (800f070 <HAL_ADC_Start_DMA+0x184>)
 800ef88:	4293      	cmp	r3, r2
 800ef8a:	d009      	beq.n	800efa0 <HAL_ADC_Start_DMA+0xb4>
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	4a3b      	ldr	r2, [pc, #236]	; (800f080 <HAL_ADC_Start_DMA+0x194>)
 800ef92:	4293      	cmp	r3, r2
 800ef94:	d002      	beq.n	800ef9c <HAL_ADC_Start_DMA+0xb0>
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	e003      	b.n	800efa4 <HAL_ADC_Start_DMA+0xb8>
 800ef9c:	4b39      	ldr	r3, [pc, #228]	; (800f084 <HAL_ADC_Start_DMA+0x198>)
 800ef9e:	e001      	b.n	800efa4 <HAL_ADC_Start_DMA+0xb8>
 800efa0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800efa4:	68fa      	ldr	r2, [r7, #12]
 800efa6:	6812      	ldr	r2, [r2, #0]
 800efa8:	4293      	cmp	r3, r2
 800efaa:	d002      	beq.n	800efb2 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800efac:	693b      	ldr	r3, [r7, #16]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d105      	bne.n	800efbe <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800efb6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800efc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d006      	beq.n	800efd8 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800efce:	f023 0206 	bic.w	r2, r3, #6
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	661a      	str	r2, [r3, #96]	; 0x60
 800efd6:	e002      	b.n	800efde <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	2200      	movs	r2, #0
 800efdc:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800efe2:	4a29      	ldr	r2, [pc, #164]	; (800f088 <HAL_ADC_Start_DMA+0x19c>)
 800efe4:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800efea:	4a28      	ldr	r2, [pc, #160]	; (800f08c <HAL_ADC_Start_DMA+0x1a0>)
 800efec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eff2:	4a27      	ldr	r2, [pc, #156]	; (800f090 <HAL_ADC_Start_DMA+0x1a4>)
 800eff4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	221c      	movs	r2, #28
 800effc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	2200      	movs	r2, #0
 800f002:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	685a      	ldr	r2, [r3, #4]
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	f042 0210 	orr.w	r2, r2, #16
 800f014:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	68da      	ldr	r2, [r3, #12]
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	f042 0201 	orr.w	r2, r2, #1
 800f024:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	3340      	adds	r3, #64	; 0x40
 800f030:	4619      	mov	r1, r3
 800f032:	68ba      	ldr	r2, [r7, #8]
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	f000 ff09 	bl	800fe4c <HAL_DMA_Start_IT>
 800f03a:	4603      	mov	r3, r0
 800f03c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	4618      	mov	r0, r3
 800f044:	f7ff fd55 	bl	800eaf2 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800f048:	e00d      	b.n	800f066 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	2200      	movs	r2, #0
 800f04e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800f052:	e008      	b.n	800f066 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800f054:	2301      	movs	r3, #1
 800f056:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	2200      	movs	r2, #0
 800f05c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800f060:	e001      	b.n	800f066 <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800f062:	2302      	movs	r3, #2
 800f064:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800f066:	7dfb      	ldrb	r3, [r7, #23]
}
 800f068:	4618      	mov	r0, r3
 800f06a:	3718      	adds	r7, #24
 800f06c:	46bd      	mov	sp, r7
 800f06e:	bd80      	pop	{r7, pc}
 800f070:	50000100 	.word	0x50000100
 800f074:	50000300 	.word	0x50000300
 800f078:	50000700 	.word	0x50000700
 800f07c:	50000600 	.word	0x50000600
 800f080:	50000500 	.word	0x50000500
 800f084:	50000400 	.word	0x50000400
 800f088:	0800fa15 	.word	0x0800fa15
 800f08c:	0800faed 	.word	0x0800faed
 800f090:	0800fb09 	.word	0x0800fb09

0800f094 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800f094:	b480      	push	{r7}
 800f096:	b083      	sub	sp, #12
 800f098:	af00      	add	r7, sp, #0
 800f09a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800f09c:	bf00      	nop
 800f09e:	370c      	adds	r7, #12
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a6:	4770      	bx	lr

0800f0a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b083      	sub	sp, #12
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800f0b0:	bf00      	nop
 800f0b2:	370c      	adds	r7, #12
 800f0b4:	46bd      	mov	sp, r7
 800f0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ba:	4770      	bx	lr

0800f0bc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800f0bc:	b480      	push	{r7}
 800f0be:	b083      	sub	sp, #12
 800f0c0:	af00      	add	r7, sp, #0
 800f0c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800f0c4:	bf00      	nop
 800f0c6:	370c      	adds	r7, #12
 800f0c8:	46bd      	mov	sp, r7
 800f0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ce:	4770      	bx	lr

0800f0d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	b0b6      	sub	sp, #216	; 0xd8
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	6078      	str	r0, [r7, #4]
 800f0d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800f0da:	2300      	movs	r3, #0
 800f0dc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f0ea:	2b01      	cmp	r3, #1
 800f0ec:	d102      	bne.n	800f0f4 <HAL_ADC_ConfigChannel+0x24>
 800f0ee:	2302      	movs	r3, #2
 800f0f0:	f000 bc13 	b.w	800f91a <HAL_ADC_ConfigChannel+0x84a>
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	2201      	movs	r2, #1
 800f0f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	4618      	mov	r0, r3
 800f102:	f7ff fd0a 	bl	800eb1a <LL_ADC_REG_IsConversionOngoing>
 800f106:	4603      	mov	r3, r0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	f040 83f3 	bne.w	800f8f4 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	6818      	ldr	r0, [r3, #0]
 800f112:	683b      	ldr	r3, [r7, #0]
 800f114:	6859      	ldr	r1, [r3, #4]
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	461a      	mov	r2, r3
 800f11c:	f7ff fbe7 	bl	800e8ee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	4618      	mov	r0, r3
 800f126:	f7ff fcf8 	bl	800eb1a <LL_ADC_REG_IsConversionOngoing>
 800f12a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	4618      	mov	r0, r3
 800f134:	f7ff fd04 	bl	800eb40 <LL_ADC_INJ_IsConversionOngoing>
 800f138:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800f13c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800f140:	2b00      	cmp	r3, #0
 800f142:	f040 81d9 	bne.w	800f4f8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800f146:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	f040 81d4 	bne.w	800f4f8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800f150:	683b      	ldr	r3, [r7, #0]
 800f152:	689b      	ldr	r3, [r3, #8]
 800f154:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f158:	d10f      	bne.n	800f17a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	6818      	ldr	r0, [r3, #0]
 800f15e:	683b      	ldr	r3, [r7, #0]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	2200      	movs	r2, #0
 800f164:	4619      	mov	r1, r3
 800f166:	f7ff fbee 	bl	800e946 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800f172:	4618      	mov	r0, r3
 800f174:	f7ff fb95 	bl	800e8a2 <LL_ADC_SetSamplingTimeCommonConfig>
 800f178:	e00e      	b.n	800f198 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	6818      	ldr	r0, [r3, #0]
 800f17e:	683b      	ldr	r3, [r7, #0]
 800f180:	6819      	ldr	r1, [r3, #0]
 800f182:	683b      	ldr	r3, [r7, #0]
 800f184:	689b      	ldr	r3, [r3, #8]
 800f186:	461a      	mov	r2, r3
 800f188:	f7ff fbdd 	bl	800e946 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	2100      	movs	r1, #0
 800f192:	4618      	mov	r0, r3
 800f194:	f7ff fb85 	bl	800e8a2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800f198:	683b      	ldr	r3, [r7, #0]
 800f19a:	695a      	ldr	r2, [r3, #20]
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	68db      	ldr	r3, [r3, #12]
 800f1a2:	08db      	lsrs	r3, r3, #3
 800f1a4:	f003 0303 	and.w	r3, r3, #3
 800f1a8:	005b      	lsls	r3, r3, #1
 800f1aa:	fa02 f303 	lsl.w	r3, r2, r3
 800f1ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800f1b2:	683b      	ldr	r3, [r7, #0]
 800f1b4:	691b      	ldr	r3, [r3, #16]
 800f1b6:	2b04      	cmp	r3, #4
 800f1b8:	d022      	beq.n	800f200 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6818      	ldr	r0, [r3, #0]
 800f1be:	683b      	ldr	r3, [r7, #0]
 800f1c0:	6919      	ldr	r1, [r3, #16]
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	681a      	ldr	r2, [r3, #0]
 800f1c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f1ca:	f7ff fadf 	bl	800e78c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	6818      	ldr	r0, [r3, #0]
 800f1d2:	683b      	ldr	r3, [r7, #0]
 800f1d4:	6919      	ldr	r1, [r3, #16]
 800f1d6:	683b      	ldr	r3, [r7, #0]
 800f1d8:	699b      	ldr	r3, [r3, #24]
 800f1da:	461a      	mov	r2, r3
 800f1dc:	f7ff fb2b 	bl	800e836 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	6818      	ldr	r0, [r3, #0]
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	6919      	ldr	r1, [r3, #16]
 800f1e8:	683b      	ldr	r3, [r7, #0]
 800f1ea:	7f1b      	ldrb	r3, [r3, #28]
 800f1ec:	2b01      	cmp	r3, #1
 800f1ee:	d102      	bne.n	800f1f6 <HAL_ADC_ConfigChannel+0x126>
 800f1f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f1f4:	e000      	b.n	800f1f8 <HAL_ADC_ConfigChannel+0x128>
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	461a      	mov	r2, r3
 800f1fa:	f7ff fb37 	bl	800e86c <LL_ADC_SetOffsetSaturation>
 800f1fe:	e17b      	b.n	800f4f8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	2100      	movs	r1, #0
 800f206:	4618      	mov	r0, r3
 800f208:	f7ff fae4 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f20c:	4603      	mov	r3, r0
 800f20e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f212:	2b00      	cmp	r3, #0
 800f214:	d10a      	bne.n	800f22c <HAL_ADC_ConfigChannel+0x15c>
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	2100      	movs	r1, #0
 800f21c:	4618      	mov	r0, r3
 800f21e:	f7ff fad9 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f222:	4603      	mov	r3, r0
 800f224:	0e9b      	lsrs	r3, r3, #26
 800f226:	f003 021f 	and.w	r2, r3, #31
 800f22a:	e01e      	b.n	800f26a <HAL_ADC_ConfigChannel+0x19a>
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	2100      	movs	r1, #0
 800f232:	4618      	mov	r0, r3
 800f234:	f7ff face 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f238:	4603      	mov	r3, r0
 800f23a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f23e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800f242:	fa93 f3a3 	rbit	r3, r3
 800f246:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800f24a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f24e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800f252:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f256:	2b00      	cmp	r3, #0
 800f258:	d101      	bne.n	800f25e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800f25a:	2320      	movs	r3, #32
 800f25c:	e004      	b.n	800f268 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800f25e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f262:	fab3 f383 	clz	r3, r3
 800f266:	b2db      	uxtb	r3, r3
 800f268:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f272:	2b00      	cmp	r3, #0
 800f274:	d105      	bne.n	800f282 <HAL_ADC_ConfigChannel+0x1b2>
 800f276:	683b      	ldr	r3, [r7, #0]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	0e9b      	lsrs	r3, r3, #26
 800f27c:	f003 031f 	and.w	r3, r3, #31
 800f280:	e018      	b.n	800f2b4 <HAL_ADC_ConfigChannel+0x1e4>
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f28a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800f28e:	fa93 f3a3 	rbit	r3, r3
 800f292:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800f296:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f29a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800f29e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d101      	bne.n	800f2aa <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800f2a6:	2320      	movs	r3, #32
 800f2a8:	e004      	b.n	800f2b4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800f2aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800f2ae:	fab3 f383 	clz	r3, r3
 800f2b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800f2b4:	429a      	cmp	r2, r3
 800f2b6:	d106      	bne.n	800f2c6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	2200      	movs	r2, #0
 800f2be:	2100      	movs	r1, #0
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	f7ff fa9d 	bl	800e800 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	2101      	movs	r1, #1
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	f7ff fa81 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f2d2:	4603      	mov	r3, r0
 800f2d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d10a      	bne.n	800f2f2 <HAL_ADC_ConfigChannel+0x222>
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	2101      	movs	r1, #1
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f7ff fa76 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	0e9b      	lsrs	r3, r3, #26
 800f2ec:	f003 021f 	and.w	r2, r3, #31
 800f2f0:	e01e      	b.n	800f330 <HAL_ADC_ConfigChannel+0x260>
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	2101      	movs	r1, #1
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f7ff fa6b 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f2fe:	4603      	mov	r3, r0
 800f300:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f304:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f308:	fa93 f3a3 	rbit	r3, r3
 800f30c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800f310:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f314:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800f318:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d101      	bne.n	800f324 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800f320:	2320      	movs	r3, #32
 800f322:	e004      	b.n	800f32e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800f324:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f328:	fab3 f383 	clz	r3, r3
 800f32c:	b2db      	uxtb	r3, r3
 800f32e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d105      	bne.n	800f348 <HAL_ADC_ConfigChannel+0x278>
 800f33c:	683b      	ldr	r3, [r7, #0]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	0e9b      	lsrs	r3, r3, #26
 800f342:	f003 031f 	and.w	r3, r3, #31
 800f346:	e018      	b.n	800f37a <HAL_ADC_ConfigChannel+0x2aa>
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f350:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f354:	fa93 f3a3 	rbit	r3, r3
 800f358:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800f35c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800f360:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800f364:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d101      	bne.n	800f370 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800f36c:	2320      	movs	r3, #32
 800f36e:	e004      	b.n	800f37a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800f370:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f374:	fab3 f383 	clz	r3, r3
 800f378:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800f37a:	429a      	cmp	r2, r3
 800f37c:	d106      	bne.n	800f38c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	2200      	movs	r2, #0
 800f384:	2101      	movs	r1, #1
 800f386:	4618      	mov	r0, r3
 800f388:	f7ff fa3a 	bl	800e800 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	2102      	movs	r1, #2
 800f392:	4618      	mov	r0, r3
 800f394:	f7ff fa1e 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f398:	4603      	mov	r3, r0
 800f39a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d10a      	bne.n	800f3b8 <HAL_ADC_ConfigChannel+0x2e8>
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	2102      	movs	r1, #2
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	f7ff fa13 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f3ae:	4603      	mov	r3, r0
 800f3b0:	0e9b      	lsrs	r3, r3, #26
 800f3b2:	f003 021f 	and.w	r2, r3, #31
 800f3b6:	e01e      	b.n	800f3f6 <HAL_ADC_ConfigChannel+0x326>
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	2102      	movs	r1, #2
 800f3be:	4618      	mov	r0, r3
 800f3c0:	f7ff fa08 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f3c4:	4603      	mov	r3, r0
 800f3c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f3ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f3ce:	fa93 f3a3 	rbit	r3, r3
 800f3d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800f3d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f3da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800f3de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d101      	bne.n	800f3ea <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800f3e6:	2320      	movs	r3, #32
 800f3e8:	e004      	b.n	800f3f4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800f3ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f3ee:	fab3 f383 	clz	r3, r3
 800f3f2:	b2db      	uxtb	r3, r3
 800f3f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d105      	bne.n	800f40e <HAL_ADC_ConfigChannel+0x33e>
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	0e9b      	lsrs	r3, r3, #26
 800f408:	f003 031f 	and.w	r3, r3, #31
 800f40c:	e016      	b.n	800f43c <HAL_ADC_ConfigChannel+0x36c>
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f416:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f41a:	fa93 f3a3 	rbit	r3, r3
 800f41e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800f420:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f422:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800f426:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d101      	bne.n	800f432 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800f42e:	2320      	movs	r3, #32
 800f430:	e004      	b.n	800f43c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800f432:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f436:	fab3 f383 	clz	r3, r3
 800f43a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800f43c:	429a      	cmp	r2, r3
 800f43e:	d106      	bne.n	800f44e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	2200      	movs	r2, #0
 800f446:	2102      	movs	r1, #2
 800f448:	4618      	mov	r0, r3
 800f44a:	f7ff f9d9 	bl	800e800 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	2103      	movs	r1, #3
 800f454:	4618      	mov	r0, r3
 800f456:	f7ff f9bd 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f45a:	4603      	mov	r3, r0
 800f45c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f460:	2b00      	cmp	r3, #0
 800f462:	d10a      	bne.n	800f47a <HAL_ADC_ConfigChannel+0x3aa>
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	2103      	movs	r1, #3
 800f46a:	4618      	mov	r0, r3
 800f46c:	f7ff f9b2 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f470:	4603      	mov	r3, r0
 800f472:	0e9b      	lsrs	r3, r3, #26
 800f474:	f003 021f 	and.w	r2, r3, #31
 800f478:	e017      	b.n	800f4aa <HAL_ADC_ConfigChannel+0x3da>
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	2103      	movs	r1, #3
 800f480:	4618      	mov	r0, r3
 800f482:	f7ff f9a7 	bl	800e7d4 <LL_ADC_GetOffsetChannel>
 800f486:	4603      	mov	r3, r0
 800f488:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f48a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f48c:	fa93 f3a3 	rbit	r3, r3
 800f490:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800f492:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f494:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800f496:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d101      	bne.n	800f4a0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800f49c:	2320      	movs	r3, #32
 800f49e:	e003      	b.n	800f4a8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800f4a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f4a2:	fab3 f383 	clz	r3, r3
 800f4a6:	b2db      	uxtb	r3, r3
 800f4a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d105      	bne.n	800f4c2 <HAL_ADC_ConfigChannel+0x3f2>
 800f4b6:	683b      	ldr	r3, [r7, #0]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	0e9b      	lsrs	r3, r3, #26
 800f4bc:	f003 031f 	and.w	r3, r3, #31
 800f4c0:	e011      	b.n	800f4e6 <HAL_ADC_ConfigChannel+0x416>
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f4c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f4ca:	fa93 f3a3 	rbit	r3, r3
 800f4ce:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800f4d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f4d2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800f4d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d101      	bne.n	800f4de <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800f4da:	2320      	movs	r3, #32
 800f4dc:	e003      	b.n	800f4e6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800f4de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f4e0:	fab3 f383 	clz	r3, r3
 800f4e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800f4e6:	429a      	cmp	r2, r3
 800f4e8:	d106      	bne.n	800f4f8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	2103      	movs	r1, #3
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	f7ff f984 	bl	800e800 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f7ff fae5 	bl	800eacc <LL_ADC_IsEnabled>
 800f502:	4603      	mov	r3, r0
 800f504:	2b00      	cmp	r3, #0
 800f506:	f040 813d 	bne.w	800f784 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	6818      	ldr	r0, [r3, #0]
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	6819      	ldr	r1, [r3, #0]
 800f512:	683b      	ldr	r3, [r7, #0]
 800f514:	68db      	ldr	r3, [r3, #12]
 800f516:	461a      	mov	r2, r3
 800f518:	f7ff fa40 	bl	800e99c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800f51c:	683b      	ldr	r3, [r7, #0]
 800f51e:	68db      	ldr	r3, [r3, #12]
 800f520:	4aa2      	ldr	r2, [pc, #648]	; (800f7ac <HAL_ADC_ConfigChannel+0x6dc>)
 800f522:	4293      	cmp	r3, r2
 800f524:	f040 812e 	bne.w	800f784 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800f52c:	683b      	ldr	r3, [r7, #0]
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f534:	2b00      	cmp	r3, #0
 800f536:	d10b      	bne.n	800f550 <HAL_ADC_ConfigChannel+0x480>
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	0e9b      	lsrs	r3, r3, #26
 800f53e:	3301      	adds	r3, #1
 800f540:	f003 031f 	and.w	r3, r3, #31
 800f544:	2b09      	cmp	r3, #9
 800f546:	bf94      	ite	ls
 800f548:	2301      	movls	r3, #1
 800f54a:	2300      	movhi	r3, #0
 800f54c:	b2db      	uxtb	r3, r3
 800f54e:	e019      	b.n	800f584 <HAL_ADC_ConfigChannel+0x4b4>
 800f550:	683b      	ldr	r3, [r7, #0]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f556:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f558:	fa93 f3a3 	rbit	r3, r3
 800f55c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800f55e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f560:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800f562:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f564:	2b00      	cmp	r3, #0
 800f566:	d101      	bne.n	800f56c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800f568:	2320      	movs	r3, #32
 800f56a:	e003      	b.n	800f574 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800f56c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f56e:	fab3 f383 	clz	r3, r3
 800f572:	b2db      	uxtb	r3, r3
 800f574:	3301      	adds	r3, #1
 800f576:	f003 031f 	and.w	r3, r3, #31
 800f57a:	2b09      	cmp	r3, #9
 800f57c:	bf94      	ite	ls
 800f57e:	2301      	movls	r3, #1
 800f580:	2300      	movhi	r3, #0
 800f582:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800f584:	2b00      	cmp	r3, #0
 800f586:	d079      	beq.n	800f67c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800f588:	683b      	ldr	r3, [r7, #0]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f590:	2b00      	cmp	r3, #0
 800f592:	d107      	bne.n	800f5a4 <HAL_ADC_ConfigChannel+0x4d4>
 800f594:	683b      	ldr	r3, [r7, #0]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	0e9b      	lsrs	r3, r3, #26
 800f59a:	3301      	adds	r3, #1
 800f59c:	069b      	lsls	r3, r3, #26
 800f59e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800f5a2:	e015      	b.n	800f5d0 <HAL_ADC_ConfigChannel+0x500>
 800f5a4:	683b      	ldr	r3, [r7, #0]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f5aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5ac:	fa93 f3a3 	rbit	r3, r3
 800f5b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800f5b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5b4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800f5b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d101      	bne.n	800f5c0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800f5bc:	2320      	movs	r3, #32
 800f5be:	e003      	b.n	800f5c8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800f5c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f5c2:	fab3 f383 	clz	r3, r3
 800f5c6:	b2db      	uxtb	r3, r3
 800f5c8:	3301      	adds	r3, #1
 800f5ca:	069b      	lsls	r3, r3, #26
 800f5cc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800f5d0:	683b      	ldr	r3, [r7, #0]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d109      	bne.n	800f5f0 <HAL_ADC_ConfigChannel+0x520>
 800f5dc:	683b      	ldr	r3, [r7, #0]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	0e9b      	lsrs	r3, r3, #26
 800f5e2:	3301      	adds	r3, #1
 800f5e4:	f003 031f 	and.w	r3, r3, #31
 800f5e8:	2101      	movs	r1, #1
 800f5ea:	fa01 f303 	lsl.w	r3, r1, r3
 800f5ee:	e017      	b.n	800f620 <HAL_ADC_ConfigChannel+0x550>
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f5f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5f8:	fa93 f3a3 	rbit	r3, r3
 800f5fc:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800f5fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f600:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800f602:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f604:	2b00      	cmp	r3, #0
 800f606:	d101      	bne.n	800f60c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800f608:	2320      	movs	r3, #32
 800f60a:	e003      	b.n	800f614 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800f60c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f60e:	fab3 f383 	clz	r3, r3
 800f612:	b2db      	uxtb	r3, r3
 800f614:	3301      	adds	r3, #1
 800f616:	f003 031f 	and.w	r3, r3, #31
 800f61a:	2101      	movs	r1, #1
 800f61c:	fa01 f303 	lsl.w	r3, r1, r3
 800f620:	ea42 0103 	orr.w	r1, r2, r3
 800f624:	683b      	ldr	r3, [r7, #0]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d10a      	bne.n	800f646 <HAL_ADC_ConfigChannel+0x576>
 800f630:	683b      	ldr	r3, [r7, #0]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	0e9b      	lsrs	r3, r3, #26
 800f636:	3301      	adds	r3, #1
 800f638:	f003 021f 	and.w	r2, r3, #31
 800f63c:	4613      	mov	r3, r2
 800f63e:	005b      	lsls	r3, r3, #1
 800f640:	4413      	add	r3, r2
 800f642:	051b      	lsls	r3, r3, #20
 800f644:	e018      	b.n	800f678 <HAL_ADC_ConfigChannel+0x5a8>
 800f646:	683b      	ldr	r3, [r7, #0]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f64c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f64e:	fa93 f3a3 	rbit	r3, r3
 800f652:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800f654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f656:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800f658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d101      	bne.n	800f662 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800f65e:	2320      	movs	r3, #32
 800f660:	e003      	b.n	800f66a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800f662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f664:	fab3 f383 	clz	r3, r3
 800f668:	b2db      	uxtb	r3, r3
 800f66a:	3301      	adds	r3, #1
 800f66c:	f003 021f 	and.w	r2, r3, #31
 800f670:	4613      	mov	r3, r2
 800f672:	005b      	lsls	r3, r3, #1
 800f674:	4413      	add	r3, r2
 800f676:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800f678:	430b      	orrs	r3, r1
 800f67a:	e07e      	b.n	800f77a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800f67c:	683b      	ldr	r3, [r7, #0]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f684:	2b00      	cmp	r3, #0
 800f686:	d107      	bne.n	800f698 <HAL_ADC_ConfigChannel+0x5c8>
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	0e9b      	lsrs	r3, r3, #26
 800f68e:	3301      	adds	r3, #1
 800f690:	069b      	lsls	r3, r3, #26
 800f692:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800f696:	e015      	b.n	800f6c4 <HAL_ADC_ConfigChannel+0x5f4>
 800f698:	683b      	ldr	r3, [r7, #0]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f69e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6a0:	fa93 f3a3 	rbit	r3, r3
 800f6a4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800f6a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6a8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800f6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d101      	bne.n	800f6b4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800f6b0:	2320      	movs	r3, #32
 800f6b2:	e003      	b.n	800f6bc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800f6b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6b6:	fab3 f383 	clz	r3, r3
 800f6ba:	b2db      	uxtb	r3, r3
 800f6bc:	3301      	adds	r3, #1
 800f6be:	069b      	lsls	r3, r3, #26
 800f6c0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800f6c4:	683b      	ldr	r3, [r7, #0]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d109      	bne.n	800f6e4 <HAL_ADC_ConfigChannel+0x614>
 800f6d0:	683b      	ldr	r3, [r7, #0]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	0e9b      	lsrs	r3, r3, #26
 800f6d6:	3301      	adds	r3, #1
 800f6d8:	f003 031f 	and.w	r3, r3, #31
 800f6dc:	2101      	movs	r1, #1
 800f6de:	fa01 f303 	lsl.w	r3, r1, r3
 800f6e2:	e017      	b.n	800f714 <HAL_ADC_ConfigChannel+0x644>
 800f6e4:	683b      	ldr	r3, [r7, #0]
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f6ea:	6a3b      	ldr	r3, [r7, #32]
 800f6ec:	fa93 f3a3 	rbit	r3, r3
 800f6f0:	61fb      	str	r3, [r7, #28]
  return result;
 800f6f2:	69fb      	ldr	r3, [r7, #28]
 800f6f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800f6f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d101      	bne.n	800f700 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800f6fc:	2320      	movs	r3, #32
 800f6fe:	e003      	b.n	800f708 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800f700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f702:	fab3 f383 	clz	r3, r3
 800f706:	b2db      	uxtb	r3, r3
 800f708:	3301      	adds	r3, #1
 800f70a:	f003 031f 	and.w	r3, r3, #31
 800f70e:	2101      	movs	r1, #1
 800f710:	fa01 f303 	lsl.w	r3, r1, r3
 800f714:	ea42 0103 	orr.w	r1, r2, r3
 800f718:	683b      	ldr	r3, [r7, #0]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f720:	2b00      	cmp	r3, #0
 800f722:	d10d      	bne.n	800f740 <HAL_ADC_ConfigChannel+0x670>
 800f724:	683b      	ldr	r3, [r7, #0]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	0e9b      	lsrs	r3, r3, #26
 800f72a:	3301      	adds	r3, #1
 800f72c:	f003 021f 	and.w	r2, r3, #31
 800f730:	4613      	mov	r3, r2
 800f732:	005b      	lsls	r3, r3, #1
 800f734:	4413      	add	r3, r2
 800f736:	3b1e      	subs	r3, #30
 800f738:	051b      	lsls	r3, r3, #20
 800f73a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800f73e:	e01b      	b.n	800f778 <HAL_ADC_ConfigChannel+0x6a8>
 800f740:	683b      	ldr	r3, [r7, #0]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f746:	697b      	ldr	r3, [r7, #20]
 800f748:	fa93 f3a3 	rbit	r3, r3
 800f74c:	613b      	str	r3, [r7, #16]
  return result;
 800f74e:	693b      	ldr	r3, [r7, #16]
 800f750:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800f752:	69bb      	ldr	r3, [r7, #24]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d101      	bne.n	800f75c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800f758:	2320      	movs	r3, #32
 800f75a:	e003      	b.n	800f764 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800f75c:	69bb      	ldr	r3, [r7, #24]
 800f75e:	fab3 f383 	clz	r3, r3
 800f762:	b2db      	uxtb	r3, r3
 800f764:	3301      	adds	r3, #1
 800f766:	f003 021f 	and.w	r2, r3, #31
 800f76a:	4613      	mov	r3, r2
 800f76c:	005b      	lsls	r3, r3, #1
 800f76e:	4413      	add	r3, r2
 800f770:	3b1e      	subs	r3, #30
 800f772:	051b      	lsls	r3, r3, #20
 800f774:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800f778:	430b      	orrs	r3, r1
 800f77a:	683a      	ldr	r2, [r7, #0]
 800f77c:	6892      	ldr	r2, [r2, #8]
 800f77e:	4619      	mov	r1, r3
 800f780:	f7ff f8e1 	bl	800e946 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800f784:	683b      	ldr	r3, [r7, #0]
 800f786:	681a      	ldr	r2, [r3, #0]
 800f788:	4b09      	ldr	r3, [pc, #36]	; (800f7b0 <HAL_ADC_ConfigChannel+0x6e0>)
 800f78a:	4013      	ands	r3, r2
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	f000 80be 	beq.w	800f90e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f79a:	d004      	beq.n	800f7a6 <HAL_ADC_ConfigChannel+0x6d6>
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	4a04      	ldr	r2, [pc, #16]	; (800f7b4 <HAL_ADC_ConfigChannel+0x6e4>)
 800f7a2:	4293      	cmp	r3, r2
 800f7a4:	d10a      	bne.n	800f7bc <HAL_ADC_ConfigChannel+0x6ec>
 800f7a6:	4b04      	ldr	r3, [pc, #16]	; (800f7b8 <HAL_ADC_ConfigChannel+0x6e8>)
 800f7a8:	e009      	b.n	800f7be <HAL_ADC_ConfigChannel+0x6ee>
 800f7aa:	bf00      	nop
 800f7ac:	407f0000 	.word	0x407f0000
 800f7b0:	80080000 	.word	0x80080000
 800f7b4:	50000100 	.word	0x50000100
 800f7b8:	50000300 	.word	0x50000300
 800f7bc:	4b59      	ldr	r3, [pc, #356]	; (800f924 <HAL_ADC_ConfigChannel+0x854>)
 800f7be:	4618      	mov	r0, r3
 800f7c0:	f7fe ffd6 	bl	800e770 <LL_ADC_GetCommonPathInternalCh>
 800f7c4:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	4a56      	ldr	r2, [pc, #344]	; (800f928 <HAL_ADC_ConfigChannel+0x858>)
 800f7ce:	4293      	cmp	r3, r2
 800f7d0:	d004      	beq.n	800f7dc <HAL_ADC_ConfigChannel+0x70c>
 800f7d2:	683b      	ldr	r3, [r7, #0]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	4a55      	ldr	r2, [pc, #340]	; (800f92c <HAL_ADC_ConfigChannel+0x85c>)
 800f7d8:	4293      	cmp	r3, r2
 800f7da:	d13a      	bne.n	800f852 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800f7dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f7e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d134      	bne.n	800f852 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f7f0:	d005      	beq.n	800f7fe <HAL_ADC_ConfigChannel+0x72e>
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	4a4e      	ldr	r2, [pc, #312]	; (800f930 <HAL_ADC_ConfigChannel+0x860>)
 800f7f8:	4293      	cmp	r3, r2
 800f7fa:	f040 8085 	bne.w	800f908 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f806:	d004      	beq.n	800f812 <HAL_ADC_ConfigChannel+0x742>
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	4a49      	ldr	r2, [pc, #292]	; (800f934 <HAL_ADC_ConfigChannel+0x864>)
 800f80e:	4293      	cmp	r3, r2
 800f810:	d101      	bne.n	800f816 <HAL_ADC_ConfigChannel+0x746>
 800f812:	4a49      	ldr	r2, [pc, #292]	; (800f938 <HAL_ADC_ConfigChannel+0x868>)
 800f814:	e000      	b.n	800f818 <HAL_ADC_ConfigChannel+0x748>
 800f816:	4a43      	ldr	r2, [pc, #268]	; (800f924 <HAL_ADC_ConfigChannel+0x854>)
 800f818:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f81c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800f820:	4619      	mov	r1, r3
 800f822:	4610      	mov	r0, r2
 800f824:	f7fe ff91 	bl	800e74a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800f828:	4b44      	ldr	r3, [pc, #272]	; (800f93c <HAL_ADC_ConfigChannel+0x86c>)
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	099b      	lsrs	r3, r3, #6
 800f82e:	4a44      	ldr	r2, [pc, #272]	; (800f940 <HAL_ADC_ConfigChannel+0x870>)
 800f830:	fba2 2303 	umull	r2, r3, r2, r3
 800f834:	099b      	lsrs	r3, r3, #6
 800f836:	1c5a      	adds	r2, r3, #1
 800f838:	4613      	mov	r3, r2
 800f83a:	005b      	lsls	r3, r3, #1
 800f83c:	4413      	add	r3, r2
 800f83e:	009b      	lsls	r3, r3, #2
 800f840:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800f842:	e002      	b.n	800f84a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	3b01      	subs	r3, #1
 800f848:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d1f9      	bne.n	800f844 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800f850:	e05a      	b.n	800f908 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	4a3b      	ldr	r2, [pc, #236]	; (800f944 <HAL_ADC_ConfigChannel+0x874>)
 800f858:	4293      	cmp	r3, r2
 800f85a:	d125      	bne.n	800f8a8 <HAL_ADC_ConfigChannel+0x7d8>
 800f85c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f860:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f864:	2b00      	cmp	r3, #0
 800f866:	d11f      	bne.n	800f8a8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	4a31      	ldr	r2, [pc, #196]	; (800f934 <HAL_ADC_ConfigChannel+0x864>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d104      	bne.n	800f87c <HAL_ADC_ConfigChannel+0x7ac>
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	4a34      	ldr	r2, [pc, #208]	; (800f948 <HAL_ADC_ConfigChannel+0x878>)
 800f878:	4293      	cmp	r3, r2
 800f87a:	d047      	beq.n	800f90c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f884:	d004      	beq.n	800f890 <HAL_ADC_ConfigChannel+0x7c0>
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	4a2a      	ldr	r2, [pc, #168]	; (800f934 <HAL_ADC_ConfigChannel+0x864>)
 800f88c:	4293      	cmp	r3, r2
 800f88e:	d101      	bne.n	800f894 <HAL_ADC_ConfigChannel+0x7c4>
 800f890:	4a29      	ldr	r2, [pc, #164]	; (800f938 <HAL_ADC_ConfigChannel+0x868>)
 800f892:	e000      	b.n	800f896 <HAL_ADC_ConfigChannel+0x7c6>
 800f894:	4a23      	ldr	r2, [pc, #140]	; (800f924 <HAL_ADC_ConfigChannel+0x854>)
 800f896:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f89a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800f89e:	4619      	mov	r1, r3
 800f8a0:	4610      	mov	r0, r2
 800f8a2:	f7fe ff52 	bl	800e74a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800f8a6:	e031      	b.n	800f90c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800f8a8:	683b      	ldr	r3, [r7, #0]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	4a27      	ldr	r2, [pc, #156]	; (800f94c <HAL_ADC_ConfigChannel+0x87c>)
 800f8ae:	4293      	cmp	r3, r2
 800f8b0:	d12d      	bne.n	800f90e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800f8b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f8b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d127      	bne.n	800f90e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	4a1c      	ldr	r2, [pc, #112]	; (800f934 <HAL_ADC_ConfigChannel+0x864>)
 800f8c4:	4293      	cmp	r3, r2
 800f8c6:	d022      	beq.n	800f90e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f8d0:	d004      	beq.n	800f8dc <HAL_ADC_ConfigChannel+0x80c>
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	4a17      	ldr	r2, [pc, #92]	; (800f934 <HAL_ADC_ConfigChannel+0x864>)
 800f8d8:	4293      	cmp	r3, r2
 800f8da:	d101      	bne.n	800f8e0 <HAL_ADC_ConfigChannel+0x810>
 800f8dc:	4a16      	ldr	r2, [pc, #88]	; (800f938 <HAL_ADC_ConfigChannel+0x868>)
 800f8de:	e000      	b.n	800f8e2 <HAL_ADC_ConfigChannel+0x812>
 800f8e0:	4a10      	ldr	r2, [pc, #64]	; (800f924 <HAL_ADC_ConfigChannel+0x854>)
 800f8e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f8e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800f8ea:	4619      	mov	r1, r3
 800f8ec:	4610      	mov	r0, r2
 800f8ee:	f7fe ff2c 	bl	800e74a <LL_ADC_SetCommonPathInternalCh>
 800f8f2:	e00c      	b.n	800f90e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f8f8:	f043 0220 	orr.w	r2, r3, #32
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800f900:	2301      	movs	r3, #1
 800f902:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800f906:	e002      	b.n	800f90e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800f908:	bf00      	nop
 800f90a:	e000      	b.n	800f90e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800f90c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	2200      	movs	r2, #0
 800f912:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800f916:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800f91a:	4618      	mov	r0, r3
 800f91c:	37d8      	adds	r7, #216	; 0xd8
 800f91e:	46bd      	mov	sp, r7
 800f920:	bd80      	pop	{r7, pc}
 800f922:	bf00      	nop
 800f924:	50000700 	.word	0x50000700
 800f928:	c3210000 	.word	0xc3210000
 800f92c:	90c00010 	.word	0x90c00010
 800f930:	50000600 	.word	0x50000600
 800f934:	50000100 	.word	0x50000100
 800f938:	50000300 	.word	0x50000300
 800f93c:	20000004 	.word	0x20000004
 800f940:	053e2d63 	.word	0x053e2d63
 800f944:	c7520000 	.word	0xc7520000
 800f948:	50000500 	.word	0x50000500
 800f94c:	cb840000 	.word	0xcb840000

0800f950 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800f950:	b580      	push	{r7, lr}
 800f952:	b084      	sub	sp, #16
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	4618      	mov	r0, r3
 800f95e:	f7ff f8b5 	bl	800eacc <LL_ADC_IsEnabled>
 800f962:	4603      	mov	r3, r0
 800f964:	2b00      	cmp	r3, #0
 800f966:	d14d      	bne.n	800fa04 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	689a      	ldr	r2, [r3, #8]
 800f96e:	4b28      	ldr	r3, [pc, #160]	; (800fa10 <ADC_Enable+0xc0>)
 800f970:	4013      	ands	r3, r2
 800f972:	2b00      	cmp	r3, #0
 800f974:	d00d      	beq.n	800f992 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f97a:	f043 0210 	orr.w	r2, r3, #16
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f986:	f043 0201 	orr.w	r2, r3, #1
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800f98e:	2301      	movs	r3, #1
 800f990:	e039      	b.n	800fa06 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	4618      	mov	r0, r3
 800f998:	f7ff f884 	bl	800eaa4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800f99c:	f7fe fe94 	bl	800e6c8 <HAL_GetTick>
 800f9a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800f9a2:	e028      	b.n	800f9f6 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	f7ff f88f 	bl	800eacc <LL_ADC_IsEnabled>
 800f9ae:	4603      	mov	r3, r0
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d104      	bne.n	800f9be <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f7ff f873 	bl	800eaa4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800f9be:	f7fe fe83 	bl	800e6c8 <HAL_GetTick>
 800f9c2:	4602      	mov	r2, r0
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	1ad3      	subs	r3, r2, r3
 800f9c8:	2b02      	cmp	r3, #2
 800f9ca:	d914      	bls.n	800f9f6 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	f003 0301 	and.w	r3, r3, #1
 800f9d6:	2b01      	cmp	r3, #1
 800f9d8:	d00d      	beq.n	800f9f6 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f9de:	f043 0210 	orr.w	r2, r3, #16
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f9ea:	f043 0201 	orr.w	r2, r3, #1
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800f9f2:	2301      	movs	r3, #1
 800f9f4:	e007      	b.n	800fa06 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	f003 0301 	and.w	r3, r3, #1
 800fa00:	2b01      	cmp	r3, #1
 800fa02:	d1cf      	bne.n	800f9a4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800fa04:	2300      	movs	r3, #0
}
 800fa06:	4618      	mov	r0, r3
 800fa08:	3710      	adds	r7, #16
 800fa0a:	46bd      	mov	sp, r7
 800fa0c:	bd80      	pop	{r7, pc}
 800fa0e:	bf00      	nop
 800fa10:	8000003f 	.word	0x8000003f

0800fa14 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800fa14:	b580      	push	{r7, lr}
 800fa16:	b084      	sub	sp, #16
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa20:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa26:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d14b      	bne.n	800fac6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	f003 0308 	and.w	r3, r3, #8
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d021      	beq.n	800fa8c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	f7fe ff3b 	bl	800e8c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800fa52:	4603      	mov	r3, r0
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d032      	beq.n	800fabe <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	68db      	ldr	r3, [r3, #12]
 800fa5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d12b      	bne.n	800fabe <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d11f      	bne.n	800fabe <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa82:	f043 0201 	orr.w	r2, r3, #1
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	65da      	str	r2, [r3, #92]	; 0x5c
 800fa8a:	e018      	b.n	800fabe <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	68db      	ldr	r3, [r3, #12]
 800fa92:	f003 0302 	and.w	r3, r3, #2
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d111      	bne.n	800fabe <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800faaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d105      	bne.n	800fabe <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fab6:	f043 0201 	orr.w	r2, r3, #1
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800fabe:	68f8      	ldr	r0, [r7, #12]
 800fac0:	f7ff fae8 	bl	800f094 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800fac4:	e00e      	b.n	800fae4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800faca:	f003 0310 	and.w	r3, r3, #16
 800face:	2b00      	cmp	r3, #0
 800fad0:	d003      	beq.n	800fada <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800fad2:	68f8      	ldr	r0, [r7, #12]
 800fad4:	f7ff faf2 	bl	800f0bc <HAL_ADC_ErrorCallback>
}
 800fad8:	e004      	b.n	800fae4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fae0:	6878      	ldr	r0, [r7, #4]
 800fae2:	4798      	blx	r3
}
 800fae4:	bf00      	nop
 800fae6:	3710      	adds	r7, #16
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}

0800faec <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b084      	sub	sp, #16
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800faf8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800fafa:	68f8      	ldr	r0, [r7, #12]
 800fafc:	f7ff fad4 	bl	800f0a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800fb00:	bf00      	nop
 800fb02:	3710      	adds	r7, #16
 800fb04:	46bd      	mov	sp, r7
 800fb06:	bd80      	pop	{r7, pc}

0800fb08 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b084      	sub	sp, #16
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb14:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb1a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fb26:	f043 0204 	orr.w	r2, r3, #4
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800fb2e:	68f8      	ldr	r0, [r7, #12]
 800fb30:	f7ff fac4 	bl	800f0bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800fb34:	bf00      	nop
 800fb36:	3710      	adds	r7, #16
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	bd80      	pop	{r7, pc}

0800fb3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800fb3c:	b480      	push	{r7}
 800fb3e:	b085      	sub	sp, #20
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f003 0307 	and.w	r3, r3, #7
 800fb4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800fb4c:	4b0c      	ldr	r3, [pc, #48]	; (800fb80 <__NVIC_SetPriorityGrouping+0x44>)
 800fb4e:	68db      	ldr	r3, [r3, #12]
 800fb50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800fb52:	68ba      	ldr	r2, [r7, #8]
 800fb54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800fb58:	4013      	ands	r3, r2
 800fb5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800fb60:	68bb      	ldr	r3, [r7, #8]
 800fb62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800fb64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800fb68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800fb6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800fb6e:	4a04      	ldr	r2, [pc, #16]	; (800fb80 <__NVIC_SetPriorityGrouping+0x44>)
 800fb70:	68bb      	ldr	r3, [r7, #8]
 800fb72:	60d3      	str	r3, [r2, #12]
}
 800fb74:	bf00      	nop
 800fb76:	3714      	adds	r7, #20
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7e:	4770      	bx	lr
 800fb80:	e000ed00 	.word	0xe000ed00

0800fb84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800fb84:	b480      	push	{r7}
 800fb86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800fb88:	4b04      	ldr	r3, [pc, #16]	; (800fb9c <__NVIC_GetPriorityGrouping+0x18>)
 800fb8a:	68db      	ldr	r3, [r3, #12]
 800fb8c:	0a1b      	lsrs	r3, r3, #8
 800fb8e:	f003 0307 	and.w	r3, r3, #7
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	46bd      	mov	sp, r7
 800fb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9a:	4770      	bx	lr
 800fb9c:	e000ed00 	.word	0xe000ed00

0800fba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800fba0:	b480      	push	{r7}
 800fba2:	b083      	sub	sp, #12
 800fba4:	af00      	add	r7, sp, #0
 800fba6:	4603      	mov	r3, r0
 800fba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fbaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	db0b      	blt.n	800fbca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800fbb2:	79fb      	ldrb	r3, [r7, #7]
 800fbb4:	f003 021f 	and.w	r2, r3, #31
 800fbb8:	4907      	ldr	r1, [pc, #28]	; (800fbd8 <__NVIC_EnableIRQ+0x38>)
 800fbba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbbe:	095b      	lsrs	r3, r3, #5
 800fbc0:	2001      	movs	r0, #1
 800fbc2:	fa00 f202 	lsl.w	r2, r0, r2
 800fbc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800fbca:	bf00      	nop
 800fbcc:	370c      	adds	r7, #12
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd4:	4770      	bx	lr
 800fbd6:	bf00      	nop
 800fbd8:	e000e100 	.word	0xe000e100

0800fbdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800fbdc:	b480      	push	{r7}
 800fbde:	b083      	sub	sp, #12
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	6039      	str	r1, [r7, #0]
 800fbe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fbe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	db0a      	blt.n	800fc06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fbf0:	683b      	ldr	r3, [r7, #0]
 800fbf2:	b2da      	uxtb	r2, r3
 800fbf4:	490c      	ldr	r1, [pc, #48]	; (800fc28 <__NVIC_SetPriority+0x4c>)
 800fbf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbfa:	0112      	lsls	r2, r2, #4
 800fbfc:	b2d2      	uxtb	r2, r2
 800fbfe:	440b      	add	r3, r1
 800fc00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800fc04:	e00a      	b.n	800fc1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	b2da      	uxtb	r2, r3
 800fc0a:	4908      	ldr	r1, [pc, #32]	; (800fc2c <__NVIC_SetPriority+0x50>)
 800fc0c:	79fb      	ldrb	r3, [r7, #7]
 800fc0e:	f003 030f 	and.w	r3, r3, #15
 800fc12:	3b04      	subs	r3, #4
 800fc14:	0112      	lsls	r2, r2, #4
 800fc16:	b2d2      	uxtb	r2, r2
 800fc18:	440b      	add	r3, r1
 800fc1a:	761a      	strb	r2, [r3, #24]
}
 800fc1c:	bf00      	nop
 800fc1e:	370c      	adds	r7, #12
 800fc20:	46bd      	mov	sp, r7
 800fc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc26:	4770      	bx	lr
 800fc28:	e000e100 	.word	0xe000e100
 800fc2c:	e000ed00 	.word	0xe000ed00

0800fc30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800fc30:	b480      	push	{r7}
 800fc32:	b089      	sub	sp, #36	; 0x24
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	60f8      	str	r0, [r7, #12]
 800fc38:	60b9      	str	r1, [r7, #8]
 800fc3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	f003 0307 	and.w	r3, r3, #7
 800fc42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800fc44:	69fb      	ldr	r3, [r7, #28]
 800fc46:	f1c3 0307 	rsb	r3, r3, #7
 800fc4a:	2b04      	cmp	r3, #4
 800fc4c:	bf28      	it	cs
 800fc4e:	2304      	movcs	r3, #4
 800fc50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800fc52:	69fb      	ldr	r3, [r7, #28]
 800fc54:	3304      	adds	r3, #4
 800fc56:	2b06      	cmp	r3, #6
 800fc58:	d902      	bls.n	800fc60 <NVIC_EncodePriority+0x30>
 800fc5a:	69fb      	ldr	r3, [r7, #28]
 800fc5c:	3b03      	subs	r3, #3
 800fc5e:	e000      	b.n	800fc62 <NVIC_EncodePriority+0x32>
 800fc60:	2300      	movs	r3, #0
 800fc62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800fc64:	f04f 32ff 	mov.w	r2, #4294967295
 800fc68:	69bb      	ldr	r3, [r7, #24]
 800fc6a:	fa02 f303 	lsl.w	r3, r2, r3
 800fc6e:	43da      	mvns	r2, r3
 800fc70:	68bb      	ldr	r3, [r7, #8]
 800fc72:	401a      	ands	r2, r3
 800fc74:	697b      	ldr	r3, [r7, #20]
 800fc76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800fc78:	f04f 31ff 	mov.w	r1, #4294967295
 800fc7c:	697b      	ldr	r3, [r7, #20]
 800fc7e:	fa01 f303 	lsl.w	r3, r1, r3
 800fc82:	43d9      	mvns	r1, r3
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800fc88:	4313      	orrs	r3, r2
         );
}
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	3724      	adds	r7, #36	; 0x24
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc94:	4770      	bx	lr

0800fc96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800fc96:	b580      	push	{r7, lr}
 800fc98:	b082      	sub	sp, #8
 800fc9a:	af00      	add	r7, sp, #0
 800fc9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800fc9e:	6878      	ldr	r0, [r7, #4]
 800fca0:	f7ff ff4c 	bl	800fb3c <__NVIC_SetPriorityGrouping>
}
 800fca4:	bf00      	nop
 800fca6:	3708      	adds	r7, #8
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	bd80      	pop	{r7, pc}

0800fcac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800fcac:	b580      	push	{r7, lr}
 800fcae:	b086      	sub	sp, #24
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	60b9      	str	r1, [r7, #8]
 800fcb6:	607a      	str	r2, [r7, #4]
 800fcb8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800fcba:	f7ff ff63 	bl	800fb84 <__NVIC_GetPriorityGrouping>
 800fcbe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800fcc0:	687a      	ldr	r2, [r7, #4]
 800fcc2:	68b9      	ldr	r1, [r7, #8]
 800fcc4:	6978      	ldr	r0, [r7, #20]
 800fcc6:	f7ff ffb3 	bl	800fc30 <NVIC_EncodePriority>
 800fcca:	4602      	mov	r2, r0
 800fccc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fcd0:	4611      	mov	r1, r2
 800fcd2:	4618      	mov	r0, r3
 800fcd4:	f7ff ff82 	bl	800fbdc <__NVIC_SetPriority>
}
 800fcd8:	bf00      	nop
 800fcda:	3718      	adds	r7, #24
 800fcdc:	46bd      	mov	sp, r7
 800fcde:	bd80      	pop	{r7, pc}

0800fce0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800fce0:	b580      	push	{r7, lr}
 800fce2:	b082      	sub	sp, #8
 800fce4:	af00      	add	r7, sp, #0
 800fce6:	4603      	mov	r3, r0
 800fce8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800fcea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fcee:	4618      	mov	r0, r3
 800fcf0:	f7ff ff56 	bl	800fba0 <__NVIC_EnableIRQ>
}
 800fcf4:	bf00      	nop
 800fcf6:	3708      	adds	r7, #8
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	bd80      	pop	{r7, pc}

0800fcfc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b084      	sub	sp, #16
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d101      	bne.n	800fd0e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800fd0a:	2301      	movs	r3, #1
 800fd0c:	e08d      	b.n	800fe2a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	461a      	mov	r2, r3
 800fd14:	4b47      	ldr	r3, [pc, #284]	; (800fe34 <HAL_DMA_Init+0x138>)
 800fd16:	429a      	cmp	r2, r3
 800fd18:	d80f      	bhi.n	800fd3a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	461a      	mov	r2, r3
 800fd20:	4b45      	ldr	r3, [pc, #276]	; (800fe38 <HAL_DMA_Init+0x13c>)
 800fd22:	4413      	add	r3, r2
 800fd24:	4a45      	ldr	r2, [pc, #276]	; (800fe3c <HAL_DMA_Init+0x140>)
 800fd26:	fba2 2303 	umull	r2, r3, r2, r3
 800fd2a:	091b      	lsrs	r3, r3, #4
 800fd2c:	009a      	lsls	r2, r3, #2
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	4a42      	ldr	r2, [pc, #264]	; (800fe40 <HAL_DMA_Init+0x144>)
 800fd36:	641a      	str	r2, [r3, #64]	; 0x40
 800fd38:	e00e      	b.n	800fd58 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	461a      	mov	r2, r3
 800fd40:	4b40      	ldr	r3, [pc, #256]	; (800fe44 <HAL_DMA_Init+0x148>)
 800fd42:	4413      	add	r3, r2
 800fd44:	4a3d      	ldr	r2, [pc, #244]	; (800fe3c <HAL_DMA_Init+0x140>)
 800fd46:	fba2 2303 	umull	r2, r3, r2, r3
 800fd4a:	091b      	lsrs	r3, r3, #4
 800fd4c:	009a      	lsls	r2, r3, #2
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	4a3c      	ldr	r2, [pc, #240]	; (800fe48 <HAL_DMA_Init+0x14c>)
 800fd56:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	2202      	movs	r2, #2
 800fd5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800fd6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fd72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800fd7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	691b      	ldr	r3, [r3, #16]
 800fd82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800fd88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	699b      	ldr	r3, [r3, #24]
 800fd8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800fd94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	6a1b      	ldr	r3, [r3, #32]
 800fd9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800fd9c:	68fa      	ldr	r2, [r7, #12]
 800fd9e:	4313      	orrs	r3, r2
 800fda0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	68fa      	ldr	r2, [r7, #12]
 800fda8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800fdaa:	6878      	ldr	r0, [r7, #4]
 800fdac:	f000 fa76 	bl	801029c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	689b      	ldr	r3, [r3, #8]
 800fdb4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800fdb8:	d102      	bne.n	800fdc0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	685a      	ldr	r2, [r3, #4]
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fdc8:	b2d2      	uxtb	r2, r2
 800fdca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fdd0:	687a      	ldr	r2, [r7, #4]
 800fdd2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800fdd4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	685b      	ldr	r3, [r3, #4]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d010      	beq.n	800fe00 <HAL_DMA_Init+0x104>
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	685b      	ldr	r3, [r3, #4]
 800fde2:	2b04      	cmp	r3, #4
 800fde4:	d80c      	bhi.n	800fe00 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800fde6:	6878      	ldr	r0, [r7, #4]
 800fde8:	f000 fa96 	bl	8010318 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fdf8:	687a      	ldr	r2, [r7, #4]
 800fdfa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800fdfc:	605a      	str	r2, [r3, #4]
 800fdfe:	e008      	b.n	800fe12 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	2200      	movs	r2, #0
 800fe04:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	2200      	movs	r2, #0
 800fe0a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	2200      	movs	r2, #0
 800fe10:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	2200      	movs	r2, #0
 800fe16:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	2201      	movs	r2, #1
 800fe1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	2200      	movs	r2, #0
 800fe24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800fe28:	2300      	movs	r3, #0
}
 800fe2a:	4618      	mov	r0, r3
 800fe2c:	3710      	adds	r7, #16
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	bd80      	pop	{r7, pc}
 800fe32:	bf00      	nop
 800fe34:	40020407 	.word	0x40020407
 800fe38:	bffdfff8 	.word	0xbffdfff8
 800fe3c:	cccccccd 	.word	0xcccccccd
 800fe40:	40020000 	.word	0x40020000
 800fe44:	bffdfbf8 	.word	0xbffdfbf8
 800fe48:	40020400 	.word	0x40020400

0800fe4c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b086      	sub	sp, #24
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	60f8      	str	r0, [r7, #12]
 800fe54:	60b9      	str	r1, [r7, #8]
 800fe56:	607a      	str	r2, [r7, #4]
 800fe58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800fe64:	2b01      	cmp	r3, #1
 800fe66:	d101      	bne.n	800fe6c <HAL_DMA_Start_IT+0x20>
 800fe68:	2302      	movs	r3, #2
 800fe6a:	e066      	b.n	800ff3a <HAL_DMA_Start_IT+0xee>
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	2201      	movs	r2, #1
 800fe70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800fe7a:	b2db      	uxtb	r3, r3
 800fe7c:	2b01      	cmp	r3, #1
 800fe7e:	d155      	bne.n	800ff2c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	2202      	movs	r2, #2
 800fe84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	2200      	movs	r2, #0
 800fe8c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	681a      	ldr	r2, [r3, #0]
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	f022 0201 	bic.w	r2, r2, #1
 800fe9c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800fe9e:	683b      	ldr	r3, [r7, #0]
 800fea0:	687a      	ldr	r2, [r7, #4]
 800fea2:	68b9      	ldr	r1, [r7, #8]
 800fea4:	68f8      	ldr	r0, [r7, #12]
 800fea6:	f000 f9bb 	bl	8010220 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d008      	beq.n	800fec4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	681a      	ldr	r2, [r3, #0]
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	f042 020e 	orr.w	r2, r2, #14
 800fec0:	601a      	str	r2, [r3, #0]
 800fec2:	e00f      	b.n	800fee4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	681a      	ldr	r2, [r3, #0]
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	f022 0204 	bic.w	r2, r2, #4
 800fed2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	681a      	ldr	r2, [r3, #0]
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	f042 020a 	orr.w	r2, r2, #10
 800fee2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d007      	beq.n	800ff02 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fef6:	681a      	ldr	r2, [r3, #0]
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fefc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ff00:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d007      	beq.n	800ff1a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff0e:	681a      	ldr	r2, [r3, #0]
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ff18:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	681a      	ldr	r2, [r3, #0]
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	f042 0201 	orr.w	r2, r2, #1
 800ff28:	601a      	str	r2, [r3, #0]
 800ff2a:	e005      	b.n	800ff38 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	2200      	movs	r2, #0
 800ff30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800ff34:	2302      	movs	r3, #2
 800ff36:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800ff38:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	3718      	adds	r7, #24
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	bd80      	pop	{r7, pc}

0800ff42 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ff42:	b480      	push	{r7}
 800ff44:	b085      	sub	sp, #20
 800ff46:	af00      	add	r7, sp, #0
 800ff48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800ff54:	b2db      	uxtb	r3, r3
 800ff56:	2b02      	cmp	r3, #2
 800ff58:	d005      	beq.n	800ff66 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	2204      	movs	r2, #4
 800ff5e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800ff60:	2301      	movs	r3, #1
 800ff62:	73fb      	strb	r3, [r7, #15]
 800ff64:	e037      	b.n	800ffd6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	681a      	ldr	r2, [r3, #0]
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	681b      	ldr	r3, [r3, #0]
 800ff70:	f022 020e 	bic.w	r2, r2, #14
 800ff74:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ff7a:	681a      	ldr	r2, [r3, #0]
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ff80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ff84:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	681a      	ldr	r2, [r3, #0]
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	f022 0201 	bic.w	r2, r2, #1
 800ff94:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ff9a:	f003 021f 	and.w	r2, r3, #31
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffa2:	2101      	movs	r1, #1
 800ffa4:	fa01 f202 	lsl.w	r2, r1, r2
 800ffa8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ffae:	687a      	ldr	r2, [r7, #4]
 800ffb0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800ffb2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d00c      	beq.n	800ffd6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ffc0:	681a      	ldr	r2, [r3, #0]
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ffc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ffca:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ffd0:	687a      	ldr	r2, [r7, #4]
 800ffd2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800ffd4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	2201      	movs	r2, #1
 800ffda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	2200      	movs	r2, #0
 800ffe2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800ffe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffe8:	4618      	mov	r0, r3
 800ffea:	3714      	adds	r7, #20
 800ffec:	46bd      	mov	sp, r7
 800ffee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fff2:	4770      	bx	lr

0800fff4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b084      	sub	sp, #16
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fffc:	2300      	movs	r3, #0
 800fffe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8010006:	b2db      	uxtb	r3, r3
 8010008:	2b02      	cmp	r3, #2
 801000a:	d00d      	beq.n	8010028 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	2204      	movs	r2, #4
 8010010:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	2201      	movs	r2, #1
 8010016:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	2200      	movs	r2, #0
 801001e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8010022:	2301      	movs	r3, #1
 8010024:	73fb      	strb	r3, [r7, #15]
 8010026:	e047      	b.n	80100b8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	681a      	ldr	r2, [r3, #0]
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	f022 020e 	bic.w	r2, r2, #14
 8010036:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	681a      	ldr	r2, [r3, #0]
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	f022 0201 	bic.w	r2, r2, #1
 8010046:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801004c:	681a      	ldr	r2, [r3, #0]
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010052:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010056:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801005c:	f003 021f 	and.w	r2, r3, #31
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010064:	2101      	movs	r1, #1
 8010066:	fa01 f202 	lsl.w	r2, r1, r2
 801006a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010070:	687a      	ldr	r2, [r7, #4]
 8010072:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8010074:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801007a:	2b00      	cmp	r3, #0
 801007c:	d00c      	beq.n	8010098 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010082:	681a      	ldr	r2, [r3, #0]
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010088:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801008c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010092:	687a      	ldr	r2, [r7, #4]
 8010094:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8010096:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	2201      	movs	r2, #1
 801009c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	2200      	movs	r2, #0
 80100a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d003      	beq.n	80100b8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80100b4:	6878      	ldr	r0, [r7, #4]
 80100b6:	4798      	blx	r3
    }
  }
  return status;
 80100b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80100ba:	4618      	mov	r0, r3
 80100bc:	3710      	adds	r7, #16
 80100be:	46bd      	mov	sp, r7
 80100c0:	bd80      	pop	{r7, pc}

080100c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80100c2:	b580      	push	{r7, lr}
 80100c4:	b084      	sub	sp, #16
 80100c6:	af00      	add	r7, sp, #0
 80100c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80100de:	f003 031f 	and.w	r3, r3, #31
 80100e2:	2204      	movs	r2, #4
 80100e4:	409a      	lsls	r2, r3
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	4013      	ands	r3, r2
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d026      	beq.n	801013c <HAL_DMA_IRQHandler+0x7a>
 80100ee:	68bb      	ldr	r3, [r7, #8]
 80100f0:	f003 0304 	and.w	r3, r3, #4
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d021      	beq.n	801013c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	f003 0320 	and.w	r3, r3, #32
 8010102:	2b00      	cmp	r3, #0
 8010104:	d107      	bne.n	8010116 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	681a      	ldr	r2, [r3, #0]
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	f022 0204 	bic.w	r2, r2, #4
 8010114:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801011a:	f003 021f 	and.w	r2, r3, #31
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010122:	2104      	movs	r1, #4
 8010124:	fa01 f202 	lsl.w	r2, r1, r2
 8010128:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801012e:	2b00      	cmp	r3, #0
 8010130:	d071      	beq.n	8010216 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010136:	6878      	ldr	r0, [r7, #4]
 8010138:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 801013a:	e06c      	b.n	8010216 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010140:	f003 031f 	and.w	r3, r3, #31
 8010144:	2202      	movs	r2, #2
 8010146:	409a      	lsls	r2, r3
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	4013      	ands	r3, r2
 801014c:	2b00      	cmp	r3, #0
 801014e:	d02e      	beq.n	80101ae <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8010150:	68bb      	ldr	r3, [r7, #8]
 8010152:	f003 0302 	and.w	r3, r3, #2
 8010156:	2b00      	cmp	r3, #0
 8010158:	d029      	beq.n	80101ae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	f003 0320 	and.w	r3, r3, #32
 8010164:	2b00      	cmp	r3, #0
 8010166:	d10b      	bne.n	8010180 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	681a      	ldr	r2, [r3, #0]
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	681b      	ldr	r3, [r3, #0]
 8010172:	f022 020a 	bic.w	r2, r2, #10
 8010176:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	2201      	movs	r2, #1
 801017c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010184:	f003 021f 	and.w	r2, r3, #31
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801018c:	2102      	movs	r1, #2
 801018e:	fa01 f202 	lsl.w	r2, r1, r2
 8010192:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	2200      	movs	r2, #0
 8010198:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d038      	beq.n	8010216 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80101a8:	6878      	ldr	r0, [r7, #4]
 80101aa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80101ac:	e033      	b.n	8010216 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80101b2:	f003 031f 	and.w	r3, r3, #31
 80101b6:	2208      	movs	r2, #8
 80101b8:	409a      	lsls	r2, r3
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	4013      	ands	r3, r2
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d02a      	beq.n	8010218 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80101c2:	68bb      	ldr	r3, [r7, #8]
 80101c4:	f003 0308 	and.w	r3, r3, #8
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d025      	beq.n	8010218 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	681a      	ldr	r2, [r3, #0]
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	f022 020e 	bic.w	r2, r2, #14
 80101da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80101e0:	f003 021f 	and.w	r2, r3, #31
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101e8:	2101      	movs	r1, #1
 80101ea:	fa01 f202 	lsl.w	r2, r1, r2
 80101ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	2201      	movs	r2, #1
 80101f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	2201      	movs	r2, #1
 80101fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	2200      	movs	r2, #0
 8010202:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801020a:	2b00      	cmp	r3, #0
 801020c:	d004      	beq.n	8010218 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010212:	6878      	ldr	r0, [r7, #4]
 8010214:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8010216:	bf00      	nop
 8010218:	bf00      	nop
}
 801021a:	3710      	adds	r7, #16
 801021c:	46bd      	mov	sp, r7
 801021e:	bd80      	pop	{r7, pc}

08010220 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010220:	b480      	push	{r7}
 8010222:	b085      	sub	sp, #20
 8010224:	af00      	add	r7, sp, #0
 8010226:	60f8      	str	r0, [r7, #12]
 8010228:	60b9      	str	r1, [r7, #8]
 801022a:	607a      	str	r2, [r7, #4]
 801022c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010232:	68fa      	ldr	r2, [r7, #12]
 8010234:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8010236:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801023c:	2b00      	cmp	r3, #0
 801023e:	d004      	beq.n	801024a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010244:	68fa      	ldr	r2, [r7, #12]
 8010246:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8010248:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801024e:	f003 021f 	and.w	r2, r3, #31
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010256:	2101      	movs	r1, #1
 8010258:	fa01 f202 	lsl.w	r2, r1, r2
 801025c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	683a      	ldr	r2, [r7, #0]
 8010264:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	689b      	ldr	r3, [r3, #8]
 801026a:	2b10      	cmp	r3, #16
 801026c:	d108      	bne.n	8010280 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	687a      	ldr	r2, [r7, #4]
 8010274:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	68ba      	ldr	r2, [r7, #8]
 801027c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 801027e:	e007      	b.n	8010290 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	68ba      	ldr	r2, [r7, #8]
 8010286:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	687a      	ldr	r2, [r7, #4]
 801028e:	60da      	str	r2, [r3, #12]
}
 8010290:	bf00      	nop
 8010292:	3714      	adds	r7, #20
 8010294:	46bd      	mov	sp, r7
 8010296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801029a:	4770      	bx	lr

0801029c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 801029c:	b480      	push	{r7}
 801029e:	b087      	sub	sp, #28
 80102a0:	af00      	add	r7, sp, #0
 80102a2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	461a      	mov	r2, r3
 80102aa:	4b16      	ldr	r3, [pc, #88]	; (8010304 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80102ac:	429a      	cmp	r2, r3
 80102ae:	d802      	bhi.n	80102b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80102b0:	4b15      	ldr	r3, [pc, #84]	; (8010308 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80102b2:	617b      	str	r3, [r7, #20]
 80102b4:	e001      	b.n	80102ba <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80102b6:	4b15      	ldr	r3, [pc, #84]	; (801030c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80102b8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80102ba:	697b      	ldr	r3, [r7, #20]
 80102bc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	b2db      	uxtb	r3, r3
 80102c4:	3b08      	subs	r3, #8
 80102c6:	4a12      	ldr	r2, [pc, #72]	; (8010310 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80102c8:	fba2 2303 	umull	r2, r3, r2, r3
 80102cc:	091b      	lsrs	r3, r3, #4
 80102ce:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80102d4:	089b      	lsrs	r3, r3, #2
 80102d6:	009a      	lsls	r2, r3, #2
 80102d8:	693b      	ldr	r3, [r7, #16]
 80102da:	4413      	add	r3, r2
 80102dc:	461a      	mov	r2, r3
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	4a0b      	ldr	r2, [pc, #44]	; (8010314 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80102e6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	f003 031f 	and.w	r3, r3, #31
 80102ee:	2201      	movs	r2, #1
 80102f0:	409a      	lsls	r2, r3
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80102f6:	bf00      	nop
 80102f8:	371c      	adds	r7, #28
 80102fa:	46bd      	mov	sp, r7
 80102fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010300:	4770      	bx	lr
 8010302:	bf00      	nop
 8010304:	40020407 	.word	0x40020407
 8010308:	40020800 	.word	0x40020800
 801030c:	40020820 	.word	0x40020820
 8010310:	cccccccd 	.word	0xcccccccd
 8010314:	40020880 	.word	0x40020880

08010318 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8010318:	b480      	push	{r7}
 801031a:	b085      	sub	sp, #20
 801031c:	af00      	add	r7, sp, #0
 801031e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	685b      	ldr	r3, [r3, #4]
 8010324:	b2db      	uxtb	r3, r3
 8010326:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8010328:	68fa      	ldr	r2, [r7, #12]
 801032a:	4b0b      	ldr	r3, [pc, #44]	; (8010358 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 801032c:	4413      	add	r3, r2
 801032e:	009b      	lsls	r3, r3, #2
 8010330:	461a      	mov	r2, r3
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	4a08      	ldr	r2, [pc, #32]	; (801035c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 801033a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	3b01      	subs	r3, #1
 8010340:	f003 031f 	and.w	r3, r3, #31
 8010344:	2201      	movs	r2, #1
 8010346:	409a      	lsls	r2, r3
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 801034c:	bf00      	nop
 801034e:	3714      	adds	r7, #20
 8010350:	46bd      	mov	sp, r7
 8010352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010356:	4770      	bx	lr
 8010358:	1000823f 	.word	0x1000823f
 801035c:	40020940 	.word	0x40020940

08010360 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8010360:	b480      	push	{r7}
 8010362:	b087      	sub	sp, #28
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
 8010368:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 801036a:	2300      	movs	r3, #0
 801036c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 801036e:	e15a      	b.n	8010626 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	681a      	ldr	r2, [r3, #0]
 8010374:	2101      	movs	r1, #1
 8010376:	697b      	ldr	r3, [r7, #20]
 8010378:	fa01 f303 	lsl.w	r3, r1, r3
 801037c:	4013      	ands	r3, r2
 801037e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	2b00      	cmp	r3, #0
 8010384:	f000 814c 	beq.w	8010620 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8010388:	683b      	ldr	r3, [r7, #0]
 801038a:	685b      	ldr	r3, [r3, #4]
 801038c:	f003 0303 	and.w	r3, r3, #3
 8010390:	2b01      	cmp	r3, #1
 8010392:	d005      	beq.n	80103a0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8010394:	683b      	ldr	r3, [r7, #0]
 8010396:	685b      	ldr	r3, [r3, #4]
 8010398:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 801039c:	2b02      	cmp	r3, #2
 801039e:	d130      	bne.n	8010402 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	689b      	ldr	r3, [r3, #8]
 80103a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80103a6:	697b      	ldr	r3, [r7, #20]
 80103a8:	005b      	lsls	r3, r3, #1
 80103aa:	2203      	movs	r2, #3
 80103ac:	fa02 f303 	lsl.w	r3, r2, r3
 80103b0:	43db      	mvns	r3, r3
 80103b2:	693a      	ldr	r2, [r7, #16]
 80103b4:	4013      	ands	r3, r2
 80103b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80103b8:	683b      	ldr	r3, [r7, #0]
 80103ba:	68da      	ldr	r2, [r3, #12]
 80103bc:	697b      	ldr	r3, [r7, #20]
 80103be:	005b      	lsls	r3, r3, #1
 80103c0:	fa02 f303 	lsl.w	r3, r2, r3
 80103c4:	693a      	ldr	r2, [r7, #16]
 80103c6:	4313      	orrs	r3, r2
 80103c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	693a      	ldr	r2, [r7, #16]
 80103ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	685b      	ldr	r3, [r3, #4]
 80103d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80103d6:	2201      	movs	r2, #1
 80103d8:	697b      	ldr	r3, [r7, #20]
 80103da:	fa02 f303 	lsl.w	r3, r2, r3
 80103de:	43db      	mvns	r3, r3
 80103e0:	693a      	ldr	r2, [r7, #16]
 80103e2:	4013      	ands	r3, r2
 80103e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80103e6:	683b      	ldr	r3, [r7, #0]
 80103e8:	685b      	ldr	r3, [r3, #4]
 80103ea:	091b      	lsrs	r3, r3, #4
 80103ec:	f003 0201 	and.w	r2, r3, #1
 80103f0:	697b      	ldr	r3, [r7, #20]
 80103f2:	fa02 f303 	lsl.w	r3, r2, r3
 80103f6:	693a      	ldr	r2, [r7, #16]
 80103f8:	4313      	orrs	r3, r2
 80103fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	693a      	ldr	r2, [r7, #16]
 8010400:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8010402:	683b      	ldr	r3, [r7, #0]
 8010404:	685b      	ldr	r3, [r3, #4]
 8010406:	f003 0303 	and.w	r3, r3, #3
 801040a:	2b03      	cmp	r3, #3
 801040c:	d017      	beq.n	801043e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	68db      	ldr	r3, [r3, #12]
 8010412:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8010414:	697b      	ldr	r3, [r7, #20]
 8010416:	005b      	lsls	r3, r3, #1
 8010418:	2203      	movs	r2, #3
 801041a:	fa02 f303 	lsl.w	r3, r2, r3
 801041e:	43db      	mvns	r3, r3
 8010420:	693a      	ldr	r2, [r7, #16]
 8010422:	4013      	ands	r3, r2
 8010424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8010426:	683b      	ldr	r3, [r7, #0]
 8010428:	689a      	ldr	r2, [r3, #8]
 801042a:	697b      	ldr	r3, [r7, #20]
 801042c:	005b      	lsls	r3, r3, #1
 801042e:	fa02 f303 	lsl.w	r3, r2, r3
 8010432:	693a      	ldr	r2, [r7, #16]
 8010434:	4313      	orrs	r3, r2
 8010436:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	693a      	ldr	r2, [r7, #16]
 801043c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 801043e:	683b      	ldr	r3, [r7, #0]
 8010440:	685b      	ldr	r3, [r3, #4]
 8010442:	f003 0303 	and.w	r3, r3, #3
 8010446:	2b02      	cmp	r3, #2
 8010448:	d123      	bne.n	8010492 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 801044a:	697b      	ldr	r3, [r7, #20]
 801044c:	08da      	lsrs	r2, r3, #3
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	3208      	adds	r2, #8
 8010452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010456:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8010458:	697b      	ldr	r3, [r7, #20]
 801045a:	f003 0307 	and.w	r3, r3, #7
 801045e:	009b      	lsls	r3, r3, #2
 8010460:	220f      	movs	r2, #15
 8010462:	fa02 f303 	lsl.w	r3, r2, r3
 8010466:	43db      	mvns	r3, r3
 8010468:	693a      	ldr	r2, [r7, #16]
 801046a:	4013      	ands	r3, r2
 801046c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 801046e:	683b      	ldr	r3, [r7, #0]
 8010470:	691a      	ldr	r2, [r3, #16]
 8010472:	697b      	ldr	r3, [r7, #20]
 8010474:	f003 0307 	and.w	r3, r3, #7
 8010478:	009b      	lsls	r3, r3, #2
 801047a:	fa02 f303 	lsl.w	r3, r2, r3
 801047e:	693a      	ldr	r2, [r7, #16]
 8010480:	4313      	orrs	r3, r2
 8010482:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8010484:	697b      	ldr	r3, [r7, #20]
 8010486:	08da      	lsrs	r2, r3, #3
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	3208      	adds	r2, #8
 801048c:	6939      	ldr	r1, [r7, #16]
 801048e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8010498:	697b      	ldr	r3, [r7, #20]
 801049a:	005b      	lsls	r3, r3, #1
 801049c:	2203      	movs	r2, #3
 801049e:	fa02 f303 	lsl.w	r3, r2, r3
 80104a2:	43db      	mvns	r3, r3
 80104a4:	693a      	ldr	r2, [r7, #16]
 80104a6:	4013      	ands	r3, r2
 80104a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80104aa:	683b      	ldr	r3, [r7, #0]
 80104ac:	685b      	ldr	r3, [r3, #4]
 80104ae:	f003 0203 	and.w	r2, r3, #3
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	005b      	lsls	r3, r3, #1
 80104b6:	fa02 f303 	lsl.w	r3, r2, r3
 80104ba:	693a      	ldr	r2, [r7, #16]
 80104bc:	4313      	orrs	r3, r2
 80104be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	693a      	ldr	r2, [r7, #16]
 80104c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	685b      	ldr	r3, [r3, #4]
 80104ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	f000 80a6 	beq.w	8010620 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80104d4:	4b5b      	ldr	r3, [pc, #364]	; (8010644 <HAL_GPIO_Init+0x2e4>)
 80104d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80104d8:	4a5a      	ldr	r2, [pc, #360]	; (8010644 <HAL_GPIO_Init+0x2e4>)
 80104da:	f043 0301 	orr.w	r3, r3, #1
 80104de:	6613      	str	r3, [r2, #96]	; 0x60
 80104e0:	4b58      	ldr	r3, [pc, #352]	; (8010644 <HAL_GPIO_Init+0x2e4>)
 80104e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80104e4:	f003 0301 	and.w	r3, r3, #1
 80104e8:	60bb      	str	r3, [r7, #8]
 80104ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80104ec:	4a56      	ldr	r2, [pc, #344]	; (8010648 <HAL_GPIO_Init+0x2e8>)
 80104ee:	697b      	ldr	r3, [r7, #20]
 80104f0:	089b      	lsrs	r3, r3, #2
 80104f2:	3302      	adds	r3, #2
 80104f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80104f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80104fa:	697b      	ldr	r3, [r7, #20]
 80104fc:	f003 0303 	and.w	r3, r3, #3
 8010500:	009b      	lsls	r3, r3, #2
 8010502:	220f      	movs	r2, #15
 8010504:	fa02 f303 	lsl.w	r3, r2, r3
 8010508:	43db      	mvns	r3, r3
 801050a:	693a      	ldr	r2, [r7, #16]
 801050c:	4013      	ands	r3, r2
 801050e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8010516:	d01f      	beq.n	8010558 <HAL_GPIO_Init+0x1f8>
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	4a4c      	ldr	r2, [pc, #304]	; (801064c <HAL_GPIO_Init+0x2ec>)
 801051c:	4293      	cmp	r3, r2
 801051e:	d019      	beq.n	8010554 <HAL_GPIO_Init+0x1f4>
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	4a4b      	ldr	r2, [pc, #300]	; (8010650 <HAL_GPIO_Init+0x2f0>)
 8010524:	4293      	cmp	r3, r2
 8010526:	d013      	beq.n	8010550 <HAL_GPIO_Init+0x1f0>
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	4a4a      	ldr	r2, [pc, #296]	; (8010654 <HAL_GPIO_Init+0x2f4>)
 801052c:	4293      	cmp	r3, r2
 801052e:	d00d      	beq.n	801054c <HAL_GPIO_Init+0x1ec>
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	4a49      	ldr	r2, [pc, #292]	; (8010658 <HAL_GPIO_Init+0x2f8>)
 8010534:	4293      	cmp	r3, r2
 8010536:	d007      	beq.n	8010548 <HAL_GPIO_Init+0x1e8>
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	4a48      	ldr	r2, [pc, #288]	; (801065c <HAL_GPIO_Init+0x2fc>)
 801053c:	4293      	cmp	r3, r2
 801053e:	d101      	bne.n	8010544 <HAL_GPIO_Init+0x1e4>
 8010540:	2305      	movs	r3, #5
 8010542:	e00a      	b.n	801055a <HAL_GPIO_Init+0x1fa>
 8010544:	2306      	movs	r3, #6
 8010546:	e008      	b.n	801055a <HAL_GPIO_Init+0x1fa>
 8010548:	2304      	movs	r3, #4
 801054a:	e006      	b.n	801055a <HAL_GPIO_Init+0x1fa>
 801054c:	2303      	movs	r3, #3
 801054e:	e004      	b.n	801055a <HAL_GPIO_Init+0x1fa>
 8010550:	2302      	movs	r3, #2
 8010552:	e002      	b.n	801055a <HAL_GPIO_Init+0x1fa>
 8010554:	2301      	movs	r3, #1
 8010556:	e000      	b.n	801055a <HAL_GPIO_Init+0x1fa>
 8010558:	2300      	movs	r3, #0
 801055a:	697a      	ldr	r2, [r7, #20]
 801055c:	f002 0203 	and.w	r2, r2, #3
 8010560:	0092      	lsls	r2, r2, #2
 8010562:	4093      	lsls	r3, r2
 8010564:	693a      	ldr	r2, [r7, #16]
 8010566:	4313      	orrs	r3, r2
 8010568:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 801056a:	4937      	ldr	r1, [pc, #220]	; (8010648 <HAL_GPIO_Init+0x2e8>)
 801056c:	697b      	ldr	r3, [r7, #20]
 801056e:	089b      	lsrs	r3, r3, #2
 8010570:	3302      	adds	r3, #2
 8010572:	693a      	ldr	r2, [r7, #16]
 8010574:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8010578:	4b39      	ldr	r3, [pc, #228]	; (8010660 <HAL_GPIO_Init+0x300>)
 801057a:	689b      	ldr	r3, [r3, #8]
 801057c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	43db      	mvns	r3, r3
 8010582:	693a      	ldr	r2, [r7, #16]
 8010584:	4013      	ands	r3, r2
 8010586:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8010588:	683b      	ldr	r3, [r7, #0]
 801058a:	685b      	ldr	r3, [r3, #4]
 801058c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010590:	2b00      	cmp	r3, #0
 8010592:	d003      	beq.n	801059c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8010594:	693a      	ldr	r2, [r7, #16]
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	4313      	orrs	r3, r2
 801059a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 801059c:	4a30      	ldr	r2, [pc, #192]	; (8010660 <HAL_GPIO_Init+0x300>)
 801059e:	693b      	ldr	r3, [r7, #16]
 80105a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80105a2:	4b2f      	ldr	r3, [pc, #188]	; (8010660 <HAL_GPIO_Init+0x300>)
 80105a4:	68db      	ldr	r3, [r3, #12]
 80105a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	43db      	mvns	r3, r3
 80105ac:	693a      	ldr	r2, [r7, #16]
 80105ae:	4013      	ands	r3, r2
 80105b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	685b      	ldr	r3, [r3, #4]
 80105b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d003      	beq.n	80105c6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80105be:	693a      	ldr	r2, [r7, #16]
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	4313      	orrs	r3, r2
 80105c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80105c6:	4a26      	ldr	r2, [pc, #152]	; (8010660 <HAL_GPIO_Init+0x300>)
 80105c8:	693b      	ldr	r3, [r7, #16]
 80105ca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80105cc:	4b24      	ldr	r3, [pc, #144]	; (8010660 <HAL_GPIO_Init+0x300>)
 80105ce:	685b      	ldr	r3, [r3, #4]
 80105d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	43db      	mvns	r3, r3
 80105d6:	693a      	ldr	r2, [r7, #16]
 80105d8:	4013      	ands	r3, r2
 80105da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80105dc:	683b      	ldr	r3, [r7, #0]
 80105de:	685b      	ldr	r3, [r3, #4]
 80105e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d003      	beq.n	80105f0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80105e8:	693a      	ldr	r2, [r7, #16]
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	4313      	orrs	r3, r2
 80105ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80105f0:	4a1b      	ldr	r2, [pc, #108]	; (8010660 <HAL_GPIO_Init+0x300>)
 80105f2:	693b      	ldr	r3, [r7, #16]
 80105f4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80105f6:	4b1a      	ldr	r3, [pc, #104]	; (8010660 <HAL_GPIO_Init+0x300>)
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	43db      	mvns	r3, r3
 8010600:	693a      	ldr	r2, [r7, #16]
 8010602:	4013      	ands	r3, r2
 8010604:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8010606:	683b      	ldr	r3, [r7, #0]
 8010608:	685b      	ldr	r3, [r3, #4]
 801060a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801060e:	2b00      	cmp	r3, #0
 8010610:	d003      	beq.n	801061a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8010612:	693a      	ldr	r2, [r7, #16]
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	4313      	orrs	r3, r2
 8010618:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 801061a:	4a11      	ldr	r2, [pc, #68]	; (8010660 <HAL_GPIO_Init+0x300>)
 801061c:	693b      	ldr	r3, [r7, #16]
 801061e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8010620:	697b      	ldr	r3, [r7, #20]
 8010622:	3301      	adds	r3, #1
 8010624:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8010626:	683b      	ldr	r3, [r7, #0]
 8010628:	681a      	ldr	r2, [r3, #0]
 801062a:	697b      	ldr	r3, [r7, #20]
 801062c:	fa22 f303 	lsr.w	r3, r2, r3
 8010630:	2b00      	cmp	r3, #0
 8010632:	f47f ae9d 	bne.w	8010370 <HAL_GPIO_Init+0x10>
  }
}
 8010636:	bf00      	nop
 8010638:	bf00      	nop
 801063a:	371c      	adds	r7, #28
 801063c:	46bd      	mov	sp, r7
 801063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010642:	4770      	bx	lr
 8010644:	40021000 	.word	0x40021000
 8010648:	40010000 	.word	0x40010000
 801064c:	48000400 	.word	0x48000400
 8010650:	48000800 	.word	0x48000800
 8010654:	48000c00 	.word	0x48000c00
 8010658:	48001000 	.word	0x48001000
 801065c:	48001400 	.word	0x48001400
 8010660:	40010400 	.word	0x40010400

08010664 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8010664:	b480      	push	{r7}
 8010666:	b083      	sub	sp, #12
 8010668:	af00      	add	r7, sp, #0
 801066a:	6078      	str	r0, [r7, #4]
 801066c:	460b      	mov	r3, r1
 801066e:	807b      	strh	r3, [r7, #2]
 8010670:	4613      	mov	r3, r2
 8010672:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8010674:	787b      	ldrb	r3, [r7, #1]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d003      	beq.n	8010682 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801067a:	887a      	ldrh	r2, [r7, #2]
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8010680:	e002      	b.n	8010688 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8010682:	887a      	ldrh	r2, [r7, #2]
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	629a      	str	r2, [r3, #40]	; 0x28
}
 8010688:	bf00      	nop
 801068a:	370c      	adds	r7, #12
 801068c:	46bd      	mov	sp, r7
 801068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010692:	4770      	bx	lr

08010694 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8010694:	b480      	push	{r7}
 8010696:	b085      	sub	sp, #20
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
 801069c:	460b      	mov	r3, r1
 801069e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	695b      	ldr	r3, [r3, #20]
 80106a4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80106a6:	887a      	ldrh	r2, [r7, #2]
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	4013      	ands	r3, r2
 80106ac:	041a      	lsls	r2, r3, #16
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	43d9      	mvns	r1, r3
 80106b2:	887b      	ldrh	r3, [r7, #2]
 80106b4:	400b      	ands	r3, r1
 80106b6:	431a      	orrs	r2, r3
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	619a      	str	r2, [r3, #24]
}
 80106bc:	bf00      	nop
 80106be:	3714      	adds	r7, #20
 80106c0:	46bd      	mov	sp, r7
 80106c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c6:	4770      	bx	lr

080106c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b082      	sub	sp, #8
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	4603      	mov	r3, r0
 80106d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80106d2:	4b08      	ldr	r3, [pc, #32]	; (80106f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80106d4:	695a      	ldr	r2, [r3, #20]
 80106d6:	88fb      	ldrh	r3, [r7, #6]
 80106d8:	4013      	ands	r3, r2
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d006      	beq.n	80106ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80106de:	4a05      	ldr	r2, [pc, #20]	; (80106f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80106e0:	88fb      	ldrh	r3, [r7, #6]
 80106e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80106e4:	88fb      	ldrh	r3, [r7, #6]
 80106e6:	4618      	mov	r0, r3
 80106e8:	f000 f806 	bl	80106f8 <HAL_GPIO_EXTI_Callback>
  }
}
 80106ec:	bf00      	nop
 80106ee:	3708      	adds	r7, #8
 80106f0:	46bd      	mov	sp, r7
 80106f2:	bd80      	pop	{r7, pc}
 80106f4:	40010400 	.word	0x40010400

080106f8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80106f8:	b480      	push	{r7}
 80106fa:	b083      	sub	sp, #12
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	4603      	mov	r3, r0
 8010700:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8010702:	bf00      	nop
 8010704:	370c      	adds	r7, #12
 8010706:	46bd      	mov	sp, r7
 8010708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801070c:	4770      	bx	lr

0801070e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 801070e:	b580      	push	{r7, lr}
 8010710:	b082      	sub	sp, #8
 8010712:	af00      	add	r7, sp, #0
 8010714:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2b00      	cmp	r3, #0
 801071a:	d101      	bne.n	8010720 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 801071c:	2301      	movs	r3, #1
 801071e:	e081      	b.n	8010824 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010726:	b2db      	uxtb	r3, r3
 8010728:	2b00      	cmp	r3, #0
 801072a:	d106      	bne.n	801073a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	2200      	movs	r2, #0
 8010730:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8010734:	6878      	ldr	r0, [r7, #4]
 8010736:	f7fb ffaf 	bl	800c698 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	2224      	movs	r2, #36	; 0x24
 801073e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	681a      	ldr	r2, [r3, #0]
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	f022 0201 	bic.w	r2, r2, #1
 8010750:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	685a      	ldr	r2, [r3, #4]
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 801075e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	689a      	ldr	r2, [r3, #8]
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 801076e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	68db      	ldr	r3, [r3, #12]
 8010774:	2b01      	cmp	r3, #1
 8010776:	d107      	bne.n	8010788 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	689a      	ldr	r2, [r3, #8]
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010784:	609a      	str	r2, [r3, #8]
 8010786:	e006      	b.n	8010796 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	689a      	ldr	r2, [r3, #8]
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8010794:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	68db      	ldr	r3, [r3, #12]
 801079a:	2b02      	cmp	r3, #2
 801079c:	d104      	bne.n	80107a8 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80107a6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	685b      	ldr	r3, [r3, #4]
 80107ae:	687a      	ldr	r2, [r7, #4]
 80107b0:	6812      	ldr	r2, [r2, #0]
 80107b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80107b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80107ba:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	68da      	ldr	r2, [r3, #12]
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80107ca:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	691a      	ldr	r2, [r3, #16]
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	695b      	ldr	r3, [r3, #20]
 80107d4:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	699b      	ldr	r3, [r3, #24]
 80107dc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	430a      	orrs	r2, r1
 80107e4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	69d9      	ldr	r1, [r3, #28]
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	6a1a      	ldr	r2, [r3, #32]
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	430a      	orrs	r2, r1
 80107f4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	681a      	ldr	r2, [r3, #0]
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	f042 0201 	orr.w	r2, r2, #1
 8010804:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	2200      	movs	r2, #0
 801080a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	2220      	movs	r2, #32
 8010810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	2200      	movs	r2, #0
 8010818:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	2200      	movs	r2, #0
 801081e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8010822:	2300      	movs	r3, #0
}
 8010824:	4618      	mov	r0, r3
 8010826:	3708      	adds	r7, #8
 8010828:	46bd      	mov	sp, r7
 801082a:	bd80      	pop	{r7, pc}

0801082c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b088      	sub	sp, #32
 8010830:	af02      	add	r7, sp, #8
 8010832:	60f8      	str	r0, [r7, #12]
 8010834:	4608      	mov	r0, r1
 8010836:	4611      	mov	r1, r2
 8010838:	461a      	mov	r2, r3
 801083a:	4603      	mov	r3, r0
 801083c:	817b      	strh	r3, [r7, #10]
 801083e:	460b      	mov	r3, r1
 8010840:	813b      	strh	r3, [r7, #8]
 8010842:	4613      	mov	r3, r2
 8010844:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801084c:	b2db      	uxtb	r3, r3
 801084e:	2b20      	cmp	r3, #32
 8010850:	f040 80f9 	bne.w	8010a46 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8010854:	6a3b      	ldr	r3, [r7, #32]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d002      	beq.n	8010860 <HAL_I2C_Mem_Write+0x34>
 801085a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801085c:	2b00      	cmp	r3, #0
 801085e:	d105      	bne.n	801086c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010866:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8010868:	2301      	movs	r3, #1
 801086a:	e0ed      	b.n	8010a48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010872:	2b01      	cmp	r3, #1
 8010874:	d101      	bne.n	801087a <HAL_I2C_Mem_Write+0x4e>
 8010876:	2302      	movs	r3, #2
 8010878:	e0e6      	b.n	8010a48 <HAL_I2C_Mem_Write+0x21c>
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	2201      	movs	r2, #1
 801087e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8010882:	f7fd ff21 	bl	800e6c8 <HAL_GetTick>
 8010886:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010888:	697b      	ldr	r3, [r7, #20]
 801088a:	9300      	str	r3, [sp, #0]
 801088c:	2319      	movs	r3, #25
 801088e:	2201      	movs	r2, #1
 8010890:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8010894:	68f8      	ldr	r0, [r7, #12]
 8010896:	f000 fac3 	bl	8010e20 <I2C_WaitOnFlagUntilTimeout>
 801089a:	4603      	mov	r3, r0
 801089c:	2b00      	cmp	r3, #0
 801089e:	d001      	beq.n	80108a4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80108a0:	2301      	movs	r3, #1
 80108a2:	e0d1      	b.n	8010a48 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	2221      	movs	r2, #33	; 0x21
 80108a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	2240      	movs	r2, #64	; 0x40
 80108b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	2200      	movs	r2, #0
 80108b8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	6a3a      	ldr	r2, [r7, #32]
 80108be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80108c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	2200      	movs	r2, #0
 80108ca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80108cc:	88f8      	ldrh	r0, [r7, #6]
 80108ce:	893a      	ldrh	r2, [r7, #8]
 80108d0:	8979      	ldrh	r1, [r7, #10]
 80108d2:	697b      	ldr	r3, [r7, #20]
 80108d4:	9301      	str	r3, [sp, #4]
 80108d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108d8:	9300      	str	r3, [sp, #0]
 80108da:	4603      	mov	r3, r0
 80108dc:	68f8      	ldr	r0, [r7, #12]
 80108de:	f000 f9d3 	bl	8010c88 <I2C_RequestMemoryWrite>
 80108e2:	4603      	mov	r3, r0
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d005      	beq.n	80108f4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	2200      	movs	r2, #0
 80108ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80108f0:	2301      	movs	r3, #1
 80108f2:	e0a9      	b.n	8010a48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80108f8:	b29b      	uxth	r3, r3
 80108fa:	2bff      	cmp	r3, #255	; 0xff
 80108fc:	d90e      	bls.n	801091c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	22ff      	movs	r2, #255	; 0xff
 8010902:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010908:	b2da      	uxtb	r2, r3
 801090a:	8979      	ldrh	r1, [r7, #10]
 801090c:	2300      	movs	r3, #0
 801090e:	9300      	str	r3, [sp, #0]
 8010910:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8010914:	68f8      	ldr	r0, [r7, #12]
 8010916:	f000 fc2b 	bl	8011170 <I2C_TransferConfig>
 801091a:	e00f      	b.n	801093c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010920:	b29a      	uxth	r2, r3
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801092a:	b2da      	uxtb	r2, r3
 801092c:	8979      	ldrh	r1, [r7, #10]
 801092e:	2300      	movs	r3, #0
 8010930:	9300      	str	r3, [sp, #0]
 8010932:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8010936:	68f8      	ldr	r0, [r7, #12]
 8010938:	f000 fc1a 	bl	8011170 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801093c:	697a      	ldr	r2, [r7, #20]
 801093e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010940:	68f8      	ldr	r0, [r7, #12]
 8010942:	f000 faad 	bl	8010ea0 <I2C_WaitOnTXISFlagUntilTimeout>
 8010946:	4603      	mov	r3, r0
 8010948:	2b00      	cmp	r3, #0
 801094a:	d001      	beq.n	8010950 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 801094c:	2301      	movs	r3, #1
 801094e:	e07b      	b.n	8010a48 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010954:	781a      	ldrb	r2, [r3, #0]
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010960:	1c5a      	adds	r2, r3, #1
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801096a:	b29b      	uxth	r3, r3
 801096c:	3b01      	subs	r3, #1
 801096e:	b29a      	uxth	r2, r3
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010978:	3b01      	subs	r3, #1
 801097a:	b29a      	uxth	r2, r3
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010984:	b29b      	uxth	r3, r3
 8010986:	2b00      	cmp	r3, #0
 8010988:	d034      	beq.n	80109f4 <HAL_I2C_Mem_Write+0x1c8>
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801098e:	2b00      	cmp	r3, #0
 8010990:	d130      	bne.n	80109f4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8010992:	697b      	ldr	r3, [r7, #20]
 8010994:	9300      	str	r3, [sp, #0]
 8010996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010998:	2200      	movs	r2, #0
 801099a:	2180      	movs	r1, #128	; 0x80
 801099c:	68f8      	ldr	r0, [r7, #12]
 801099e:	f000 fa3f 	bl	8010e20 <I2C_WaitOnFlagUntilTimeout>
 80109a2:	4603      	mov	r3, r0
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d001      	beq.n	80109ac <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80109a8:	2301      	movs	r3, #1
 80109aa:	e04d      	b.n	8010a48 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80109b0:	b29b      	uxth	r3, r3
 80109b2:	2bff      	cmp	r3, #255	; 0xff
 80109b4:	d90e      	bls.n	80109d4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	22ff      	movs	r2, #255	; 0xff
 80109ba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80109c0:	b2da      	uxtb	r2, r3
 80109c2:	8979      	ldrh	r1, [r7, #10]
 80109c4:	2300      	movs	r3, #0
 80109c6:	9300      	str	r3, [sp, #0]
 80109c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80109cc:	68f8      	ldr	r0, [r7, #12]
 80109ce:	f000 fbcf 	bl	8011170 <I2C_TransferConfig>
 80109d2:	e00f      	b.n	80109f4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80109d8:	b29a      	uxth	r2, r3
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80109de:	68fb      	ldr	r3, [r7, #12]
 80109e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80109e2:	b2da      	uxtb	r2, r3
 80109e4:	8979      	ldrh	r1, [r7, #10]
 80109e6:	2300      	movs	r3, #0
 80109e8:	9300      	str	r3, [sp, #0]
 80109ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80109ee:	68f8      	ldr	r0, [r7, #12]
 80109f0:	f000 fbbe 	bl	8011170 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80109f8:	b29b      	uxth	r3, r3
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d19e      	bne.n	801093c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80109fe:	697a      	ldr	r2, [r7, #20]
 8010a00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010a02:	68f8      	ldr	r0, [r7, #12]
 8010a04:	f000 fa8c 	bl	8010f20 <I2C_WaitOnSTOPFlagUntilTimeout>
 8010a08:	4603      	mov	r3, r0
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d001      	beq.n	8010a12 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8010a0e:	2301      	movs	r3, #1
 8010a10:	e01a      	b.n	8010a48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	2220      	movs	r2, #32
 8010a18:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8010a1a:	68fb      	ldr	r3, [r7, #12]
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	6859      	ldr	r1, [r3, #4]
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	681a      	ldr	r2, [r3, #0]
 8010a24:	4b0a      	ldr	r3, [pc, #40]	; (8010a50 <HAL_I2C_Mem_Write+0x224>)
 8010a26:	400b      	ands	r3, r1
 8010a28:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	2220      	movs	r2, #32
 8010a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	2200      	movs	r2, #0
 8010a36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	2200      	movs	r2, #0
 8010a3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8010a42:	2300      	movs	r3, #0
 8010a44:	e000      	b.n	8010a48 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8010a46:	2302      	movs	r3, #2
  }
}
 8010a48:	4618      	mov	r0, r3
 8010a4a:	3718      	adds	r7, #24
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	bd80      	pop	{r7, pc}
 8010a50:	fe00e800 	.word	0xfe00e800

08010a54 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010a54:	b580      	push	{r7, lr}
 8010a56:	b088      	sub	sp, #32
 8010a58:	af02      	add	r7, sp, #8
 8010a5a:	60f8      	str	r0, [r7, #12]
 8010a5c:	4608      	mov	r0, r1
 8010a5e:	4611      	mov	r1, r2
 8010a60:	461a      	mov	r2, r3
 8010a62:	4603      	mov	r3, r0
 8010a64:	817b      	strh	r3, [r7, #10]
 8010a66:	460b      	mov	r3, r1
 8010a68:	813b      	strh	r3, [r7, #8]
 8010a6a:	4613      	mov	r3, r2
 8010a6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010a74:	b2db      	uxtb	r3, r3
 8010a76:	2b20      	cmp	r3, #32
 8010a78:	f040 80fd 	bne.w	8010c76 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8010a7c:	6a3b      	ldr	r3, [r7, #32]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d002      	beq.n	8010a88 <HAL_I2C_Mem_Read+0x34>
 8010a82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d105      	bne.n	8010a94 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010a8e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8010a90:	2301      	movs	r3, #1
 8010a92:	e0f1      	b.n	8010c78 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010a9a:	2b01      	cmp	r3, #1
 8010a9c:	d101      	bne.n	8010aa2 <HAL_I2C_Mem_Read+0x4e>
 8010a9e:	2302      	movs	r3, #2
 8010aa0:	e0ea      	b.n	8010c78 <HAL_I2C_Mem_Read+0x224>
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	2201      	movs	r2, #1
 8010aa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8010aaa:	f7fd fe0d 	bl	800e6c8 <HAL_GetTick>
 8010aae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010ab0:	697b      	ldr	r3, [r7, #20]
 8010ab2:	9300      	str	r3, [sp, #0]
 8010ab4:	2319      	movs	r3, #25
 8010ab6:	2201      	movs	r2, #1
 8010ab8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8010abc:	68f8      	ldr	r0, [r7, #12]
 8010abe:	f000 f9af 	bl	8010e20 <I2C_WaitOnFlagUntilTimeout>
 8010ac2:	4603      	mov	r3, r0
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d001      	beq.n	8010acc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8010ac8:	2301      	movs	r3, #1
 8010aca:	e0d5      	b.n	8010c78 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	2222      	movs	r2, #34	; 0x22
 8010ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	2240      	movs	r2, #64	; 0x40
 8010ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	2200      	movs	r2, #0
 8010ae0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	6a3a      	ldr	r2, [r7, #32]
 8010ae6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010aec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	2200      	movs	r2, #0
 8010af2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8010af4:	88f8      	ldrh	r0, [r7, #6]
 8010af6:	893a      	ldrh	r2, [r7, #8]
 8010af8:	8979      	ldrh	r1, [r7, #10]
 8010afa:	697b      	ldr	r3, [r7, #20]
 8010afc:	9301      	str	r3, [sp, #4]
 8010afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b00:	9300      	str	r3, [sp, #0]
 8010b02:	4603      	mov	r3, r0
 8010b04:	68f8      	ldr	r0, [r7, #12]
 8010b06:	f000 f913 	bl	8010d30 <I2C_RequestMemoryRead>
 8010b0a:	4603      	mov	r3, r0
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d005      	beq.n	8010b1c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	2200      	movs	r2, #0
 8010b14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8010b18:	2301      	movs	r3, #1
 8010b1a:	e0ad      	b.n	8010c78 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010b1c:	68fb      	ldr	r3, [r7, #12]
 8010b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010b20:	b29b      	uxth	r3, r3
 8010b22:	2bff      	cmp	r3, #255	; 0xff
 8010b24:	d90e      	bls.n	8010b44 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	22ff      	movs	r2, #255	; 0xff
 8010b2a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010b30:	b2da      	uxtb	r2, r3
 8010b32:	8979      	ldrh	r1, [r7, #10]
 8010b34:	4b52      	ldr	r3, [pc, #328]	; (8010c80 <HAL_I2C_Mem_Read+0x22c>)
 8010b36:	9300      	str	r3, [sp, #0]
 8010b38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8010b3c:	68f8      	ldr	r0, [r7, #12]
 8010b3e:	f000 fb17 	bl	8011170 <I2C_TransferConfig>
 8010b42:	e00f      	b.n	8010b64 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010b48:	b29a      	uxth	r2, r3
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010b52:	b2da      	uxtb	r2, r3
 8010b54:	8979      	ldrh	r1, [r7, #10]
 8010b56:	4b4a      	ldr	r3, [pc, #296]	; (8010c80 <HAL_I2C_Mem_Read+0x22c>)
 8010b58:	9300      	str	r3, [sp, #0]
 8010b5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8010b5e:	68f8      	ldr	r0, [r7, #12]
 8010b60:	f000 fb06 	bl	8011170 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8010b64:	697b      	ldr	r3, [r7, #20]
 8010b66:	9300      	str	r3, [sp, #0]
 8010b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b6a:	2200      	movs	r2, #0
 8010b6c:	2104      	movs	r1, #4
 8010b6e:	68f8      	ldr	r0, [r7, #12]
 8010b70:	f000 f956 	bl	8010e20 <I2C_WaitOnFlagUntilTimeout>
 8010b74:	4603      	mov	r3, r0
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d001      	beq.n	8010b7e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8010b7a:	2301      	movs	r3, #1
 8010b7c:	e07c      	b.n	8010c78 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b88:	b2d2      	uxtb	r2, r2
 8010b8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b90:	1c5a      	adds	r2, r3, #1
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010b9a:	3b01      	subs	r3, #1
 8010b9c:	b29a      	uxth	r2, r3
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010ba6:	b29b      	uxth	r3, r3
 8010ba8:	3b01      	subs	r3, #1
 8010baa:	b29a      	uxth	r2, r3
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010bb4:	b29b      	uxth	r3, r3
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d034      	beq.n	8010c24 <HAL_I2C_Mem_Read+0x1d0>
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d130      	bne.n	8010c24 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8010bc2:	697b      	ldr	r3, [r7, #20]
 8010bc4:	9300      	str	r3, [sp, #0]
 8010bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bc8:	2200      	movs	r2, #0
 8010bca:	2180      	movs	r1, #128	; 0x80
 8010bcc:	68f8      	ldr	r0, [r7, #12]
 8010bce:	f000 f927 	bl	8010e20 <I2C_WaitOnFlagUntilTimeout>
 8010bd2:	4603      	mov	r3, r0
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d001      	beq.n	8010bdc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8010bd8:	2301      	movs	r3, #1
 8010bda:	e04d      	b.n	8010c78 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010be0:	b29b      	uxth	r3, r3
 8010be2:	2bff      	cmp	r3, #255	; 0xff
 8010be4:	d90e      	bls.n	8010c04 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	22ff      	movs	r2, #255	; 0xff
 8010bea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010bf0:	b2da      	uxtb	r2, r3
 8010bf2:	8979      	ldrh	r1, [r7, #10]
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	9300      	str	r3, [sp, #0]
 8010bf8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8010bfc:	68f8      	ldr	r0, [r7, #12]
 8010bfe:	f000 fab7 	bl	8011170 <I2C_TransferConfig>
 8010c02:	e00f      	b.n	8010c24 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010c08:	b29a      	uxth	r2, r3
 8010c0a:	68fb      	ldr	r3, [r7, #12]
 8010c0c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010c12:	b2da      	uxtb	r2, r3
 8010c14:	8979      	ldrh	r1, [r7, #10]
 8010c16:	2300      	movs	r3, #0
 8010c18:	9300      	str	r3, [sp, #0]
 8010c1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8010c1e:	68f8      	ldr	r0, [r7, #12]
 8010c20:	f000 faa6 	bl	8011170 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010c28:	b29b      	uxth	r3, r3
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d19a      	bne.n	8010b64 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010c2e:	697a      	ldr	r2, [r7, #20]
 8010c30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010c32:	68f8      	ldr	r0, [r7, #12]
 8010c34:	f000 f974 	bl	8010f20 <I2C_WaitOnSTOPFlagUntilTimeout>
 8010c38:	4603      	mov	r3, r0
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d001      	beq.n	8010c42 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8010c3e:	2301      	movs	r3, #1
 8010c40:	e01a      	b.n	8010c78 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	2220      	movs	r2, #32
 8010c48:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	6859      	ldr	r1, [r3, #4]
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	681a      	ldr	r2, [r3, #0]
 8010c54:	4b0b      	ldr	r3, [pc, #44]	; (8010c84 <HAL_I2C_Mem_Read+0x230>)
 8010c56:	400b      	ands	r3, r1
 8010c58:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	2220      	movs	r2, #32
 8010c5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	2200      	movs	r2, #0
 8010c66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	2200      	movs	r2, #0
 8010c6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8010c72:	2300      	movs	r3, #0
 8010c74:	e000      	b.n	8010c78 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8010c76:	2302      	movs	r3, #2
  }
}
 8010c78:	4618      	mov	r0, r3
 8010c7a:	3718      	adds	r7, #24
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd80      	pop	{r7, pc}
 8010c80:	80002400 	.word	0x80002400
 8010c84:	fe00e800 	.word	0xfe00e800

08010c88 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b086      	sub	sp, #24
 8010c8c:	af02      	add	r7, sp, #8
 8010c8e:	60f8      	str	r0, [r7, #12]
 8010c90:	4608      	mov	r0, r1
 8010c92:	4611      	mov	r1, r2
 8010c94:	461a      	mov	r2, r3
 8010c96:	4603      	mov	r3, r0
 8010c98:	817b      	strh	r3, [r7, #10]
 8010c9a:	460b      	mov	r3, r1
 8010c9c:	813b      	strh	r3, [r7, #8]
 8010c9e:	4613      	mov	r3, r2
 8010ca0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8010ca2:	88fb      	ldrh	r3, [r7, #6]
 8010ca4:	b2da      	uxtb	r2, r3
 8010ca6:	8979      	ldrh	r1, [r7, #10]
 8010ca8:	4b20      	ldr	r3, [pc, #128]	; (8010d2c <I2C_RequestMemoryWrite+0xa4>)
 8010caa:	9300      	str	r3, [sp, #0]
 8010cac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8010cb0:	68f8      	ldr	r0, [r7, #12]
 8010cb2:	f000 fa5d 	bl	8011170 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010cb6:	69fa      	ldr	r2, [r7, #28]
 8010cb8:	69b9      	ldr	r1, [r7, #24]
 8010cba:	68f8      	ldr	r0, [r7, #12]
 8010cbc:	f000 f8f0 	bl	8010ea0 <I2C_WaitOnTXISFlagUntilTimeout>
 8010cc0:	4603      	mov	r3, r0
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d001      	beq.n	8010cca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8010cc6:	2301      	movs	r3, #1
 8010cc8:	e02c      	b.n	8010d24 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8010cca:	88fb      	ldrh	r3, [r7, #6]
 8010ccc:	2b01      	cmp	r3, #1
 8010cce:	d105      	bne.n	8010cdc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8010cd0:	893b      	ldrh	r3, [r7, #8]
 8010cd2:	b2da      	uxtb	r2, r3
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	629a      	str	r2, [r3, #40]	; 0x28
 8010cda:	e015      	b.n	8010d08 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8010cdc:	893b      	ldrh	r3, [r7, #8]
 8010cde:	0a1b      	lsrs	r3, r3, #8
 8010ce0:	b29b      	uxth	r3, r3
 8010ce2:	b2da      	uxtb	r2, r3
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010cea:	69fa      	ldr	r2, [r7, #28]
 8010cec:	69b9      	ldr	r1, [r7, #24]
 8010cee:	68f8      	ldr	r0, [r7, #12]
 8010cf0:	f000 f8d6 	bl	8010ea0 <I2C_WaitOnTXISFlagUntilTimeout>
 8010cf4:	4603      	mov	r3, r0
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d001      	beq.n	8010cfe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8010cfa:	2301      	movs	r3, #1
 8010cfc:	e012      	b.n	8010d24 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8010cfe:	893b      	ldrh	r3, [r7, #8]
 8010d00:	b2da      	uxtb	r2, r3
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8010d08:	69fb      	ldr	r3, [r7, #28]
 8010d0a:	9300      	str	r3, [sp, #0]
 8010d0c:	69bb      	ldr	r3, [r7, #24]
 8010d0e:	2200      	movs	r2, #0
 8010d10:	2180      	movs	r1, #128	; 0x80
 8010d12:	68f8      	ldr	r0, [r7, #12]
 8010d14:	f000 f884 	bl	8010e20 <I2C_WaitOnFlagUntilTimeout>
 8010d18:	4603      	mov	r3, r0
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d001      	beq.n	8010d22 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8010d1e:	2301      	movs	r3, #1
 8010d20:	e000      	b.n	8010d24 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8010d22:	2300      	movs	r3, #0
}
 8010d24:	4618      	mov	r0, r3
 8010d26:	3710      	adds	r7, #16
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	bd80      	pop	{r7, pc}
 8010d2c:	80002000 	.word	0x80002000

08010d30 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8010d30:	b580      	push	{r7, lr}
 8010d32:	b086      	sub	sp, #24
 8010d34:	af02      	add	r7, sp, #8
 8010d36:	60f8      	str	r0, [r7, #12]
 8010d38:	4608      	mov	r0, r1
 8010d3a:	4611      	mov	r1, r2
 8010d3c:	461a      	mov	r2, r3
 8010d3e:	4603      	mov	r3, r0
 8010d40:	817b      	strh	r3, [r7, #10]
 8010d42:	460b      	mov	r3, r1
 8010d44:	813b      	strh	r3, [r7, #8]
 8010d46:	4613      	mov	r3, r2
 8010d48:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8010d4a:	88fb      	ldrh	r3, [r7, #6]
 8010d4c:	b2da      	uxtb	r2, r3
 8010d4e:	8979      	ldrh	r1, [r7, #10]
 8010d50:	4b20      	ldr	r3, [pc, #128]	; (8010dd4 <I2C_RequestMemoryRead+0xa4>)
 8010d52:	9300      	str	r3, [sp, #0]
 8010d54:	2300      	movs	r3, #0
 8010d56:	68f8      	ldr	r0, [r7, #12]
 8010d58:	f000 fa0a 	bl	8011170 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010d5c:	69fa      	ldr	r2, [r7, #28]
 8010d5e:	69b9      	ldr	r1, [r7, #24]
 8010d60:	68f8      	ldr	r0, [r7, #12]
 8010d62:	f000 f89d 	bl	8010ea0 <I2C_WaitOnTXISFlagUntilTimeout>
 8010d66:	4603      	mov	r3, r0
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d001      	beq.n	8010d70 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8010d6c:	2301      	movs	r3, #1
 8010d6e:	e02c      	b.n	8010dca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8010d70:	88fb      	ldrh	r3, [r7, #6]
 8010d72:	2b01      	cmp	r3, #1
 8010d74:	d105      	bne.n	8010d82 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8010d76:	893b      	ldrh	r3, [r7, #8]
 8010d78:	b2da      	uxtb	r2, r3
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	629a      	str	r2, [r3, #40]	; 0x28
 8010d80:	e015      	b.n	8010dae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8010d82:	893b      	ldrh	r3, [r7, #8]
 8010d84:	0a1b      	lsrs	r3, r3, #8
 8010d86:	b29b      	uxth	r3, r3
 8010d88:	b2da      	uxtb	r2, r3
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010d90:	69fa      	ldr	r2, [r7, #28]
 8010d92:	69b9      	ldr	r1, [r7, #24]
 8010d94:	68f8      	ldr	r0, [r7, #12]
 8010d96:	f000 f883 	bl	8010ea0 <I2C_WaitOnTXISFlagUntilTimeout>
 8010d9a:	4603      	mov	r3, r0
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d001      	beq.n	8010da4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8010da0:	2301      	movs	r3, #1
 8010da2:	e012      	b.n	8010dca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8010da4:	893b      	ldrh	r3, [r7, #8]
 8010da6:	b2da      	uxtb	r2, r3
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8010dae:	69fb      	ldr	r3, [r7, #28]
 8010db0:	9300      	str	r3, [sp, #0]
 8010db2:	69bb      	ldr	r3, [r7, #24]
 8010db4:	2200      	movs	r2, #0
 8010db6:	2140      	movs	r1, #64	; 0x40
 8010db8:	68f8      	ldr	r0, [r7, #12]
 8010dba:	f000 f831 	bl	8010e20 <I2C_WaitOnFlagUntilTimeout>
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d001      	beq.n	8010dc8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8010dc4:	2301      	movs	r3, #1
 8010dc6:	e000      	b.n	8010dca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8010dc8:	2300      	movs	r3, #0
}
 8010dca:	4618      	mov	r0, r3
 8010dcc:	3710      	adds	r7, #16
 8010dce:	46bd      	mov	sp, r7
 8010dd0:	bd80      	pop	{r7, pc}
 8010dd2:	bf00      	nop
 8010dd4:	80002000 	.word	0x80002000

08010dd8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8010dd8:	b480      	push	{r7}
 8010dda:	b083      	sub	sp, #12
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	699b      	ldr	r3, [r3, #24]
 8010de6:	f003 0302 	and.w	r3, r3, #2
 8010dea:	2b02      	cmp	r3, #2
 8010dec:	d103      	bne.n	8010df6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	2200      	movs	r2, #0
 8010df4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	699b      	ldr	r3, [r3, #24]
 8010dfc:	f003 0301 	and.w	r3, r3, #1
 8010e00:	2b01      	cmp	r3, #1
 8010e02:	d007      	beq.n	8010e14 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	699a      	ldr	r2, [r3, #24]
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	f042 0201 	orr.w	r2, r2, #1
 8010e12:	619a      	str	r2, [r3, #24]
  }
}
 8010e14:	bf00      	nop
 8010e16:	370c      	adds	r7, #12
 8010e18:	46bd      	mov	sp, r7
 8010e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e1e:	4770      	bx	lr

08010e20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8010e20:	b580      	push	{r7, lr}
 8010e22:	b084      	sub	sp, #16
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	60f8      	str	r0, [r7, #12]
 8010e28:	60b9      	str	r1, [r7, #8]
 8010e2a:	603b      	str	r3, [r7, #0]
 8010e2c:	4613      	mov	r3, r2
 8010e2e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8010e30:	e022      	b.n	8010e78 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010e32:	683b      	ldr	r3, [r7, #0]
 8010e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e38:	d01e      	beq.n	8010e78 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010e3a:	f7fd fc45 	bl	800e6c8 <HAL_GetTick>
 8010e3e:	4602      	mov	r2, r0
 8010e40:	69bb      	ldr	r3, [r7, #24]
 8010e42:	1ad3      	subs	r3, r2, r3
 8010e44:	683a      	ldr	r2, [r7, #0]
 8010e46:	429a      	cmp	r2, r3
 8010e48:	d302      	bcc.n	8010e50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8010e4a:	683b      	ldr	r3, [r7, #0]
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d113      	bne.n	8010e78 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e54:	f043 0220 	orr.w	r2, r3, #32
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	2220      	movs	r2, #32
 8010e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	2200      	movs	r2, #0
 8010e68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	2200      	movs	r2, #0
 8010e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8010e74:	2301      	movs	r3, #1
 8010e76:	e00f      	b.n	8010e98 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	699a      	ldr	r2, [r3, #24]
 8010e7e:	68bb      	ldr	r3, [r7, #8]
 8010e80:	4013      	ands	r3, r2
 8010e82:	68ba      	ldr	r2, [r7, #8]
 8010e84:	429a      	cmp	r2, r3
 8010e86:	bf0c      	ite	eq
 8010e88:	2301      	moveq	r3, #1
 8010e8a:	2300      	movne	r3, #0
 8010e8c:	b2db      	uxtb	r3, r3
 8010e8e:	461a      	mov	r2, r3
 8010e90:	79fb      	ldrb	r3, [r7, #7]
 8010e92:	429a      	cmp	r2, r3
 8010e94:	d0cd      	beq.n	8010e32 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8010e96:	2300      	movs	r3, #0
}
 8010e98:	4618      	mov	r0, r3
 8010e9a:	3710      	adds	r7, #16
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bd80      	pop	{r7, pc}

08010ea0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b084      	sub	sp, #16
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	60f8      	str	r0, [r7, #12]
 8010ea8:	60b9      	str	r1, [r7, #8]
 8010eaa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8010eac:	e02c      	b.n	8010f08 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8010eae:	687a      	ldr	r2, [r7, #4]
 8010eb0:	68b9      	ldr	r1, [r7, #8]
 8010eb2:	68f8      	ldr	r0, [r7, #12]
 8010eb4:	f000 f870 	bl	8010f98 <I2C_IsErrorOccurred>
 8010eb8:	4603      	mov	r3, r0
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d001      	beq.n	8010ec2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8010ebe:	2301      	movs	r3, #1
 8010ec0:	e02a      	b.n	8010f18 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010ec2:	68bb      	ldr	r3, [r7, #8]
 8010ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ec8:	d01e      	beq.n	8010f08 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010eca:	f7fd fbfd 	bl	800e6c8 <HAL_GetTick>
 8010ece:	4602      	mov	r2, r0
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	1ad3      	subs	r3, r2, r3
 8010ed4:	68ba      	ldr	r2, [r7, #8]
 8010ed6:	429a      	cmp	r2, r3
 8010ed8:	d302      	bcc.n	8010ee0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8010eda:	68bb      	ldr	r3, [r7, #8]
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d113      	bne.n	8010f08 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ee4:	f043 0220 	orr.w	r2, r3, #32
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	2220      	movs	r2, #32
 8010ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	2200      	movs	r2, #0
 8010ef8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	2200      	movs	r2, #0
 8010f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8010f04:	2301      	movs	r3, #1
 8010f06:	e007      	b.n	8010f18 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	699b      	ldr	r3, [r3, #24]
 8010f0e:	f003 0302 	and.w	r3, r3, #2
 8010f12:	2b02      	cmp	r3, #2
 8010f14:	d1cb      	bne.n	8010eae <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8010f16:	2300      	movs	r3, #0
}
 8010f18:	4618      	mov	r0, r3
 8010f1a:	3710      	adds	r7, #16
 8010f1c:	46bd      	mov	sp, r7
 8010f1e:	bd80      	pop	{r7, pc}

08010f20 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8010f20:	b580      	push	{r7, lr}
 8010f22:	b084      	sub	sp, #16
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	60f8      	str	r0, [r7, #12]
 8010f28:	60b9      	str	r1, [r7, #8]
 8010f2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010f2c:	e028      	b.n	8010f80 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8010f2e:	687a      	ldr	r2, [r7, #4]
 8010f30:	68b9      	ldr	r1, [r7, #8]
 8010f32:	68f8      	ldr	r0, [r7, #12]
 8010f34:	f000 f830 	bl	8010f98 <I2C_IsErrorOccurred>
 8010f38:	4603      	mov	r3, r0
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d001      	beq.n	8010f42 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8010f3e:	2301      	movs	r3, #1
 8010f40:	e026      	b.n	8010f90 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010f42:	f7fd fbc1 	bl	800e6c8 <HAL_GetTick>
 8010f46:	4602      	mov	r2, r0
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	1ad3      	subs	r3, r2, r3
 8010f4c:	68ba      	ldr	r2, [r7, #8]
 8010f4e:	429a      	cmp	r2, r3
 8010f50:	d302      	bcc.n	8010f58 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8010f52:	68bb      	ldr	r3, [r7, #8]
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d113      	bne.n	8010f80 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f5c:	f043 0220 	orr.w	r2, r3, #32
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	2220      	movs	r2, #32
 8010f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	2200      	movs	r2, #0
 8010f70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	2200      	movs	r2, #0
 8010f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8010f7c:	2301      	movs	r3, #1
 8010f7e:	e007      	b.n	8010f90 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	699b      	ldr	r3, [r3, #24]
 8010f86:	f003 0320 	and.w	r3, r3, #32
 8010f8a:	2b20      	cmp	r3, #32
 8010f8c:	d1cf      	bne.n	8010f2e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8010f8e:	2300      	movs	r3, #0
}
 8010f90:	4618      	mov	r0, r3
 8010f92:	3710      	adds	r7, #16
 8010f94:	46bd      	mov	sp, r7
 8010f96:	bd80      	pop	{r7, pc}

08010f98 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b08a      	sub	sp, #40	; 0x28
 8010f9c:	af00      	add	r7, sp, #0
 8010f9e:	60f8      	str	r0, [r7, #12]
 8010fa0:	60b9      	str	r1, [r7, #8]
 8010fa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010fa4:	2300      	movs	r3, #0
 8010fa6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	699b      	ldr	r3, [r3, #24]
 8010fb0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8010fb2:	2300      	movs	r3, #0
 8010fb4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8010fba:	69bb      	ldr	r3, [r7, #24]
 8010fbc:	f003 0310 	and.w	r3, r3, #16
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d075      	beq.n	80110b0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	2210      	movs	r2, #16
 8010fca:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8010fcc:	e056      	b.n	801107c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8010fce:	68bb      	ldr	r3, [r7, #8]
 8010fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fd4:	d052      	beq.n	801107c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8010fd6:	f7fd fb77 	bl	800e6c8 <HAL_GetTick>
 8010fda:	4602      	mov	r2, r0
 8010fdc:	69fb      	ldr	r3, [r7, #28]
 8010fde:	1ad3      	subs	r3, r2, r3
 8010fe0:	68ba      	ldr	r2, [r7, #8]
 8010fe2:	429a      	cmp	r2, r3
 8010fe4:	d302      	bcc.n	8010fec <I2C_IsErrorOccurred+0x54>
 8010fe6:	68bb      	ldr	r3, [r7, #8]
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d147      	bne.n	801107c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	685b      	ldr	r3, [r3, #4]
 8010ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010ff6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010ffe:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	699b      	ldr	r3, [r3, #24]
 8011006:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801100a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801100e:	d12e      	bne.n	801106e <I2C_IsErrorOccurred+0xd6>
 8011010:	697b      	ldr	r3, [r7, #20]
 8011012:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8011016:	d02a      	beq.n	801106e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8011018:	7cfb      	ldrb	r3, [r7, #19]
 801101a:	2b20      	cmp	r3, #32
 801101c:	d027      	beq.n	801106e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	685a      	ldr	r2, [r3, #4]
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801102c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 801102e:	f7fd fb4b 	bl	800e6c8 <HAL_GetTick>
 8011032:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8011034:	e01b      	b.n	801106e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8011036:	f7fd fb47 	bl	800e6c8 <HAL_GetTick>
 801103a:	4602      	mov	r2, r0
 801103c:	69fb      	ldr	r3, [r7, #28]
 801103e:	1ad3      	subs	r3, r2, r3
 8011040:	2b19      	cmp	r3, #25
 8011042:	d914      	bls.n	801106e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011048:	f043 0220 	orr.w	r2, r3, #32
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	2220      	movs	r2, #32
 8011054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	2200      	movs	r2, #0
 801105c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	2200      	movs	r2, #0
 8011064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8011068:	2301      	movs	r3, #1
 801106a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	699b      	ldr	r3, [r3, #24]
 8011074:	f003 0320 	and.w	r3, r3, #32
 8011078:	2b20      	cmp	r3, #32
 801107a:	d1dc      	bne.n	8011036 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	699b      	ldr	r3, [r3, #24]
 8011082:	f003 0320 	and.w	r3, r3, #32
 8011086:	2b20      	cmp	r3, #32
 8011088:	d003      	beq.n	8011092 <I2C_IsErrorOccurred+0xfa>
 801108a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801108e:	2b00      	cmp	r3, #0
 8011090:	d09d      	beq.n	8010fce <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8011092:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011096:	2b00      	cmp	r3, #0
 8011098:	d103      	bne.n	80110a2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	2220      	movs	r2, #32
 80110a0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80110a2:	6a3b      	ldr	r3, [r7, #32]
 80110a4:	f043 0304 	orr.w	r3, r3, #4
 80110a8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80110aa:	2301      	movs	r3, #1
 80110ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	699b      	ldr	r3, [r3, #24]
 80110b6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80110b8:	69bb      	ldr	r3, [r7, #24]
 80110ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d00b      	beq.n	80110da <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80110c2:	6a3b      	ldr	r3, [r7, #32]
 80110c4:	f043 0301 	orr.w	r3, r3, #1
 80110c8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80110d2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80110d4:	2301      	movs	r3, #1
 80110d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80110da:	69bb      	ldr	r3, [r7, #24]
 80110dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d00b      	beq.n	80110fc <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80110e4:	6a3b      	ldr	r3, [r7, #32]
 80110e6:	f043 0308 	orr.w	r3, r3, #8
 80110ea:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80110f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80110f6:	2301      	movs	r3, #1
 80110f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80110fc:	69bb      	ldr	r3, [r7, #24]
 80110fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011102:	2b00      	cmp	r3, #0
 8011104:	d00b      	beq.n	801111e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8011106:	6a3b      	ldr	r3, [r7, #32]
 8011108:	f043 0302 	orr.w	r3, r3, #2
 801110c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011116:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011118:	2301      	movs	r3, #1
 801111a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 801111e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011122:	2b00      	cmp	r3, #0
 8011124:	d01c      	beq.n	8011160 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8011126:	68f8      	ldr	r0, [r7, #12]
 8011128:	f7ff fe56 	bl	8010dd8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	6859      	ldr	r1, [r3, #4]
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	681a      	ldr	r2, [r3, #0]
 8011136:	4b0d      	ldr	r3, [pc, #52]	; (801116c <I2C_IsErrorOccurred+0x1d4>)
 8011138:	400b      	ands	r3, r1
 801113a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011140:	6a3b      	ldr	r3, [r7, #32]
 8011142:	431a      	orrs	r2, r3
 8011144:	68fb      	ldr	r3, [r7, #12]
 8011146:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	2220      	movs	r2, #32
 801114c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	2200      	movs	r2, #0
 8011154:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	2200      	movs	r2, #0
 801115c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8011160:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8011164:	4618      	mov	r0, r3
 8011166:	3728      	adds	r7, #40	; 0x28
 8011168:	46bd      	mov	sp, r7
 801116a:	bd80      	pop	{r7, pc}
 801116c:	fe00e800 	.word	0xfe00e800

08011170 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8011170:	b480      	push	{r7}
 8011172:	b087      	sub	sp, #28
 8011174:	af00      	add	r7, sp, #0
 8011176:	60f8      	str	r0, [r7, #12]
 8011178:	607b      	str	r3, [r7, #4]
 801117a:	460b      	mov	r3, r1
 801117c:	817b      	strh	r3, [r7, #10]
 801117e:	4613      	mov	r3, r2
 8011180:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011182:	897b      	ldrh	r3, [r7, #10]
 8011184:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011188:	7a7b      	ldrb	r3, [r7, #9]
 801118a:	041b      	lsls	r3, r3, #16
 801118c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011190:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011196:	6a3b      	ldr	r3, [r7, #32]
 8011198:	4313      	orrs	r3, r2
 801119a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801119e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	685a      	ldr	r2, [r3, #4]
 80111a6:	6a3b      	ldr	r3, [r7, #32]
 80111a8:	0d5b      	lsrs	r3, r3, #21
 80111aa:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80111ae:	4b08      	ldr	r3, [pc, #32]	; (80111d0 <I2C_TransferConfig+0x60>)
 80111b0:	430b      	orrs	r3, r1
 80111b2:	43db      	mvns	r3, r3
 80111b4:	ea02 0103 	and.w	r1, r2, r3
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	697a      	ldr	r2, [r7, #20]
 80111be:	430a      	orrs	r2, r1
 80111c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80111c2:	bf00      	nop
 80111c4:	371c      	adds	r7, #28
 80111c6:	46bd      	mov	sp, r7
 80111c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111cc:	4770      	bx	lr
 80111ce:	bf00      	nop
 80111d0:	03ff63ff 	.word	0x03ff63ff

080111d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80111d4:	b480      	push	{r7}
 80111d6:	b083      	sub	sp, #12
 80111d8:	af00      	add	r7, sp, #0
 80111da:	6078      	str	r0, [r7, #4]
 80111dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80111e4:	b2db      	uxtb	r3, r3
 80111e6:	2b20      	cmp	r3, #32
 80111e8:	d138      	bne.n	801125c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80111f0:	2b01      	cmp	r3, #1
 80111f2:	d101      	bne.n	80111f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80111f4:	2302      	movs	r3, #2
 80111f6:	e032      	b.n	801125e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	2201      	movs	r2, #1
 80111fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	2224      	movs	r2, #36	; 0x24
 8011204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	681a      	ldr	r2, [r3, #0]
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	f022 0201 	bic.w	r2, r2, #1
 8011216:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	681a      	ldr	r2, [r3, #0]
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011226:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	6819      	ldr	r1, [r3, #0]
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	683a      	ldr	r2, [r7, #0]
 8011234:	430a      	orrs	r2, r1
 8011236:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	681a      	ldr	r2, [r3, #0]
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	f042 0201 	orr.w	r2, r2, #1
 8011246:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	2220      	movs	r2, #32
 801124c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	2200      	movs	r2, #0
 8011254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8011258:	2300      	movs	r3, #0
 801125a:	e000      	b.n	801125e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801125c:	2302      	movs	r3, #2
  }
}
 801125e:	4618      	mov	r0, r3
 8011260:	370c      	adds	r7, #12
 8011262:	46bd      	mov	sp, r7
 8011264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011268:	4770      	bx	lr

0801126a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 801126a:	b480      	push	{r7}
 801126c:	b085      	sub	sp, #20
 801126e:	af00      	add	r7, sp, #0
 8011270:	6078      	str	r0, [r7, #4]
 8011272:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801127a:	b2db      	uxtb	r3, r3
 801127c:	2b20      	cmp	r3, #32
 801127e:	d139      	bne.n	80112f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011286:	2b01      	cmp	r3, #1
 8011288:	d101      	bne.n	801128e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 801128a:	2302      	movs	r3, #2
 801128c:	e033      	b.n	80112f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	2201      	movs	r2, #1
 8011292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	2224      	movs	r2, #36	; 0x24
 801129a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	681a      	ldr	r2, [r3, #0]
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	f022 0201 	bic.w	r2, r2, #1
 80112ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80112bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	021b      	lsls	r3, r3, #8
 80112c2:	68fa      	ldr	r2, [r7, #12]
 80112c4:	4313      	orrs	r3, r2
 80112c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	68fa      	ldr	r2, [r7, #12]
 80112ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	681a      	ldr	r2, [r3, #0]
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	f042 0201 	orr.w	r2, r2, #1
 80112de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	2220      	movs	r2, #32
 80112e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	2200      	movs	r2, #0
 80112ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80112f0:	2300      	movs	r3, #0
 80112f2:	e000      	b.n	80112f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80112f4:	2302      	movs	r3, #2
  }
}
 80112f6:	4618      	mov	r0, r3
 80112f8:	3714      	adds	r7, #20
 80112fa:	46bd      	mov	sp, r7
 80112fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011300:	4770      	bx	lr
	...

08011304 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8011304:	b480      	push	{r7}
 8011306:	b085      	sub	sp, #20
 8011308:	af00      	add	r7, sp, #0
 801130a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	2b00      	cmp	r3, #0
 8011310:	d141      	bne.n	8011396 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8011312:	4b4b      	ldr	r3, [pc, #300]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801131a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801131e:	d131      	bne.n	8011384 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8011320:	4b47      	ldr	r3, [pc, #284]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011322:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011326:	4a46      	ldr	r2, [pc, #280]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011328:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801132c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8011330:	4b43      	ldr	r3, [pc, #268]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8011338:	4a41      	ldr	r2, [pc, #260]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801133a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801133e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8011340:	4b40      	ldr	r3, [pc, #256]	; (8011444 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	2232      	movs	r2, #50	; 0x32
 8011346:	fb02 f303 	mul.w	r3, r2, r3
 801134a:	4a3f      	ldr	r2, [pc, #252]	; (8011448 <HAL_PWREx_ControlVoltageScaling+0x144>)
 801134c:	fba2 2303 	umull	r2, r3, r2, r3
 8011350:	0c9b      	lsrs	r3, r3, #18
 8011352:	3301      	adds	r3, #1
 8011354:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8011356:	e002      	b.n	801135e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8011358:	68fb      	ldr	r3, [r7, #12]
 801135a:	3b01      	subs	r3, #1
 801135c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 801135e:	4b38      	ldr	r3, [pc, #224]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011360:	695b      	ldr	r3, [r3, #20]
 8011362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801136a:	d102      	bne.n	8011372 <HAL_PWREx_ControlVoltageScaling+0x6e>
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	2b00      	cmp	r3, #0
 8011370:	d1f2      	bne.n	8011358 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8011372:	4b33      	ldr	r3, [pc, #204]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011374:	695b      	ldr	r3, [r3, #20]
 8011376:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801137a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801137e:	d158      	bne.n	8011432 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8011380:	2303      	movs	r3, #3
 8011382:	e057      	b.n	8011434 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8011384:	4b2e      	ldr	r3, [pc, #184]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011386:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801138a:	4a2d      	ldr	r2, [pc, #180]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801138c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011390:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8011394:	e04d      	b.n	8011432 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801139c:	d141      	bne.n	8011422 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 801139e:	4b28      	ldr	r3, [pc, #160]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80113a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80113aa:	d131      	bne.n	8011410 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80113ac:	4b24      	ldr	r3, [pc, #144]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80113ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80113b2:	4a23      	ldr	r2, [pc, #140]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80113b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80113b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80113bc:	4b20      	ldr	r3, [pc, #128]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80113c4:	4a1e      	ldr	r2, [pc, #120]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80113c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80113ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80113cc:	4b1d      	ldr	r3, [pc, #116]	; (8011444 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	2232      	movs	r2, #50	; 0x32
 80113d2:	fb02 f303 	mul.w	r3, r2, r3
 80113d6:	4a1c      	ldr	r2, [pc, #112]	; (8011448 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80113d8:	fba2 2303 	umull	r2, r3, r2, r3
 80113dc:	0c9b      	lsrs	r3, r3, #18
 80113de:	3301      	adds	r3, #1
 80113e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80113e2:	e002      	b.n	80113ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	3b01      	subs	r3, #1
 80113e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80113ea:	4b15      	ldr	r3, [pc, #84]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80113ec:	695b      	ldr	r3, [r3, #20]
 80113ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80113f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80113f6:	d102      	bne.n	80113fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d1f2      	bne.n	80113e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80113fe:	4b10      	ldr	r3, [pc, #64]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011400:	695b      	ldr	r3, [r3, #20]
 8011402:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801140a:	d112      	bne.n	8011432 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 801140c:	2303      	movs	r3, #3
 801140e:	e011      	b.n	8011434 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8011410:	4b0b      	ldr	r3, [pc, #44]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011412:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011416:	4a0a      	ldr	r2, [pc, #40]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801141c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8011420:	e007      	b.n	8011432 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8011422:	4b07      	ldr	r3, [pc, #28]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 801142a:	4a05      	ldr	r2, [pc, #20]	; (8011440 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801142c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011430:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8011432:	2300      	movs	r3, #0
}
 8011434:	4618      	mov	r0, r3
 8011436:	3714      	adds	r7, #20
 8011438:	46bd      	mov	sp, r7
 801143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801143e:	4770      	bx	lr
 8011440:	40007000 	.word	0x40007000
 8011444:	20000004 	.word	0x20000004
 8011448:	431bde83 	.word	0x431bde83

0801144c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801144c:	b580      	push	{r7, lr}
 801144e:	b088      	sub	sp, #32
 8011450:	af00      	add	r7, sp, #0
 8011452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d101      	bne.n	801145e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801145a:	2301      	movs	r3, #1
 801145c:	e306      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	681b      	ldr	r3, [r3, #0]
 8011462:	f003 0301 	and.w	r3, r3, #1
 8011466:	2b00      	cmp	r3, #0
 8011468:	d075      	beq.n	8011556 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801146a:	4b97      	ldr	r3, [pc, #604]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 801146c:	689b      	ldr	r3, [r3, #8]
 801146e:	f003 030c 	and.w	r3, r3, #12
 8011472:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8011474:	4b94      	ldr	r3, [pc, #592]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 8011476:	68db      	ldr	r3, [r3, #12]
 8011478:	f003 0303 	and.w	r3, r3, #3
 801147c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 801147e:	69bb      	ldr	r3, [r7, #24]
 8011480:	2b0c      	cmp	r3, #12
 8011482:	d102      	bne.n	801148a <HAL_RCC_OscConfig+0x3e>
 8011484:	697b      	ldr	r3, [r7, #20]
 8011486:	2b03      	cmp	r3, #3
 8011488:	d002      	beq.n	8011490 <HAL_RCC_OscConfig+0x44>
 801148a:	69bb      	ldr	r3, [r7, #24]
 801148c:	2b08      	cmp	r3, #8
 801148e:	d10b      	bne.n	80114a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011490:	4b8d      	ldr	r3, [pc, #564]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011498:	2b00      	cmp	r3, #0
 801149a:	d05b      	beq.n	8011554 <HAL_RCC_OscConfig+0x108>
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	685b      	ldr	r3, [r3, #4]
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d157      	bne.n	8011554 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80114a4:	2301      	movs	r3, #1
 80114a6:	e2e1      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	685b      	ldr	r3, [r3, #4]
 80114ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80114b0:	d106      	bne.n	80114c0 <HAL_RCC_OscConfig+0x74>
 80114b2:	4b85      	ldr	r3, [pc, #532]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	4a84      	ldr	r2, [pc, #528]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80114bc:	6013      	str	r3, [r2, #0]
 80114be:	e01d      	b.n	80114fc <HAL_RCC_OscConfig+0xb0>
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	685b      	ldr	r3, [r3, #4]
 80114c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80114c8:	d10c      	bne.n	80114e4 <HAL_RCC_OscConfig+0x98>
 80114ca:	4b7f      	ldr	r3, [pc, #508]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	4a7e      	ldr	r2, [pc, #504]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80114d4:	6013      	str	r3, [r2, #0]
 80114d6:	4b7c      	ldr	r3, [pc, #496]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	4a7b      	ldr	r2, [pc, #492]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80114e0:	6013      	str	r3, [r2, #0]
 80114e2:	e00b      	b.n	80114fc <HAL_RCC_OscConfig+0xb0>
 80114e4:	4b78      	ldr	r3, [pc, #480]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	4a77      	ldr	r2, [pc, #476]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80114ee:	6013      	str	r3, [r2, #0]
 80114f0:	4b75      	ldr	r3, [pc, #468]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	4a74      	ldr	r2, [pc, #464]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80114f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80114fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	685b      	ldr	r3, [r3, #4]
 8011500:	2b00      	cmp	r3, #0
 8011502:	d013      	beq.n	801152c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011504:	f7fd f8e0 	bl	800e6c8 <HAL_GetTick>
 8011508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801150a:	e008      	b.n	801151e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801150c:	f7fd f8dc 	bl	800e6c8 <HAL_GetTick>
 8011510:	4602      	mov	r2, r0
 8011512:	693b      	ldr	r3, [r7, #16]
 8011514:	1ad3      	subs	r3, r2, r3
 8011516:	2b64      	cmp	r3, #100	; 0x64
 8011518:	d901      	bls.n	801151e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801151a:	2303      	movs	r3, #3
 801151c:	e2a6      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801151e:	4b6a      	ldr	r3, [pc, #424]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011526:	2b00      	cmp	r3, #0
 8011528:	d0f0      	beq.n	801150c <HAL_RCC_OscConfig+0xc0>
 801152a:	e014      	b.n	8011556 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801152c:	f7fd f8cc 	bl	800e6c8 <HAL_GetTick>
 8011530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8011532:	e008      	b.n	8011546 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8011534:	f7fd f8c8 	bl	800e6c8 <HAL_GetTick>
 8011538:	4602      	mov	r2, r0
 801153a:	693b      	ldr	r3, [r7, #16]
 801153c:	1ad3      	subs	r3, r2, r3
 801153e:	2b64      	cmp	r3, #100	; 0x64
 8011540:	d901      	bls.n	8011546 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8011542:	2303      	movs	r3, #3
 8011544:	e292      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8011546:	4b60      	ldr	r3, [pc, #384]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801154e:	2b00      	cmp	r3, #0
 8011550:	d1f0      	bne.n	8011534 <HAL_RCC_OscConfig+0xe8>
 8011552:	e000      	b.n	8011556 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	f003 0302 	and.w	r3, r3, #2
 801155e:	2b00      	cmp	r3, #0
 8011560:	d075      	beq.n	801164e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8011562:	4b59      	ldr	r3, [pc, #356]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 8011564:	689b      	ldr	r3, [r3, #8]
 8011566:	f003 030c 	and.w	r3, r3, #12
 801156a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 801156c:	4b56      	ldr	r3, [pc, #344]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 801156e:	68db      	ldr	r3, [r3, #12]
 8011570:	f003 0303 	and.w	r3, r3, #3
 8011574:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8011576:	69bb      	ldr	r3, [r7, #24]
 8011578:	2b0c      	cmp	r3, #12
 801157a:	d102      	bne.n	8011582 <HAL_RCC_OscConfig+0x136>
 801157c:	697b      	ldr	r3, [r7, #20]
 801157e:	2b02      	cmp	r3, #2
 8011580:	d002      	beq.n	8011588 <HAL_RCC_OscConfig+0x13c>
 8011582:	69bb      	ldr	r3, [r7, #24]
 8011584:	2b04      	cmp	r3, #4
 8011586:	d11f      	bne.n	80115c8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8011588:	4b4f      	ldr	r3, [pc, #316]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011590:	2b00      	cmp	r3, #0
 8011592:	d005      	beq.n	80115a0 <HAL_RCC_OscConfig+0x154>
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	68db      	ldr	r3, [r3, #12]
 8011598:	2b00      	cmp	r3, #0
 801159a:	d101      	bne.n	80115a0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 801159c:	2301      	movs	r3, #1
 801159e:	e265      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80115a0:	4b49      	ldr	r3, [pc, #292]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80115a2:	685b      	ldr	r3, [r3, #4]
 80115a4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	691b      	ldr	r3, [r3, #16]
 80115ac:	061b      	lsls	r3, r3, #24
 80115ae:	4946      	ldr	r1, [pc, #280]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80115b0:	4313      	orrs	r3, r2
 80115b2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80115b4:	4b45      	ldr	r3, [pc, #276]	; (80116cc <HAL_RCC_OscConfig+0x280>)
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	4618      	mov	r0, r3
 80115ba:	f7fc fc01 	bl	800ddc0 <HAL_InitTick>
 80115be:	4603      	mov	r3, r0
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d043      	beq.n	801164c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80115c4:	2301      	movs	r3, #1
 80115c6:	e251      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	68db      	ldr	r3, [r3, #12]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d023      	beq.n	8011618 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80115d0:	4b3d      	ldr	r3, [pc, #244]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	4a3c      	ldr	r2, [pc, #240]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80115d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80115da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80115dc:	f7fd f874 	bl	800e6c8 <HAL_GetTick>
 80115e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80115e2:	e008      	b.n	80115f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80115e4:	f7fd f870 	bl	800e6c8 <HAL_GetTick>
 80115e8:	4602      	mov	r2, r0
 80115ea:	693b      	ldr	r3, [r7, #16]
 80115ec:	1ad3      	subs	r3, r2, r3
 80115ee:	2b02      	cmp	r3, #2
 80115f0:	d901      	bls.n	80115f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80115f2:	2303      	movs	r3, #3
 80115f4:	e23a      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80115f6:	4b34      	ldr	r3, [pc, #208]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d0f0      	beq.n	80115e4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011602:	4b31      	ldr	r3, [pc, #196]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 8011604:	685b      	ldr	r3, [r3, #4]
 8011606:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	691b      	ldr	r3, [r3, #16]
 801160e:	061b      	lsls	r3, r3, #24
 8011610:	492d      	ldr	r1, [pc, #180]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 8011612:	4313      	orrs	r3, r2
 8011614:	604b      	str	r3, [r1, #4]
 8011616:	e01a      	b.n	801164e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011618:	4b2b      	ldr	r3, [pc, #172]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	4a2a      	ldr	r2, [pc, #168]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 801161e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011622:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011624:	f7fd f850 	bl	800e6c8 <HAL_GetTick>
 8011628:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801162a:	e008      	b.n	801163e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801162c:	f7fd f84c 	bl	800e6c8 <HAL_GetTick>
 8011630:	4602      	mov	r2, r0
 8011632:	693b      	ldr	r3, [r7, #16]
 8011634:	1ad3      	subs	r3, r2, r3
 8011636:	2b02      	cmp	r3, #2
 8011638:	d901      	bls.n	801163e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 801163a:	2303      	movs	r3, #3
 801163c:	e216      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801163e:	4b22      	ldr	r3, [pc, #136]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 8011640:	681b      	ldr	r3, [r3, #0]
 8011642:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011646:	2b00      	cmp	r3, #0
 8011648:	d1f0      	bne.n	801162c <HAL_RCC_OscConfig+0x1e0>
 801164a:	e000      	b.n	801164e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801164c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	f003 0308 	and.w	r3, r3, #8
 8011656:	2b00      	cmp	r3, #0
 8011658:	d041      	beq.n	80116de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	695b      	ldr	r3, [r3, #20]
 801165e:	2b00      	cmp	r3, #0
 8011660:	d01c      	beq.n	801169c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011662:	4b19      	ldr	r3, [pc, #100]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 8011664:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011668:	4a17      	ldr	r2, [pc, #92]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 801166a:	f043 0301 	orr.w	r3, r3, #1
 801166e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011672:	f7fd f829 	bl	800e6c8 <HAL_GetTick>
 8011676:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8011678:	e008      	b.n	801168c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801167a:	f7fd f825 	bl	800e6c8 <HAL_GetTick>
 801167e:	4602      	mov	r2, r0
 8011680:	693b      	ldr	r3, [r7, #16]
 8011682:	1ad3      	subs	r3, r2, r3
 8011684:	2b02      	cmp	r3, #2
 8011686:	d901      	bls.n	801168c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8011688:	2303      	movs	r3, #3
 801168a:	e1ef      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801168c:	4b0e      	ldr	r3, [pc, #56]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 801168e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011692:	f003 0302 	and.w	r3, r3, #2
 8011696:	2b00      	cmp	r3, #0
 8011698:	d0ef      	beq.n	801167a <HAL_RCC_OscConfig+0x22e>
 801169a:	e020      	b.n	80116de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801169c:	4b0a      	ldr	r3, [pc, #40]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 801169e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80116a2:	4a09      	ldr	r2, [pc, #36]	; (80116c8 <HAL_RCC_OscConfig+0x27c>)
 80116a4:	f023 0301 	bic.w	r3, r3, #1
 80116a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80116ac:	f7fd f80c 	bl	800e6c8 <HAL_GetTick>
 80116b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80116b2:	e00d      	b.n	80116d0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80116b4:	f7fd f808 	bl	800e6c8 <HAL_GetTick>
 80116b8:	4602      	mov	r2, r0
 80116ba:	693b      	ldr	r3, [r7, #16]
 80116bc:	1ad3      	subs	r3, r2, r3
 80116be:	2b02      	cmp	r3, #2
 80116c0:	d906      	bls.n	80116d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80116c2:	2303      	movs	r3, #3
 80116c4:	e1d2      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
 80116c6:	bf00      	nop
 80116c8:	40021000 	.word	0x40021000
 80116cc:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80116d0:	4b8c      	ldr	r3, [pc, #560]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80116d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80116d6:	f003 0302 	and.w	r3, r3, #2
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d1ea      	bne.n	80116b4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	f003 0304 	and.w	r3, r3, #4
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	f000 80a6 	beq.w	8011838 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80116ec:	2300      	movs	r3, #0
 80116ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80116f0:	4b84      	ldr	r3, [pc, #528]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80116f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80116f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d101      	bne.n	8011700 <HAL_RCC_OscConfig+0x2b4>
 80116fc:	2301      	movs	r3, #1
 80116fe:	e000      	b.n	8011702 <HAL_RCC_OscConfig+0x2b6>
 8011700:	2300      	movs	r3, #0
 8011702:	2b00      	cmp	r3, #0
 8011704:	d00d      	beq.n	8011722 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011706:	4b7f      	ldr	r3, [pc, #508]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 8011708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801170a:	4a7e      	ldr	r2, [pc, #504]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 801170c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011710:	6593      	str	r3, [r2, #88]	; 0x58
 8011712:	4b7c      	ldr	r3, [pc, #496]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 8011714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801171a:	60fb      	str	r3, [r7, #12]
 801171c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 801171e:	2301      	movs	r3, #1
 8011720:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8011722:	4b79      	ldr	r3, [pc, #484]	; (8011908 <HAL_RCC_OscConfig+0x4bc>)
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801172a:	2b00      	cmp	r3, #0
 801172c:	d118      	bne.n	8011760 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801172e:	4b76      	ldr	r3, [pc, #472]	; (8011908 <HAL_RCC_OscConfig+0x4bc>)
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	4a75      	ldr	r2, [pc, #468]	; (8011908 <HAL_RCC_OscConfig+0x4bc>)
 8011734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011738:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801173a:	f7fc ffc5 	bl	800e6c8 <HAL_GetTick>
 801173e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8011740:	e008      	b.n	8011754 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011742:	f7fc ffc1 	bl	800e6c8 <HAL_GetTick>
 8011746:	4602      	mov	r2, r0
 8011748:	693b      	ldr	r3, [r7, #16]
 801174a:	1ad3      	subs	r3, r2, r3
 801174c:	2b02      	cmp	r3, #2
 801174e:	d901      	bls.n	8011754 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8011750:	2303      	movs	r3, #3
 8011752:	e18b      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8011754:	4b6c      	ldr	r3, [pc, #432]	; (8011908 <HAL_RCC_OscConfig+0x4bc>)
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801175c:	2b00      	cmp	r3, #0
 801175e:	d0f0      	beq.n	8011742 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	689b      	ldr	r3, [r3, #8]
 8011764:	2b01      	cmp	r3, #1
 8011766:	d108      	bne.n	801177a <HAL_RCC_OscConfig+0x32e>
 8011768:	4b66      	ldr	r3, [pc, #408]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 801176a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801176e:	4a65      	ldr	r2, [pc, #404]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 8011770:	f043 0301 	orr.w	r3, r3, #1
 8011774:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8011778:	e024      	b.n	80117c4 <HAL_RCC_OscConfig+0x378>
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	689b      	ldr	r3, [r3, #8]
 801177e:	2b05      	cmp	r3, #5
 8011780:	d110      	bne.n	80117a4 <HAL_RCC_OscConfig+0x358>
 8011782:	4b60      	ldr	r3, [pc, #384]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 8011784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011788:	4a5e      	ldr	r2, [pc, #376]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 801178a:	f043 0304 	orr.w	r3, r3, #4
 801178e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8011792:	4b5c      	ldr	r3, [pc, #368]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 8011794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011798:	4a5a      	ldr	r2, [pc, #360]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 801179a:	f043 0301 	orr.w	r3, r3, #1
 801179e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80117a2:	e00f      	b.n	80117c4 <HAL_RCC_OscConfig+0x378>
 80117a4:	4b57      	ldr	r3, [pc, #348]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80117a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80117aa:	4a56      	ldr	r2, [pc, #344]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80117ac:	f023 0301 	bic.w	r3, r3, #1
 80117b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80117b4:	4b53      	ldr	r3, [pc, #332]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80117b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80117ba:	4a52      	ldr	r2, [pc, #328]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80117bc:	f023 0304 	bic.w	r3, r3, #4
 80117c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	689b      	ldr	r3, [r3, #8]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d016      	beq.n	80117fa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80117cc:	f7fc ff7c 	bl	800e6c8 <HAL_GetTick>
 80117d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80117d2:	e00a      	b.n	80117ea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80117d4:	f7fc ff78 	bl	800e6c8 <HAL_GetTick>
 80117d8:	4602      	mov	r2, r0
 80117da:	693b      	ldr	r3, [r7, #16]
 80117dc:	1ad3      	subs	r3, r2, r3
 80117de:	f241 3288 	movw	r2, #5000	; 0x1388
 80117e2:	4293      	cmp	r3, r2
 80117e4:	d901      	bls.n	80117ea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80117e6:	2303      	movs	r3, #3
 80117e8:	e140      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80117ea:	4b46      	ldr	r3, [pc, #280]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80117ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80117f0:	f003 0302 	and.w	r3, r3, #2
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d0ed      	beq.n	80117d4 <HAL_RCC_OscConfig+0x388>
 80117f8:	e015      	b.n	8011826 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80117fa:	f7fc ff65 	bl	800e6c8 <HAL_GetTick>
 80117fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8011800:	e00a      	b.n	8011818 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011802:	f7fc ff61 	bl	800e6c8 <HAL_GetTick>
 8011806:	4602      	mov	r2, r0
 8011808:	693b      	ldr	r3, [r7, #16]
 801180a:	1ad3      	subs	r3, r2, r3
 801180c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011810:	4293      	cmp	r3, r2
 8011812:	d901      	bls.n	8011818 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8011814:	2303      	movs	r3, #3
 8011816:	e129      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8011818:	4b3a      	ldr	r3, [pc, #232]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 801181a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801181e:	f003 0302 	and.w	r3, r3, #2
 8011822:	2b00      	cmp	r3, #0
 8011824:	d1ed      	bne.n	8011802 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8011826:	7ffb      	ldrb	r3, [r7, #31]
 8011828:	2b01      	cmp	r3, #1
 801182a:	d105      	bne.n	8011838 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801182c:	4b35      	ldr	r3, [pc, #212]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 801182e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011830:	4a34      	ldr	r2, [pc, #208]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 8011832:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011836:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	f003 0320 	and.w	r3, r3, #32
 8011840:	2b00      	cmp	r3, #0
 8011842:	d03c      	beq.n	80118be <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	699b      	ldr	r3, [r3, #24]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d01c      	beq.n	8011886 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 801184c:	4b2d      	ldr	r3, [pc, #180]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 801184e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8011852:	4a2c      	ldr	r2, [pc, #176]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 8011854:	f043 0301 	orr.w	r3, r3, #1
 8011858:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801185c:	f7fc ff34 	bl	800e6c8 <HAL_GetTick>
 8011860:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8011862:	e008      	b.n	8011876 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8011864:	f7fc ff30 	bl	800e6c8 <HAL_GetTick>
 8011868:	4602      	mov	r2, r0
 801186a:	693b      	ldr	r3, [r7, #16]
 801186c:	1ad3      	subs	r3, r2, r3
 801186e:	2b02      	cmp	r3, #2
 8011870:	d901      	bls.n	8011876 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8011872:	2303      	movs	r3, #3
 8011874:	e0fa      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8011876:	4b23      	ldr	r3, [pc, #140]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 8011878:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801187c:	f003 0302 	and.w	r3, r3, #2
 8011880:	2b00      	cmp	r3, #0
 8011882:	d0ef      	beq.n	8011864 <HAL_RCC_OscConfig+0x418>
 8011884:	e01b      	b.n	80118be <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8011886:	4b1f      	ldr	r3, [pc, #124]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 8011888:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801188c:	4a1d      	ldr	r2, [pc, #116]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 801188e:	f023 0301 	bic.w	r3, r3, #1
 8011892:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011896:	f7fc ff17 	bl	800e6c8 <HAL_GetTick>
 801189a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 801189c:	e008      	b.n	80118b0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801189e:	f7fc ff13 	bl	800e6c8 <HAL_GetTick>
 80118a2:	4602      	mov	r2, r0
 80118a4:	693b      	ldr	r3, [r7, #16]
 80118a6:	1ad3      	subs	r3, r2, r3
 80118a8:	2b02      	cmp	r3, #2
 80118aa:	d901      	bls.n	80118b0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80118ac:	2303      	movs	r3, #3
 80118ae:	e0dd      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80118b0:	4b14      	ldr	r3, [pc, #80]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80118b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80118b6:	f003 0302 	and.w	r3, r3, #2
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d1ef      	bne.n	801189e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	69db      	ldr	r3, [r3, #28]
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	f000 80d1 	beq.w	8011a6a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80118c8:	4b0e      	ldr	r3, [pc, #56]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80118ca:	689b      	ldr	r3, [r3, #8]
 80118cc:	f003 030c 	and.w	r3, r3, #12
 80118d0:	2b0c      	cmp	r3, #12
 80118d2:	f000 808b 	beq.w	80119ec <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	69db      	ldr	r3, [r3, #28]
 80118da:	2b02      	cmp	r3, #2
 80118dc:	d15e      	bne.n	801199c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80118de:	4b09      	ldr	r3, [pc, #36]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	4a08      	ldr	r2, [pc, #32]	; (8011904 <HAL_RCC_OscConfig+0x4b8>)
 80118e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80118e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80118ea:	f7fc feed 	bl	800e6c8 <HAL_GetTick>
 80118ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80118f0:	e00c      	b.n	801190c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80118f2:	f7fc fee9 	bl	800e6c8 <HAL_GetTick>
 80118f6:	4602      	mov	r2, r0
 80118f8:	693b      	ldr	r3, [r7, #16]
 80118fa:	1ad3      	subs	r3, r2, r3
 80118fc:	2b02      	cmp	r3, #2
 80118fe:	d905      	bls.n	801190c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8011900:	2303      	movs	r3, #3
 8011902:	e0b3      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
 8011904:	40021000 	.word	0x40021000
 8011908:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801190c:	4b59      	ldr	r3, [pc, #356]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011914:	2b00      	cmp	r3, #0
 8011916:	d1ec      	bne.n	80118f2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8011918:	4b56      	ldr	r3, [pc, #344]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 801191a:	68da      	ldr	r2, [r3, #12]
 801191c:	4b56      	ldr	r3, [pc, #344]	; (8011a78 <HAL_RCC_OscConfig+0x62c>)
 801191e:	4013      	ands	r3, r2
 8011920:	687a      	ldr	r2, [r7, #4]
 8011922:	6a11      	ldr	r1, [r2, #32]
 8011924:	687a      	ldr	r2, [r7, #4]
 8011926:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8011928:	3a01      	subs	r2, #1
 801192a:	0112      	lsls	r2, r2, #4
 801192c:	4311      	orrs	r1, r2
 801192e:	687a      	ldr	r2, [r7, #4]
 8011930:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8011932:	0212      	lsls	r2, r2, #8
 8011934:	4311      	orrs	r1, r2
 8011936:	687a      	ldr	r2, [r7, #4]
 8011938:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801193a:	0852      	lsrs	r2, r2, #1
 801193c:	3a01      	subs	r2, #1
 801193e:	0552      	lsls	r2, r2, #21
 8011940:	4311      	orrs	r1, r2
 8011942:	687a      	ldr	r2, [r7, #4]
 8011944:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8011946:	0852      	lsrs	r2, r2, #1
 8011948:	3a01      	subs	r2, #1
 801194a:	0652      	lsls	r2, r2, #25
 801194c:	4311      	orrs	r1, r2
 801194e:	687a      	ldr	r2, [r7, #4]
 8011950:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011952:	06d2      	lsls	r2, r2, #27
 8011954:	430a      	orrs	r2, r1
 8011956:	4947      	ldr	r1, [pc, #284]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 8011958:	4313      	orrs	r3, r2
 801195a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801195c:	4b45      	ldr	r3, [pc, #276]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	4a44      	ldr	r2, [pc, #272]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 8011962:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011966:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8011968:	4b42      	ldr	r3, [pc, #264]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 801196a:	68db      	ldr	r3, [r3, #12]
 801196c:	4a41      	ldr	r2, [pc, #260]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 801196e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011972:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011974:	f7fc fea8 	bl	800e6c8 <HAL_GetTick>
 8011978:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801197a:	e008      	b.n	801198e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801197c:	f7fc fea4 	bl	800e6c8 <HAL_GetTick>
 8011980:	4602      	mov	r2, r0
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	1ad3      	subs	r3, r2, r3
 8011986:	2b02      	cmp	r3, #2
 8011988:	d901      	bls.n	801198e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 801198a:	2303      	movs	r3, #3
 801198c:	e06e      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801198e:	4b39      	ldr	r3, [pc, #228]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011996:	2b00      	cmp	r3, #0
 8011998:	d0f0      	beq.n	801197c <HAL_RCC_OscConfig+0x530>
 801199a:	e066      	b.n	8011a6a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801199c:	4b35      	ldr	r3, [pc, #212]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	4a34      	ldr	r2, [pc, #208]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 80119a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80119a6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80119a8:	4b32      	ldr	r3, [pc, #200]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 80119aa:	68db      	ldr	r3, [r3, #12]
 80119ac:	4a31      	ldr	r2, [pc, #196]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 80119ae:	f023 0303 	bic.w	r3, r3, #3
 80119b2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80119b4:	4b2f      	ldr	r3, [pc, #188]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 80119b6:	68db      	ldr	r3, [r3, #12]
 80119b8:	4a2e      	ldr	r2, [pc, #184]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 80119ba:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80119be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80119c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80119c4:	f7fc fe80 	bl	800e6c8 <HAL_GetTick>
 80119c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80119ca:	e008      	b.n	80119de <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80119cc:	f7fc fe7c 	bl	800e6c8 <HAL_GetTick>
 80119d0:	4602      	mov	r2, r0
 80119d2:	693b      	ldr	r3, [r7, #16]
 80119d4:	1ad3      	subs	r3, r2, r3
 80119d6:	2b02      	cmp	r3, #2
 80119d8:	d901      	bls.n	80119de <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80119da:	2303      	movs	r3, #3
 80119dc:	e046      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80119de:	4b25      	ldr	r3, [pc, #148]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d1f0      	bne.n	80119cc <HAL_RCC_OscConfig+0x580>
 80119ea:	e03e      	b.n	8011a6a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	69db      	ldr	r3, [r3, #28]
 80119f0:	2b01      	cmp	r3, #1
 80119f2:	d101      	bne.n	80119f8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80119f4:	2301      	movs	r3, #1
 80119f6:	e039      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80119f8:	4b1e      	ldr	r3, [pc, #120]	; (8011a74 <HAL_RCC_OscConfig+0x628>)
 80119fa:	68db      	ldr	r3, [r3, #12]
 80119fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80119fe:	697b      	ldr	r3, [r7, #20]
 8011a00:	f003 0203 	and.w	r2, r3, #3
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	6a1b      	ldr	r3, [r3, #32]
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d12c      	bne.n	8011a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8011a0c:	697b      	ldr	r3, [r7, #20]
 8011a0e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a16:	3b01      	subs	r3, #1
 8011a18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011a1a:	429a      	cmp	r2, r3
 8011a1c:	d123      	bne.n	8011a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8011a1e:	697b      	ldr	r3, [r7, #20]
 8011a20:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011a28:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8011a2a:	429a      	cmp	r2, r3
 8011a2c:	d11b      	bne.n	8011a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8011a2e:	697b      	ldr	r3, [r7, #20]
 8011a30:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a38:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8011a3a:	429a      	cmp	r2, r3
 8011a3c:	d113      	bne.n	8011a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8011a3e:	697b      	ldr	r3, [r7, #20]
 8011a40:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a48:	085b      	lsrs	r3, r3, #1
 8011a4a:	3b01      	subs	r3, #1
 8011a4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8011a4e:	429a      	cmp	r2, r3
 8011a50:	d109      	bne.n	8011a66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8011a52:	697b      	ldr	r3, [r7, #20]
 8011a54:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011a5c:	085b      	lsrs	r3, r3, #1
 8011a5e:	3b01      	subs	r3, #1
 8011a60:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8011a62:	429a      	cmp	r2, r3
 8011a64:	d001      	beq.n	8011a6a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8011a66:	2301      	movs	r3, #1
 8011a68:	e000      	b.n	8011a6c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8011a6a:	2300      	movs	r3, #0
}
 8011a6c:	4618      	mov	r0, r3
 8011a6e:	3720      	adds	r7, #32
 8011a70:	46bd      	mov	sp, r7
 8011a72:	bd80      	pop	{r7, pc}
 8011a74:	40021000 	.word	0x40021000
 8011a78:	019f800c 	.word	0x019f800c

08011a7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011a7c:	b580      	push	{r7, lr}
 8011a7e:	b086      	sub	sp, #24
 8011a80:	af00      	add	r7, sp, #0
 8011a82:	6078      	str	r0, [r7, #4]
 8011a84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8011a86:	2300      	movs	r3, #0
 8011a88:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	d101      	bne.n	8011a94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8011a90:	2301      	movs	r3, #1
 8011a92:	e11e      	b.n	8011cd2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8011a94:	4b91      	ldr	r3, [pc, #580]	; (8011cdc <HAL_RCC_ClockConfig+0x260>)
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	f003 030f 	and.w	r3, r3, #15
 8011a9c:	683a      	ldr	r2, [r7, #0]
 8011a9e:	429a      	cmp	r2, r3
 8011aa0:	d910      	bls.n	8011ac4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011aa2:	4b8e      	ldr	r3, [pc, #568]	; (8011cdc <HAL_RCC_ClockConfig+0x260>)
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	f023 020f 	bic.w	r2, r3, #15
 8011aaa:	498c      	ldr	r1, [pc, #560]	; (8011cdc <HAL_RCC_ClockConfig+0x260>)
 8011aac:	683b      	ldr	r3, [r7, #0]
 8011aae:	4313      	orrs	r3, r2
 8011ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011ab2:	4b8a      	ldr	r3, [pc, #552]	; (8011cdc <HAL_RCC_ClockConfig+0x260>)
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	f003 030f 	and.w	r3, r3, #15
 8011aba:	683a      	ldr	r2, [r7, #0]
 8011abc:	429a      	cmp	r2, r3
 8011abe:	d001      	beq.n	8011ac4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8011ac0:	2301      	movs	r3, #1
 8011ac2:	e106      	b.n	8011cd2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	f003 0301 	and.w	r3, r3, #1
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d073      	beq.n	8011bb8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	685b      	ldr	r3, [r3, #4]
 8011ad4:	2b03      	cmp	r3, #3
 8011ad6:	d129      	bne.n	8011b2c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8011ad8:	4b81      	ldr	r3, [pc, #516]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011ada:	681b      	ldr	r3, [r3, #0]
 8011adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d101      	bne.n	8011ae8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8011ae4:	2301      	movs	r3, #1
 8011ae6:	e0f4      	b.n	8011cd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8011ae8:	f000 f9d0 	bl	8011e8c <RCC_GetSysClockFreqFromPLLSource>
 8011aec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8011aee:	693b      	ldr	r3, [r7, #16]
 8011af0:	4a7c      	ldr	r2, [pc, #496]	; (8011ce4 <HAL_RCC_ClockConfig+0x268>)
 8011af2:	4293      	cmp	r3, r2
 8011af4:	d93f      	bls.n	8011b76 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8011af6:	4b7a      	ldr	r3, [pc, #488]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011af8:	689b      	ldr	r3, [r3, #8]
 8011afa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d009      	beq.n	8011b16 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d033      	beq.n	8011b76 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d12f      	bne.n	8011b76 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8011b16:	4b72      	ldr	r3, [pc, #456]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011b18:	689b      	ldr	r3, [r3, #8]
 8011b1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011b1e:	4a70      	ldr	r2, [pc, #448]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011b20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8011b26:	2380      	movs	r3, #128	; 0x80
 8011b28:	617b      	str	r3, [r7, #20]
 8011b2a:	e024      	b.n	8011b76 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	685b      	ldr	r3, [r3, #4]
 8011b30:	2b02      	cmp	r3, #2
 8011b32:	d107      	bne.n	8011b44 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8011b34:	4b6a      	ldr	r3, [pc, #424]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d109      	bne.n	8011b54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8011b40:	2301      	movs	r3, #1
 8011b42:	e0c6      	b.n	8011cd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8011b44:	4b66      	ldr	r3, [pc, #408]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d101      	bne.n	8011b54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8011b50:	2301      	movs	r3, #1
 8011b52:	e0be      	b.n	8011cd2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8011b54:	f000 f8ce 	bl	8011cf4 <HAL_RCC_GetSysClockFreq>
 8011b58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8011b5a:	693b      	ldr	r3, [r7, #16]
 8011b5c:	4a61      	ldr	r2, [pc, #388]	; (8011ce4 <HAL_RCC_ClockConfig+0x268>)
 8011b5e:	4293      	cmp	r3, r2
 8011b60:	d909      	bls.n	8011b76 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8011b62:	4b5f      	ldr	r3, [pc, #380]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011b64:	689b      	ldr	r3, [r3, #8]
 8011b66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011b6a:	4a5d      	ldr	r2, [pc, #372]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b70:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8011b72:	2380      	movs	r3, #128	; 0x80
 8011b74:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8011b76:	4b5a      	ldr	r3, [pc, #360]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011b78:	689b      	ldr	r3, [r3, #8]
 8011b7a:	f023 0203 	bic.w	r2, r3, #3
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	685b      	ldr	r3, [r3, #4]
 8011b82:	4957      	ldr	r1, [pc, #348]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011b84:	4313      	orrs	r3, r2
 8011b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011b88:	f7fc fd9e 	bl	800e6c8 <HAL_GetTick>
 8011b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011b8e:	e00a      	b.n	8011ba6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011b90:	f7fc fd9a 	bl	800e6c8 <HAL_GetTick>
 8011b94:	4602      	mov	r2, r0
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	1ad3      	subs	r3, r2, r3
 8011b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8011b9e:	4293      	cmp	r3, r2
 8011ba0:	d901      	bls.n	8011ba6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8011ba2:	2303      	movs	r3, #3
 8011ba4:	e095      	b.n	8011cd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011ba6:	4b4e      	ldr	r3, [pc, #312]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011ba8:	689b      	ldr	r3, [r3, #8]
 8011baa:	f003 020c 	and.w	r2, r3, #12
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	685b      	ldr	r3, [r3, #4]
 8011bb2:	009b      	lsls	r3, r3, #2
 8011bb4:	429a      	cmp	r2, r3
 8011bb6:	d1eb      	bne.n	8011b90 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	f003 0302 	and.w	r3, r3, #2
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d023      	beq.n	8011c0c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	f003 0304 	and.w	r3, r3, #4
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d005      	beq.n	8011bdc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8011bd0:	4b43      	ldr	r3, [pc, #268]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011bd2:	689b      	ldr	r3, [r3, #8]
 8011bd4:	4a42      	ldr	r2, [pc, #264]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011bd6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8011bda:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	f003 0308 	and.w	r3, r3, #8
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d007      	beq.n	8011bf8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8011be8:	4b3d      	ldr	r3, [pc, #244]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011bea:	689b      	ldr	r3, [r3, #8]
 8011bec:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011bf0:	4a3b      	ldr	r2, [pc, #236]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011bf2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8011bf6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011bf8:	4b39      	ldr	r3, [pc, #228]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011bfa:	689b      	ldr	r3, [r3, #8]
 8011bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	689b      	ldr	r3, [r3, #8]
 8011c04:	4936      	ldr	r1, [pc, #216]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011c06:	4313      	orrs	r3, r2
 8011c08:	608b      	str	r3, [r1, #8]
 8011c0a:	e008      	b.n	8011c1e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8011c0c:	697b      	ldr	r3, [r7, #20]
 8011c0e:	2b80      	cmp	r3, #128	; 0x80
 8011c10:	d105      	bne.n	8011c1e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8011c12:	4b33      	ldr	r3, [pc, #204]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011c14:	689b      	ldr	r3, [r3, #8]
 8011c16:	4a32      	ldr	r2, [pc, #200]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011c18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011c1c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8011c1e:	4b2f      	ldr	r3, [pc, #188]	; (8011cdc <HAL_RCC_ClockConfig+0x260>)
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	f003 030f 	and.w	r3, r3, #15
 8011c26:	683a      	ldr	r2, [r7, #0]
 8011c28:	429a      	cmp	r2, r3
 8011c2a:	d21d      	bcs.n	8011c68 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011c2c:	4b2b      	ldr	r3, [pc, #172]	; (8011cdc <HAL_RCC_ClockConfig+0x260>)
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	f023 020f 	bic.w	r2, r3, #15
 8011c34:	4929      	ldr	r1, [pc, #164]	; (8011cdc <HAL_RCC_ClockConfig+0x260>)
 8011c36:	683b      	ldr	r3, [r7, #0]
 8011c38:	4313      	orrs	r3, r2
 8011c3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8011c3c:	f7fc fd44 	bl	800e6c8 <HAL_GetTick>
 8011c40:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011c42:	e00a      	b.n	8011c5a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011c44:	f7fc fd40 	bl	800e6c8 <HAL_GetTick>
 8011c48:	4602      	mov	r2, r0
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	1ad3      	subs	r3, r2, r3
 8011c4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8011c52:	4293      	cmp	r3, r2
 8011c54:	d901      	bls.n	8011c5a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8011c56:	2303      	movs	r3, #3
 8011c58:	e03b      	b.n	8011cd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011c5a:	4b20      	ldr	r3, [pc, #128]	; (8011cdc <HAL_RCC_ClockConfig+0x260>)
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	f003 030f 	and.w	r3, r3, #15
 8011c62:	683a      	ldr	r2, [r7, #0]
 8011c64:	429a      	cmp	r2, r3
 8011c66:	d1ed      	bne.n	8011c44 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	681b      	ldr	r3, [r3, #0]
 8011c6c:	f003 0304 	and.w	r3, r3, #4
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d008      	beq.n	8011c86 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011c74:	4b1a      	ldr	r3, [pc, #104]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011c76:	689b      	ldr	r3, [r3, #8]
 8011c78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	68db      	ldr	r3, [r3, #12]
 8011c80:	4917      	ldr	r1, [pc, #92]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011c82:	4313      	orrs	r3, r2
 8011c84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	f003 0308 	and.w	r3, r3, #8
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d009      	beq.n	8011ca6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8011c92:	4b13      	ldr	r3, [pc, #76]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011c94:	689b      	ldr	r3, [r3, #8]
 8011c96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	691b      	ldr	r3, [r3, #16]
 8011c9e:	00db      	lsls	r3, r3, #3
 8011ca0:	490f      	ldr	r1, [pc, #60]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011ca2:	4313      	orrs	r3, r2
 8011ca4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8011ca6:	f000 f825 	bl	8011cf4 <HAL_RCC_GetSysClockFreq>
 8011caa:	4602      	mov	r2, r0
 8011cac:	4b0c      	ldr	r3, [pc, #48]	; (8011ce0 <HAL_RCC_ClockConfig+0x264>)
 8011cae:	689b      	ldr	r3, [r3, #8]
 8011cb0:	091b      	lsrs	r3, r3, #4
 8011cb2:	f003 030f 	and.w	r3, r3, #15
 8011cb6:	490c      	ldr	r1, [pc, #48]	; (8011ce8 <HAL_RCC_ClockConfig+0x26c>)
 8011cb8:	5ccb      	ldrb	r3, [r1, r3]
 8011cba:	f003 031f 	and.w	r3, r3, #31
 8011cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8011cc2:	4a0a      	ldr	r2, [pc, #40]	; (8011cec <HAL_RCC_ClockConfig+0x270>)
 8011cc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8011cc6:	4b0a      	ldr	r3, [pc, #40]	; (8011cf0 <HAL_RCC_ClockConfig+0x274>)
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	4618      	mov	r0, r3
 8011ccc:	f7fc f878 	bl	800ddc0 <HAL_InitTick>
 8011cd0:	4603      	mov	r3, r0
}
 8011cd2:	4618      	mov	r0, r3
 8011cd4:	3718      	adds	r7, #24
 8011cd6:	46bd      	mov	sp, r7
 8011cd8:	bd80      	pop	{r7, pc}
 8011cda:	bf00      	nop
 8011cdc:	40022000 	.word	0x40022000
 8011ce0:	40021000 	.word	0x40021000
 8011ce4:	04c4b400 	.word	0x04c4b400
 8011ce8:	080191e8 	.word	0x080191e8
 8011cec:	20000004 	.word	0x20000004
 8011cf0:	20000008 	.word	0x20000008

08011cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011cf4:	b480      	push	{r7}
 8011cf6:	b087      	sub	sp, #28
 8011cf8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8011cfa:	4b2c      	ldr	r3, [pc, #176]	; (8011dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8011cfc:	689b      	ldr	r3, [r3, #8]
 8011cfe:	f003 030c 	and.w	r3, r3, #12
 8011d02:	2b04      	cmp	r3, #4
 8011d04:	d102      	bne.n	8011d0c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8011d06:	4b2a      	ldr	r3, [pc, #168]	; (8011db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8011d08:	613b      	str	r3, [r7, #16]
 8011d0a:	e047      	b.n	8011d9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8011d0c:	4b27      	ldr	r3, [pc, #156]	; (8011dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8011d0e:	689b      	ldr	r3, [r3, #8]
 8011d10:	f003 030c 	and.w	r3, r3, #12
 8011d14:	2b08      	cmp	r3, #8
 8011d16:	d102      	bne.n	8011d1e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8011d18:	4b26      	ldr	r3, [pc, #152]	; (8011db4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8011d1a:	613b      	str	r3, [r7, #16]
 8011d1c:	e03e      	b.n	8011d9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8011d1e:	4b23      	ldr	r3, [pc, #140]	; (8011dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8011d20:	689b      	ldr	r3, [r3, #8]
 8011d22:	f003 030c 	and.w	r3, r3, #12
 8011d26:	2b0c      	cmp	r3, #12
 8011d28:	d136      	bne.n	8011d98 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8011d2a:	4b20      	ldr	r3, [pc, #128]	; (8011dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8011d2c:	68db      	ldr	r3, [r3, #12]
 8011d2e:	f003 0303 	and.w	r3, r3, #3
 8011d32:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8011d34:	4b1d      	ldr	r3, [pc, #116]	; (8011dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8011d36:	68db      	ldr	r3, [r3, #12]
 8011d38:	091b      	lsrs	r3, r3, #4
 8011d3a:	f003 030f 	and.w	r3, r3, #15
 8011d3e:	3301      	adds	r3, #1
 8011d40:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	2b03      	cmp	r3, #3
 8011d46:	d10c      	bne.n	8011d62 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8011d48:	4a1a      	ldr	r2, [pc, #104]	; (8011db4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8011d4a:	68bb      	ldr	r3, [r7, #8]
 8011d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011d50:	4a16      	ldr	r2, [pc, #88]	; (8011dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8011d52:	68d2      	ldr	r2, [r2, #12]
 8011d54:	0a12      	lsrs	r2, r2, #8
 8011d56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8011d5a:	fb02 f303 	mul.w	r3, r2, r3
 8011d5e:	617b      	str	r3, [r7, #20]
      break;
 8011d60:	e00c      	b.n	8011d7c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8011d62:	4a13      	ldr	r2, [pc, #76]	; (8011db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8011d64:	68bb      	ldr	r3, [r7, #8]
 8011d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8011d6a:	4a10      	ldr	r2, [pc, #64]	; (8011dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8011d6c:	68d2      	ldr	r2, [r2, #12]
 8011d6e:	0a12      	lsrs	r2, r2, #8
 8011d70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8011d74:	fb02 f303 	mul.w	r3, r2, r3
 8011d78:	617b      	str	r3, [r7, #20]
      break;
 8011d7a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8011d7c:	4b0b      	ldr	r3, [pc, #44]	; (8011dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8011d7e:	68db      	ldr	r3, [r3, #12]
 8011d80:	0e5b      	lsrs	r3, r3, #25
 8011d82:	f003 0303 	and.w	r3, r3, #3
 8011d86:	3301      	adds	r3, #1
 8011d88:	005b      	lsls	r3, r3, #1
 8011d8a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8011d8c:	697a      	ldr	r2, [r7, #20]
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8011d94:	613b      	str	r3, [r7, #16]
 8011d96:	e001      	b.n	8011d9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8011d98:	2300      	movs	r3, #0
 8011d9a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8011d9c:	693b      	ldr	r3, [r7, #16]
}
 8011d9e:	4618      	mov	r0, r3
 8011da0:	371c      	adds	r7, #28
 8011da2:	46bd      	mov	sp, r7
 8011da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da8:	4770      	bx	lr
 8011daa:	bf00      	nop
 8011dac:	40021000 	.word	0x40021000
 8011db0:	00f42400 	.word	0x00f42400
 8011db4:	007a1200 	.word	0x007a1200

08011db8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011db8:	b480      	push	{r7}
 8011dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011dbc:	4b03      	ldr	r3, [pc, #12]	; (8011dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8011dbe:	681b      	ldr	r3, [r3, #0]
}
 8011dc0:	4618      	mov	r0, r3
 8011dc2:	46bd      	mov	sp, r7
 8011dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc8:	4770      	bx	lr
 8011dca:	bf00      	nop
 8011dcc:	20000004 	.word	0x20000004

08011dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011dd0:	b580      	push	{r7, lr}
 8011dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8011dd4:	f7ff fff0 	bl	8011db8 <HAL_RCC_GetHCLKFreq>
 8011dd8:	4602      	mov	r2, r0
 8011dda:	4b06      	ldr	r3, [pc, #24]	; (8011df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011ddc:	689b      	ldr	r3, [r3, #8]
 8011dde:	0a1b      	lsrs	r3, r3, #8
 8011de0:	f003 0307 	and.w	r3, r3, #7
 8011de4:	4904      	ldr	r1, [pc, #16]	; (8011df8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8011de6:	5ccb      	ldrb	r3, [r1, r3]
 8011de8:	f003 031f 	and.w	r3, r3, #31
 8011dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011df0:	4618      	mov	r0, r3
 8011df2:	bd80      	pop	{r7, pc}
 8011df4:	40021000 	.word	0x40021000
 8011df8:	080191f8 	.word	0x080191f8

08011dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011dfc:	b580      	push	{r7, lr}
 8011dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8011e00:	f7ff ffda 	bl	8011db8 <HAL_RCC_GetHCLKFreq>
 8011e04:	4602      	mov	r2, r0
 8011e06:	4b06      	ldr	r3, [pc, #24]	; (8011e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8011e08:	689b      	ldr	r3, [r3, #8]
 8011e0a:	0adb      	lsrs	r3, r3, #11
 8011e0c:	f003 0307 	and.w	r3, r3, #7
 8011e10:	4904      	ldr	r1, [pc, #16]	; (8011e24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8011e12:	5ccb      	ldrb	r3, [r1, r3]
 8011e14:	f003 031f 	and.w	r3, r3, #31
 8011e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011e1c:	4618      	mov	r0, r3
 8011e1e:	bd80      	pop	{r7, pc}
 8011e20:	40021000 	.word	0x40021000
 8011e24:	080191f8 	.word	0x080191f8

08011e28 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8011e28:	b480      	push	{r7}
 8011e2a:	b083      	sub	sp, #12
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	6078      	str	r0, [r7, #4]
 8011e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	220f      	movs	r2, #15
 8011e36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8011e38:	4b12      	ldr	r3, [pc, #72]	; (8011e84 <HAL_RCC_GetClockConfig+0x5c>)
 8011e3a:	689b      	ldr	r3, [r3, #8]
 8011e3c:	f003 0203 	and.w	r2, r3, #3
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8011e44:	4b0f      	ldr	r3, [pc, #60]	; (8011e84 <HAL_RCC_GetClockConfig+0x5c>)
 8011e46:	689b      	ldr	r3, [r3, #8]
 8011e48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8011e50:	4b0c      	ldr	r3, [pc, #48]	; (8011e84 <HAL_RCC_GetClockConfig+0x5c>)
 8011e52:	689b      	ldr	r3, [r3, #8]
 8011e54:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8011e5c:	4b09      	ldr	r3, [pc, #36]	; (8011e84 <HAL_RCC_GetClockConfig+0x5c>)
 8011e5e:	689b      	ldr	r3, [r3, #8]
 8011e60:	08db      	lsrs	r3, r3, #3
 8011e62:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8011e6a:	4b07      	ldr	r3, [pc, #28]	; (8011e88 <HAL_RCC_GetClockConfig+0x60>)
 8011e6c:	681b      	ldr	r3, [r3, #0]
 8011e6e:	f003 020f 	and.w	r2, r3, #15
 8011e72:	683b      	ldr	r3, [r7, #0]
 8011e74:	601a      	str	r2, [r3, #0]
}
 8011e76:	bf00      	nop
 8011e78:	370c      	adds	r7, #12
 8011e7a:	46bd      	mov	sp, r7
 8011e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e80:	4770      	bx	lr
 8011e82:	bf00      	nop
 8011e84:	40021000 	.word	0x40021000
 8011e88:	40022000 	.word	0x40022000

08011e8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8011e8c:	b480      	push	{r7}
 8011e8e:	b087      	sub	sp, #28
 8011e90:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8011e92:	4b1e      	ldr	r3, [pc, #120]	; (8011f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8011e94:	68db      	ldr	r3, [r3, #12]
 8011e96:	f003 0303 	and.w	r3, r3, #3
 8011e9a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8011e9c:	4b1b      	ldr	r3, [pc, #108]	; (8011f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8011e9e:	68db      	ldr	r3, [r3, #12]
 8011ea0:	091b      	lsrs	r3, r3, #4
 8011ea2:	f003 030f 	and.w	r3, r3, #15
 8011ea6:	3301      	adds	r3, #1
 8011ea8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8011eaa:	693b      	ldr	r3, [r7, #16]
 8011eac:	2b03      	cmp	r3, #3
 8011eae:	d10c      	bne.n	8011eca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8011eb0:	4a17      	ldr	r2, [pc, #92]	; (8011f10 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8011eb8:	4a14      	ldr	r2, [pc, #80]	; (8011f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8011eba:	68d2      	ldr	r2, [r2, #12]
 8011ebc:	0a12      	lsrs	r2, r2, #8
 8011ebe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8011ec2:	fb02 f303 	mul.w	r3, r2, r3
 8011ec6:	617b      	str	r3, [r7, #20]
    break;
 8011ec8:	e00c      	b.n	8011ee4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8011eca:	4a12      	ldr	r2, [pc, #72]	; (8011f14 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8011ed2:	4a0e      	ldr	r2, [pc, #56]	; (8011f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8011ed4:	68d2      	ldr	r2, [r2, #12]
 8011ed6:	0a12      	lsrs	r2, r2, #8
 8011ed8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8011edc:	fb02 f303 	mul.w	r3, r2, r3
 8011ee0:	617b      	str	r3, [r7, #20]
    break;
 8011ee2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8011ee4:	4b09      	ldr	r3, [pc, #36]	; (8011f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8011ee6:	68db      	ldr	r3, [r3, #12]
 8011ee8:	0e5b      	lsrs	r3, r3, #25
 8011eea:	f003 0303 	and.w	r3, r3, #3
 8011eee:	3301      	adds	r3, #1
 8011ef0:	005b      	lsls	r3, r3, #1
 8011ef2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8011ef4:	697a      	ldr	r2, [r7, #20]
 8011ef6:	68bb      	ldr	r3, [r7, #8]
 8011ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8011efc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8011efe:	687b      	ldr	r3, [r7, #4]
}
 8011f00:	4618      	mov	r0, r3
 8011f02:	371c      	adds	r7, #28
 8011f04:	46bd      	mov	sp, r7
 8011f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0a:	4770      	bx	lr
 8011f0c:	40021000 	.word	0x40021000
 8011f10:	007a1200 	.word	0x007a1200
 8011f14:	00f42400 	.word	0x00f42400

08011f18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8011f18:	b580      	push	{r7, lr}
 8011f1a:	b086      	sub	sp, #24
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8011f20:	2300      	movs	r3, #0
 8011f22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8011f24:	2300      	movs	r3, #0
 8011f26:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	f000 8098 	beq.w	8012066 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8011f36:	2300      	movs	r3, #0
 8011f38:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8011f3a:	4b43      	ldr	r3, [pc, #268]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d10d      	bne.n	8011f62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011f46:	4b40      	ldr	r3, [pc, #256]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011f4a:	4a3f      	ldr	r2, [pc, #252]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011f50:	6593      	str	r3, [r2, #88]	; 0x58
 8011f52:	4b3d      	ldr	r3, [pc, #244]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011f5a:	60bb      	str	r3, [r7, #8]
 8011f5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011f5e:	2301      	movs	r3, #1
 8011f60:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8011f62:	4b3a      	ldr	r3, [pc, #232]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	4a39      	ldr	r2, [pc, #228]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8011f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011f6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8011f6e:	f7fc fbab 	bl	800e6c8 <HAL_GetTick>
 8011f72:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8011f74:	e009      	b.n	8011f8a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011f76:	f7fc fba7 	bl	800e6c8 <HAL_GetTick>
 8011f7a:	4602      	mov	r2, r0
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	1ad3      	subs	r3, r2, r3
 8011f80:	2b02      	cmp	r3, #2
 8011f82:	d902      	bls.n	8011f8a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8011f84:	2303      	movs	r3, #3
 8011f86:	74fb      	strb	r3, [r7, #19]
        break;
 8011f88:	e005      	b.n	8011f96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8011f8a:	4b30      	ldr	r3, [pc, #192]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d0ef      	beq.n	8011f76 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8011f96:	7cfb      	ldrb	r3, [r7, #19]
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d159      	bne.n	8012050 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8011f9c:	4b2a      	ldr	r3, [pc, #168]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011fa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011fa6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8011fa8:	697b      	ldr	r3, [r7, #20]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d01e      	beq.n	8011fec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011fb2:	697a      	ldr	r2, [r7, #20]
 8011fb4:	429a      	cmp	r2, r3
 8011fb6:	d019      	beq.n	8011fec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8011fb8:	4b23      	ldr	r3, [pc, #140]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011fbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011fc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8011fc4:	4b20      	ldr	r3, [pc, #128]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011fca:	4a1f      	ldr	r2, [pc, #124]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011fcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011fd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8011fd4:	4b1c      	ldr	r3, [pc, #112]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011fda:	4a1b      	ldr	r2, [pc, #108]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011fdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011fe0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8011fe4:	4a18      	ldr	r2, [pc, #96]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8011fe6:	697b      	ldr	r3, [r7, #20]
 8011fe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8011fec:	697b      	ldr	r3, [r7, #20]
 8011fee:	f003 0301 	and.w	r3, r3, #1
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d016      	beq.n	8012024 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011ff6:	f7fc fb67 	bl	800e6c8 <HAL_GetTick>
 8011ffa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8011ffc:	e00b      	b.n	8012016 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011ffe:	f7fc fb63 	bl	800e6c8 <HAL_GetTick>
 8012002:	4602      	mov	r2, r0
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	1ad3      	subs	r3, r2, r3
 8012008:	f241 3288 	movw	r2, #5000	; 0x1388
 801200c:	4293      	cmp	r3, r2
 801200e:	d902      	bls.n	8012016 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8012010:	2303      	movs	r3, #3
 8012012:	74fb      	strb	r3, [r7, #19]
            break;
 8012014:	e006      	b.n	8012024 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8012016:	4b0c      	ldr	r3, [pc, #48]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8012018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801201c:	f003 0302 	and.w	r3, r3, #2
 8012020:	2b00      	cmp	r3, #0
 8012022:	d0ec      	beq.n	8011ffe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8012024:	7cfb      	ldrb	r3, [r7, #19]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d10b      	bne.n	8012042 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801202a:	4b07      	ldr	r3, [pc, #28]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 801202c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012030:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012038:	4903      	ldr	r1, [pc, #12]	; (8012048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 801203a:	4313      	orrs	r3, r2
 801203c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8012040:	e008      	b.n	8012054 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8012042:	7cfb      	ldrb	r3, [r7, #19]
 8012044:	74bb      	strb	r3, [r7, #18]
 8012046:	e005      	b.n	8012054 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8012048:	40021000 	.word	0x40021000
 801204c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012050:	7cfb      	ldrb	r3, [r7, #19]
 8012052:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8012054:	7c7b      	ldrb	r3, [r7, #17]
 8012056:	2b01      	cmp	r3, #1
 8012058:	d105      	bne.n	8012066 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801205a:	4ba7      	ldr	r3, [pc, #668]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801205c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801205e:	4aa6      	ldr	r2, [pc, #664]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012060:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012064:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	f003 0301 	and.w	r3, r3, #1
 801206e:	2b00      	cmp	r3, #0
 8012070:	d00a      	beq.n	8012088 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8012072:	4ba1      	ldr	r3, [pc, #644]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012078:	f023 0203 	bic.w	r2, r3, #3
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	685b      	ldr	r3, [r3, #4]
 8012080:	499d      	ldr	r1, [pc, #628]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012082:	4313      	orrs	r3, r2
 8012084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	f003 0302 	and.w	r3, r3, #2
 8012090:	2b00      	cmp	r3, #0
 8012092:	d00a      	beq.n	80120aa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8012094:	4b98      	ldr	r3, [pc, #608]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801209a:	f023 020c 	bic.w	r2, r3, #12
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	689b      	ldr	r3, [r3, #8]
 80120a2:	4995      	ldr	r1, [pc, #596]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80120a4:	4313      	orrs	r3, r2
 80120a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	f003 0304 	and.w	r3, r3, #4
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d00a      	beq.n	80120cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80120b6:	4b90      	ldr	r3, [pc, #576]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80120b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80120bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	68db      	ldr	r3, [r3, #12]
 80120c4:	498c      	ldr	r1, [pc, #560]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80120c6:	4313      	orrs	r3, r2
 80120c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	f003 0308 	and.w	r3, r3, #8
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d00a      	beq.n	80120ee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80120d8:	4b87      	ldr	r3, [pc, #540]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80120da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80120de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	691b      	ldr	r3, [r3, #16]
 80120e6:	4984      	ldr	r1, [pc, #528]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80120e8:	4313      	orrs	r3, r2
 80120ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	f003 0310 	and.w	r3, r3, #16
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d00a      	beq.n	8012110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80120fa:	4b7f      	ldr	r3, [pc, #508]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80120fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012100:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	695b      	ldr	r3, [r3, #20]
 8012108:	497b      	ldr	r1, [pc, #492]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801210a:	4313      	orrs	r3, r2
 801210c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	f003 0320 	and.w	r3, r3, #32
 8012118:	2b00      	cmp	r3, #0
 801211a:	d00a      	beq.n	8012132 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801211c:	4b76      	ldr	r3, [pc, #472]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801211e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012122:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	699b      	ldr	r3, [r3, #24]
 801212a:	4973      	ldr	r1, [pc, #460]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801212c:	4313      	orrs	r3, r2
 801212e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801213a:	2b00      	cmp	r3, #0
 801213c:	d00a      	beq.n	8012154 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801213e:	4b6e      	ldr	r3, [pc, #440]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012144:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	69db      	ldr	r3, [r3, #28]
 801214c:	496a      	ldr	r1, [pc, #424]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801214e:	4313      	orrs	r3, r2
 8012150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	681b      	ldr	r3, [r3, #0]
 8012158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801215c:	2b00      	cmp	r3, #0
 801215e:	d00a      	beq.n	8012176 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8012160:	4b65      	ldr	r3, [pc, #404]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012166:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	6a1b      	ldr	r3, [r3, #32]
 801216e:	4962      	ldr	r1, [pc, #392]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012170:	4313      	orrs	r3, r2
 8012172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801217e:	2b00      	cmp	r3, #0
 8012180:	d00a      	beq.n	8012198 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8012182:	4b5d      	ldr	r3, [pc, #372]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012188:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012190:	4959      	ldr	r1, [pc, #356]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012192:	4313      	orrs	r3, r2
 8012194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d00a      	beq.n	80121ba <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80121a4:	4b54      	ldr	r3, [pc, #336]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80121a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80121aa:	f023 0203 	bic.w	r2, r3, #3
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80121b2:	4951      	ldr	r1, [pc, #324]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80121b4:	4313      	orrs	r3, r2
 80121b6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d00a      	beq.n	80121dc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80121c6:	4b4c      	ldr	r3, [pc, #304]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80121c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80121cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121d4:	4948      	ldr	r1, [pc, #288]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80121d6:	4313      	orrs	r3, r2
 80121d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d015      	beq.n	8012214 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80121e8:	4b43      	ldr	r3, [pc, #268]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80121ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80121ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121f6:	4940      	ldr	r1, [pc, #256]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80121f8:	4313      	orrs	r3, r2
 80121fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012202:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012206:	d105      	bne.n	8012214 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8012208:	4b3b      	ldr	r3, [pc, #236]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801220a:	68db      	ldr	r3, [r3, #12]
 801220c:	4a3a      	ldr	r2, [pc, #232]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801220e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012212:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801221c:	2b00      	cmp	r3, #0
 801221e:	d015      	beq.n	801224c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8012220:	4b35      	ldr	r3, [pc, #212]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012226:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801222e:	4932      	ldr	r1, [pc, #200]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012230:	4313      	orrs	r3, r2
 8012232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801223a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801223e:	d105      	bne.n	801224c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8012240:	4b2d      	ldr	r3, [pc, #180]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012242:	68db      	ldr	r3, [r3, #12]
 8012244:	4a2c      	ldr	r2, [pc, #176]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012246:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801224a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8012254:	2b00      	cmp	r3, #0
 8012256:	d015      	beq.n	8012284 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8012258:	4b27      	ldr	r3, [pc, #156]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801225a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801225e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012266:	4924      	ldr	r1, [pc, #144]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012268:	4313      	orrs	r3, r2
 801226a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012272:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8012276:	d105      	bne.n	8012284 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8012278:	4b1f      	ldr	r3, [pc, #124]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801227a:	68db      	ldr	r3, [r3, #12]
 801227c:	4a1e      	ldr	r2, [pc, #120]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801227e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012282:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801228c:	2b00      	cmp	r3, #0
 801228e:	d015      	beq.n	80122bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8012290:	4b19      	ldr	r3, [pc, #100]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012296:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801229e:	4916      	ldr	r1, [pc, #88]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80122a0:	4313      	orrs	r3, r2
 80122a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80122aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80122ae:	d105      	bne.n	80122bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80122b0:	4b11      	ldr	r3, [pc, #68]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80122b2:	68db      	ldr	r3, [r3, #12]
 80122b4:	4a10      	ldr	r2, [pc, #64]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80122b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80122ba:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	681b      	ldr	r3, [r3, #0]
 80122c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d019      	beq.n	80122fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80122c8:	4b0b      	ldr	r3, [pc, #44]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80122ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80122ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80122d6:	4908      	ldr	r1, [pc, #32]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80122d8:	4313      	orrs	r3, r2
 80122da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80122e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80122e6:	d109      	bne.n	80122fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80122e8:	4b03      	ldr	r3, [pc, #12]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80122ea:	68db      	ldr	r3, [r3, #12]
 80122ec:	4a02      	ldr	r2, [pc, #8]	; (80122f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80122ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80122f2:	60d3      	str	r3, [r2, #12]
 80122f4:	e002      	b.n	80122fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80122f6:	bf00      	nop
 80122f8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	681b      	ldr	r3, [r3, #0]
 8012300:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012304:	2b00      	cmp	r3, #0
 8012306:	d015      	beq.n	8012334 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8012308:	4b29      	ldr	r3, [pc, #164]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 801230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801230e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012316:	4926      	ldr	r1, [pc, #152]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8012318:	4313      	orrs	r3, r2
 801231a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012322:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8012326:	d105      	bne.n	8012334 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8012328:	4b21      	ldr	r3, [pc, #132]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 801232a:	68db      	ldr	r3, [r3, #12]
 801232c:	4a20      	ldr	r2, [pc, #128]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 801232e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012332:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801233c:	2b00      	cmp	r3, #0
 801233e:	d015      	beq.n	801236c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8012340:	4b1b      	ldr	r3, [pc, #108]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8012342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012346:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801234e:	4918      	ldr	r1, [pc, #96]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8012350:	4313      	orrs	r3, r2
 8012352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801235a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801235e:	d105      	bne.n	801236c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8012360:	4b13      	ldr	r3, [pc, #76]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8012362:	68db      	ldr	r3, [r3, #12]
 8012364:	4a12      	ldr	r2, [pc, #72]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8012366:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801236a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8012374:	2b00      	cmp	r3, #0
 8012376:	d015      	beq.n	80123a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8012378:	4b0d      	ldr	r3, [pc, #52]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 801237a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 801237e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012386:	490a      	ldr	r1, [pc, #40]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8012388:	4313      	orrs	r3, r2
 801238a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012392:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8012396:	d105      	bne.n	80123a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8012398:	4b05      	ldr	r3, [pc, #20]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 801239a:	68db      	ldr	r3, [r3, #12]
 801239c:	4a04      	ldr	r2, [pc, #16]	; (80123b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 801239e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80123a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80123a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80123a6:	4618      	mov	r0, r3
 80123a8:	3718      	adds	r7, #24
 80123aa:	46bd      	mov	sp, r7
 80123ac:	bd80      	pop	{r7, pc}
 80123ae:	bf00      	nop
 80123b0:	40021000 	.word	0x40021000

080123b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b084      	sub	sp, #16
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d101      	bne.n	80123c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80123c2:	2301      	movs	r3, #1
 80123c4:	e09d      	b.n	8012502 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d108      	bne.n	80123e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	685b      	ldr	r3, [r3, #4]
 80123d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80123d6:	d009      	beq.n	80123ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	2200      	movs	r2, #0
 80123dc:	61da      	str	r2, [r3, #28]
 80123de:	e005      	b.n	80123ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	2200      	movs	r2, #0
 80123e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	2200      	movs	r2, #0
 80123ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	2200      	movs	r2, #0
 80123f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80123f8:	b2db      	uxtb	r3, r3
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d106      	bne.n	801240c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	2200      	movs	r2, #0
 8012402:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8012406:	6878      	ldr	r0, [r7, #4]
 8012408:	f7fb fc70 	bl	800dcec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	2202      	movs	r2, #2
 8012410:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	681a      	ldr	r2, [r3, #0]
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012422:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	68db      	ldr	r3, [r3, #12]
 8012428:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 801242c:	d902      	bls.n	8012434 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 801242e:	2300      	movs	r3, #0
 8012430:	60fb      	str	r3, [r7, #12]
 8012432:	e002      	b.n	801243a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8012434:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012438:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	68db      	ldr	r3, [r3, #12]
 801243e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8012442:	d007      	beq.n	8012454 <HAL_SPI_Init+0xa0>
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	68db      	ldr	r3, [r3, #12]
 8012448:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 801244c:	d002      	beq.n	8012454 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2200      	movs	r2, #0
 8012452:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	685b      	ldr	r3, [r3, #4]
 8012458:	f403 7282 	and.w	r2, r3, #260	; 0x104
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	689b      	ldr	r3, [r3, #8]
 8012460:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8012464:	431a      	orrs	r2, r3
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	691b      	ldr	r3, [r3, #16]
 801246a:	f003 0302 	and.w	r3, r3, #2
 801246e:	431a      	orrs	r2, r3
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	695b      	ldr	r3, [r3, #20]
 8012474:	f003 0301 	and.w	r3, r3, #1
 8012478:	431a      	orrs	r2, r3
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	699b      	ldr	r3, [r3, #24]
 801247e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012482:	431a      	orrs	r2, r3
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	69db      	ldr	r3, [r3, #28]
 8012488:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801248c:	431a      	orrs	r2, r3
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	6a1b      	ldr	r3, [r3, #32]
 8012492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012496:	ea42 0103 	orr.w	r1, r2, r3
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801249e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	430a      	orrs	r2, r1
 80124a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	699b      	ldr	r3, [r3, #24]
 80124ae:	0c1b      	lsrs	r3, r3, #16
 80124b0:	f003 0204 	and.w	r2, r3, #4
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80124b8:	f003 0310 	and.w	r3, r3, #16
 80124bc:	431a      	orrs	r2, r3
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80124c2:	f003 0308 	and.w	r3, r3, #8
 80124c6:	431a      	orrs	r2, r3
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	68db      	ldr	r3, [r3, #12]
 80124cc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80124d0:	ea42 0103 	orr.w	r1, r2, r3
 80124d4:	68fb      	ldr	r3, [r7, #12]
 80124d6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	430a      	orrs	r2, r1
 80124e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	69da      	ldr	r2, [r3, #28]
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80124f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	2200      	movs	r2, #0
 80124f6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	2201      	movs	r2, #1
 80124fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8012500:	2300      	movs	r3, #0
}
 8012502:	4618      	mov	r0, r3
 8012504:	3710      	adds	r7, #16
 8012506:	46bd      	mov	sp, r7
 8012508:	bd80      	pop	{r7, pc}

0801250a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801250a:	b580      	push	{r7, lr}
 801250c:	b082      	sub	sp, #8
 801250e:	af00      	add	r7, sp, #0
 8012510:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	2b00      	cmp	r3, #0
 8012516:	d101      	bne.n	801251c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012518:	2301      	movs	r3, #1
 801251a:	e049      	b.n	80125b0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012522:	b2db      	uxtb	r3, r3
 8012524:	2b00      	cmp	r3, #0
 8012526:	d106      	bne.n	8012536 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	2200      	movs	r2, #0
 801252c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012530:	6878      	ldr	r0, [r7, #4]
 8012532:	f000 f841 	bl	80125b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	2202      	movs	r2, #2
 801253a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	681a      	ldr	r2, [r3, #0]
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	3304      	adds	r3, #4
 8012546:	4619      	mov	r1, r3
 8012548:	4610      	mov	r0, r2
 801254a:	f000 fcdd 	bl	8012f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	2201      	movs	r2, #1
 8012552:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	2201      	movs	r2, #1
 801255a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	2201      	movs	r2, #1
 8012562:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	2201      	movs	r2, #1
 801256a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	2201      	movs	r2, #1
 8012572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	2201      	movs	r2, #1
 801257a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	2201      	movs	r2, #1
 8012582:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	2201      	movs	r2, #1
 801258a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	2201      	movs	r2, #1
 8012592:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	2201      	movs	r2, #1
 801259a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	2201      	movs	r2, #1
 80125a2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	2201      	movs	r2, #1
 80125aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80125ae:	2300      	movs	r3, #0
}
 80125b0:	4618      	mov	r0, r3
 80125b2:	3708      	adds	r7, #8
 80125b4:	46bd      	mov	sp, r7
 80125b6:	bd80      	pop	{r7, pc}

080125b8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80125b8:	b480      	push	{r7}
 80125ba:	b083      	sub	sp, #12
 80125bc:	af00      	add	r7, sp, #0
 80125be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80125c0:	bf00      	nop
 80125c2:	370c      	adds	r7, #12
 80125c4:	46bd      	mov	sp, r7
 80125c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ca:	4770      	bx	lr

080125cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80125cc:	b480      	push	{r7}
 80125ce:	b085      	sub	sp, #20
 80125d0:	af00      	add	r7, sp, #0
 80125d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80125da:	b2db      	uxtb	r3, r3
 80125dc:	2b01      	cmp	r3, #1
 80125de:	d001      	beq.n	80125e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80125e0:	2301      	movs	r3, #1
 80125e2:	e054      	b.n	801268e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	2202      	movs	r2, #2
 80125e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	68da      	ldr	r2, [r3, #12]
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	f042 0201 	orr.w	r2, r2, #1
 80125fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	4a26      	ldr	r2, [pc, #152]	; (801269c <HAL_TIM_Base_Start_IT+0xd0>)
 8012602:	4293      	cmp	r3, r2
 8012604:	d022      	beq.n	801264c <HAL_TIM_Base_Start_IT+0x80>
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801260e:	d01d      	beq.n	801264c <HAL_TIM_Base_Start_IT+0x80>
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	681b      	ldr	r3, [r3, #0]
 8012614:	4a22      	ldr	r2, [pc, #136]	; (80126a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8012616:	4293      	cmp	r3, r2
 8012618:	d018      	beq.n	801264c <HAL_TIM_Base_Start_IT+0x80>
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	4a21      	ldr	r2, [pc, #132]	; (80126a4 <HAL_TIM_Base_Start_IT+0xd8>)
 8012620:	4293      	cmp	r3, r2
 8012622:	d013      	beq.n	801264c <HAL_TIM_Base_Start_IT+0x80>
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	4a1f      	ldr	r2, [pc, #124]	; (80126a8 <HAL_TIM_Base_Start_IT+0xdc>)
 801262a:	4293      	cmp	r3, r2
 801262c:	d00e      	beq.n	801264c <HAL_TIM_Base_Start_IT+0x80>
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	4a1e      	ldr	r2, [pc, #120]	; (80126ac <HAL_TIM_Base_Start_IT+0xe0>)
 8012634:	4293      	cmp	r3, r2
 8012636:	d009      	beq.n	801264c <HAL_TIM_Base_Start_IT+0x80>
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	681b      	ldr	r3, [r3, #0]
 801263c:	4a1c      	ldr	r2, [pc, #112]	; (80126b0 <HAL_TIM_Base_Start_IT+0xe4>)
 801263e:	4293      	cmp	r3, r2
 8012640:	d004      	beq.n	801264c <HAL_TIM_Base_Start_IT+0x80>
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	681b      	ldr	r3, [r3, #0]
 8012646:	4a1b      	ldr	r2, [pc, #108]	; (80126b4 <HAL_TIM_Base_Start_IT+0xe8>)
 8012648:	4293      	cmp	r3, r2
 801264a:	d115      	bne.n	8012678 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	689a      	ldr	r2, [r3, #8]
 8012652:	4b19      	ldr	r3, [pc, #100]	; (80126b8 <HAL_TIM_Base_Start_IT+0xec>)
 8012654:	4013      	ands	r3, r2
 8012656:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012658:	68fb      	ldr	r3, [r7, #12]
 801265a:	2b06      	cmp	r3, #6
 801265c:	d015      	beq.n	801268a <HAL_TIM_Base_Start_IT+0xbe>
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012664:	d011      	beq.n	801268a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	681a      	ldr	r2, [r3, #0]
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	f042 0201 	orr.w	r2, r2, #1
 8012674:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012676:	e008      	b.n	801268a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	681a      	ldr	r2, [r3, #0]
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	f042 0201 	orr.w	r2, r2, #1
 8012686:	601a      	str	r2, [r3, #0]
 8012688:	e000      	b.n	801268c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801268a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801268c:	2300      	movs	r3, #0
}
 801268e:	4618      	mov	r0, r3
 8012690:	3714      	adds	r7, #20
 8012692:	46bd      	mov	sp, r7
 8012694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012698:	4770      	bx	lr
 801269a:	bf00      	nop
 801269c:	40012c00 	.word	0x40012c00
 80126a0:	40000400 	.word	0x40000400
 80126a4:	40000800 	.word	0x40000800
 80126a8:	40000c00 	.word	0x40000c00
 80126ac:	40013400 	.word	0x40013400
 80126b0:	40014000 	.word	0x40014000
 80126b4:	40015000 	.word	0x40015000
 80126b8:	00010007 	.word	0x00010007

080126bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80126bc:	b580      	push	{r7, lr}
 80126be:	b082      	sub	sp, #8
 80126c0:	af00      	add	r7, sp, #0
 80126c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d101      	bne.n	80126ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80126ca:	2301      	movs	r3, #1
 80126cc:	e049      	b.n	8012762 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80126d4:	b2db      	uxtb	r3, r3
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d106      	bne.n	80126e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	2200      	movs	r2, #0
 80126de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80126e2:	6878      	ldr	r0, [r7, #4]
 80126e4:	f7fb fd9c 	bl	800e220 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	2202      	movs	r2, #2
 80126ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	681a      	ldr	r2, [r3, #0]
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	3304      	adds	r3, #4
 80126f8:	4619      	mov	r1, r3
 80126fa:	4610      	mov	r0, r2
 80126fc:	f000 fc04 	bl	8012f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	2201      	movs	r2, #1
 8012704:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	2201      	movs	r2, #1
 801270c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	2201      	movs	r2, #1
 8012714:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	2201      	movs	r2, #1
 801271c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	2201      	movs	r2, #1
 8012724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	2201      	movs	r2, #1
 801272c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	2201      	movs	r2, #1
 8012734:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	2201      	movs	r2, #1
 801273c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	2201      	movs	r2, #1
 8012744:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	2201      	movs	r2, #1
 801274c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	2201      	movs	r2, #1
 8012754:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	2201      	movs	r2, #1
 801275c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012760:	2300      	movs	r3, #0
}
 8012762:	4618      	mov	r0, r3
 8012764:	3708      	adds	r7, #8
 8012766:	46bd      	mov	sp, r7
 8012768:	bd80      	pop	{r7, pc}
	...

0801276c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801276c:	b580      	push	{r7, lr}
 801276e:	b084      	sub	sp, #16
 8012770:	af00      	add	r7, sp, #0
 8012772:	6078      	str	r0, [r7, #4]
 8012774:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8012776:	683b      	ldr	r3, [r7, #0]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d109      	bne.n	8012790 <HAL_TIM_PWM_Start+0x24>
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8012782:	b2db      	uxtb	r3, r3
 8012784:	2b01      	cmp	r3, #1
 8012786:	bf14      	ite	ne
 8012788:	2301      	movne	r3, #1
 801278a:	2300      	moveq	r3, #0
 801278c:	b2db      	uxtb	r3, r3
 801278e:	e03c      	b.n	801280a <HAL_TIM_PWM_Start+0x9e>
 8012790:	683b      	ldr	r3, [r7, #0]
 8012792:	2b04      	cmp	r3, #4
 8012794:	d109      	bne.n	80127aa <HAL_TIM_PWM_Start+0x3e>
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 801279c:	b2db      	uxtb	r3, r3
 801279e:	2b01      	cmp	r3, #1
 80127a0:	bf14      	ite	ne
 80127a2:	2301      	movne	r3, #1
 80127a4:	2300      	moveq	r3, #0
 80127a6:	b2db      	uxtb	r3, r3
 80127a8:	e02f      	b.n	801280a <HAL_TIM_PWM_Start+0x9e>
 80127aa:	683b      	ldr	r3, [r7, #0]
 80127ac:	2b08      	cmp	r3, #8
 80127ae:	d109      	bne.n	80127c4 <HAL_TIM_PWM_Start+0x58>
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80127b6:	b2db      	uxtb	r3, r3
 80127b8:	2b01      	cmp	r3, #1
 80127ba:	bf14      	ite	ne
 80127bc:	2301      	movne	r3, #1
 80127be:	2300      	moveq	r3, #0
 80127c0:	b2db      	uxtb	r3, r3
 80127c2:	e022      	b.n	801280a <HAL_TIM_PWM_Start+0x9e>
 80127c4:	683b      	ldr	r3, [r7, #0]
 80127c6:	2b0c      	cmp	r3, #12
 80127c8:	d109      	bne.n	80127de <HAL_TIM_PWM_Start+0x72>
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80127d0:	b2db      	uxtb	r3, r3
 80127d2:	2b01      	cmp	r3, #1
 80127d4:	bf14      	ite	ne
 80127d6:	2301      	movne	r3, #1
 80127d8:	2300      	moveq	r3, #0
 80127da:	b2db      	uxtb	r3, r3
 80127dc:	e015      	b.n	801280a <HAL_TIM_PWM_Start+0x9e>
 80127de:	683b      	ldr	r3, [r7, #0]
 80127e0:	2b10      	cmp	r3, #16
 80127e2:	d109      	bne.n	80127f8 <HAL_TIM_PWM_Start+0x8c>
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80127ea:	b2db      	uxtb	r3, r3
 80127ec:	2b01      	cmp	r3, #1
 80127ee:	bf14      	ite	ne
 80127f0:	2301      	movne	r3, #1
 80127f2:	2300      	moveq	r3, #0
 80127f4:	b2db      	uxtb	r3, r3
 80127f6:	e008      	b.n	801280a <HAL_TIM_PWM_Start+0x9e>
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80127fe:	b2db      	uxtb	r3, r3
 8012800:	2b01      	cmp	r3, #1
 8012802:	bf14      	ite	ne
 8012804:	2301      	movne	r3, #1
 8012806:	2300      	moveq	r3, #0
 8012808:	b2db      	uxtb	r3, r3
 801280a:	2b00      	cmp	r3, #0
 801280c:	d001      	beq.n	8012812 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 801280e:	2301      	movs	r3, #1
 8012810:	e0a6      	b.n	8012960 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012812:	683b      	ldr	r3, [r7, #0]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d104      	bne.n	8012822 <HAL_TIM_PWM_Start+0xb6>
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	2202      	movs	r2, #2
 801281c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012820:	e023      	b.n	801286a <HAL_TIM_PWM_Start+0xfe>
 8012822:	683b      	ldr	r3, [r7, #0]
 8012824:	2b04      	cmp	r3, #4
 8012826:	d104      	bne.n	8012832 <HAL_TIM_PWM_Start+0xc6>
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	2202      	movs	r2, #2
 801282c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012830:	e01b      	b.n	801286a <HAL_TIM_PWM_Start+0xfe>
 8012832:	683b      	ldr	r3, [r7, #0]
 8012834:	2b08      	cmp	r3, #8
 8012836:	d104      	bne.n	8012842 <HAL_TIM_PWM_Start+0xd6>
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	2202      	movs	r2, #2
 801283c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012840:	e013      	b.n	801286a <HAL_TIM_PWM_Start+0xfe>
 8012842:	683b      	ldr	r3, [r7, #0]
 8012844:	2b0c      	cmp	r3, #12
 8012846:	d104      	bne.n	8012852 <HAL_TIM_PWM_Start+0xe6>
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	2202      	movs	r2, #2
 801284c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012850:	e00b      	b.n	801286a <HAL_TIM_PWM_Start+0xfe>
 8012852:	683b      	ldr	r3, [r7, #0]
 8012854:	2b10      	cmp	r3, #16
 8012856:	d104      	bne.n	8012862 <HAL_TIM_PWM_Start+0xf6>
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	2202      	movs	r2, #2
 801285c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012860:	e003      	b.n	801286a <HAL_TIM_PWM_Start+0xfe>
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	2202      	movs	r2, #2
 8012866:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	2201      	movs	r2, #1
 8012870:	6839      	ldr	r1, [r7, #0]
 8012872:	4618      	mov	r0, r3
 8012874:	f000 ff1a 	bl	80136ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	681b      	ldr	r3, [r3, #0]
 801287c:	4a3a      	ldr	r2, [pc, #232]	; (8012968 <HAL_TIM_PWM_Start+0x1fc>)
 801287e:	4293      	cmp	r3, r2
 8012880:	d018      	beq.n	80128b4 <HAL_TIM_PWM_Start+0x148>
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	4a39      	ldr	r2, [pc, #228]	; (801296c <HAL_TIM_PWM_Start+0x200>)
 8012888:	4293      	cmp	r3, r2
 801288a:	d013      	beq.n	80128b4 <HAL_TIM_PWM_Start+0x148>
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	681b      	ldr	r3, [r3, #0]
 8012890:	4a37      	ldr	r2, [pc, #220]	; (8012970 <HAL_TIM_PWM_Start+0x204>)
 8012892:	4293      	cmp	r3, r2
 8012894:	d00e      	beq.n	80128b4 <HAL_TIM_PWM_Start+0x148>
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	4a36      	ldr	r2, [pc, #216]	; (8012974 <HAL_TIM_PWM_Start+0x208>)
 801289c:	4293      	cmp	r3, r2
 801289e:	d009      	beq.n	80128b4 <HAL_TIM_PWM_Start+0x148>
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	4a34      	ldr	r2, [pc, #208]	; (8012978 <HAL_TIM_PWM_Start+0x20c>)
 80128a6:	4293      	cmp	r3, r2
 80128a8:	d004      	beq.n	80128b4 <HAL_TIM_PWM_Start+0x148>
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	4a33      	ldr	r2, [pc, #204]	; (801297c <HAL_TIM_PWM_Start+0x210>)
 80128b0:	4293      	cmp	r3, r2
 80128b2:	d101      	bne.n	80128b8 <HAL_TIM_PWM_Start+0x14c>
 80128b4:	2301      	movs	r3, #1
 80128b6:	e000      	b.n	80128ba <HAL_TIM_PWM_Start+0x14e>
 80128b8:	2300      	movs	r3, #0
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d007      	beq.n	80128ce <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	681b      	ldr	r3, [r3, #0]
 80128c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80128cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	4a25      	ldr	r2, [pc, #148]	; (8012968 <HAL_TIM_PWM_Start+0x1fc>)
 80128d4:	4293      	cmp	r3, r2
 80128d6:	d022      	beq.n	801291e <HAL_TIM_PWM_Start+0x1b2>
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80128e0:	d01d      	beq.n	801291e <HAL_TIM_PWM_Start+0x1b2>
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	681b      	ldr	r3, [r3, #0]
 80128e6:	4a26      	ldr	r2, [pc, #152]	; (8012980 <HAL_TIM_PWM_Start+0x214>)
 80128e8:	4293      	cmp	r3, r2
 80128ea:	d018      	beq.n	801291e <HAL_TIM_PWM_Start+0x1b2>
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	4a24      	ldr	r2, [pc, #144]	; (8012984 <HAL_TIM_PWM_Start+0x218>)
 80128f2:	4293      	cmp	r3, r2
 80128f4:	d013      	beq.n	801291e <HAL_TIM_PWM_Start+0x1b2>
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	4a23      	ldr	r2, [pc, #140]	; (8012988 <HAL_TIM_PWM_Start+0x21c>)
 80128fc:	4293      	cmp	r3, r2
 80128fe:	d00e      	beq.n	801291e <HAL_TIM_PWM_Start+0x1b2>
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	4a19      	ldr	r2, [pc, #100]	; (801296c <HAL_TIM_PWM_Start+0x200>)
 8012906:	4293      	cmp	r3, r2
 8012908:	d009      	beq.n	801291e <HAL_TIM_PWM_Start+0x1b2>
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	4a18      	ldr	r2, [pc, #96]	; (8012970 <HAL_TIM_PWM_Start+0x204>)
 8012910:	4293      	cmp	r3, r2
 8012912:	d004      	beq.n	801291e <HAL_TIM_PWM_Start+0x1b2>
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	4a18      	ldr	r2, [pc, #96]	; (801297c <HAL_TIM_PWM_Start+0x210>)
 801291a:	4293      	cmp	r3, r2
 801291c:	d115      	bne.n	801294a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	681b      	ldr	r3, [r3, #0]
 8012922:	689a      	ldr	r2, [r3, #8]
 8012924:	4b19      	ldr	r3, [pc, #100]	; (801298c <HAL_TIM_PWM_Start+0x220>)
 8012926:	4013      	ands	r3, r2
 8012928:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	2b06      	cmp	r3, #6
 801292e:	d015      	beq.n	801295c <HAL_TIM_PWM_Start+0x1f0>
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012936:	d011      	beq.n	801295c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	681b      	ldr	r3, [r3, #0]
 801293c:	681a      	ldr	r2, [r3, #0]
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	681b      	ldr	r3, [r3, #0]
 8012942:	f042 0201 	orr.w	r2, r2, #1
 8012946:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012948:	e008      	b.n	801295c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	681a      	ldr	r2, [r3, #0]
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	f042 0201 	orr.w	r2, r2, #1
 8012958:	601a      	str	r2, [r3, #0]
 801295a:	e000      	b.n	801295e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801295c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801295e:	2300      	movs	r3, #0
}
 8012960:	4618      	mov	r0, r3
 8012962:	3710      	adds	r7, #16
 8012964:	46bd      	mov	sp, r7
 8012966:	bd80      	pop	{r7, pc}
 8012968:	40012c00 	.word	0x40012c00
 801296c:	40013400 	.word	0x40013400
 8012970:	40014000 	.word	0x40014000
 8012974:	40014400 	.word	0x40014400
 8012978:	40014800 	.word	0x40014800
 801297c:	40015000 	.word	0x40015000
 8012980:	40000400 	.word	0x40000400
 8012984:	40000800 	.word	0x40000800
 8012988:	40000c00 	.word	0x40000c00
 801298c:	00010007 	.word	0x00010007

08012990 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012990:	b580      	push	{r7, lr}
 8012992:	b082      	sub	sp, #8
 8012994:	af00      	add	r7, sp, #0
 8012996:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	691b      	ldr	r3, [r3, #16]
 801299e:	f003 0302 	and.w	r3, r3, #2
 80129a2:	2b02      	cmp	r3, #2
 80129a4:	d122      	bne.n	80129ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	681b      	ldr	r3, [r3, #0]
 80129aa:	68db      	ldr	r3, [r3, #12]
 80129ac:	f003 0302 	and.w	r3, r3, #2
 80129b0:	2b02      	cmp	r3, #2
 80129b2:	d11b      	bne.n	80129ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	f06f 0202 	mvn.w	r2, #2
 80129bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	2201      	movs	r2, #1
 80129c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	699b      	ldr	r3, [r3, #24]
 80129ca:	f003 0303 	and.w	r3, r3, #3
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	d003      	beq.n	80129da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80129d2:	6878      	ldr	r0, [r7, #4]
 80129d4:	f000 fa7a 	bl	8012ecc <HAL_TIM_IC_CaptureCallback>
 80129d8:	e005      	b.n	80129e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80129da:	6878      	ldr	r0, [r7, #4]
 80129dc:	f000 fa6c 	bl	8012eb8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80129e0:	6878      	ldr	r0, [r7, #4]
 80129e2:	f000 fa7d 	bl	8012ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	2200      	movs	r2, #0
 80129ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	691b      	ldr	r3, [r3, #16]
 80129f2:	f003 0304 	and.w	r3, r3, #4
 80129f6:	2b04      	cmp	r3, #4
 80129f8:	d122      	bne.n	8012a40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	68db      	ldr	r3, [r3, #12]
 8012a00:	f003 0304 	and.w	r3, r3, #4
 8012a04:	2b04      	cmp	r3, #4
 8012a06:	d11b      	bne.n	8012a40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	f06f 0204 	mvn.w	r2, #4
 8012a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	2202      	movs	r2, #2
 8012a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	699b      	ldr	r3, [r3, #24]
 8012a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d003      	beq.n	8012a2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012a26:	6878      	ldr	r0, [r7, #4]
 8012a28:	f000 fa50 	bl	8012ecc <HAL_TIM_IC_CaptureCallback>
 8012a2c:	e005      	b.n	8012a3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012a2e:	6878      	ldr	r0, [r7, #4]
 8012a30:	f000 fa42 	bl	8012eb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012a34:	6878      	ldr	r0, [r7, #4]
 8012a36:	f000 fa53 	bl	8012ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	2200      	movs	r2, #0
 8012a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	681b      	ldr	r3, [r3, #0]
 8012a44:	691b      	ldr	r3, [r3, #16]
 8012a46:	f003 0308 	and.w	r3, r3, #8
 8012a4a:	2b08      	cmp	r3, #8
 8012a4c:	d122      	bne.n	8012a94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	68db      	ldr	r3, [r3, #12]
 8012a54:	f003 0308 	and.w	r3, r3, #8
 8012a58:	2b08      	cmp	r3, #8
 8012a5a:	d11b      	bne.n	8012a94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	681b      	ldr	r3, [r3, #0]
 8012a60:	f06f 0208 	mvn.w	r2, #8
 8012a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	2204      	movs	r2, #4
 8012a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	681b      	ldr	r3, [r3, #0]
 8012a70:	69db      	ldr	r3, [r3, #28]
 8012a72:	f003 0303 	and.w	r3, r3, #3
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d003      	beq.n	8012a82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012a7a:	6878      	ldr	r0, [r7, #4]
 8012a7c:	f000 fa26 	bl	8012ecc <HAL_TIM_IC_CaptureCallback>
 8012a80:	e005      	b.n	8012a8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012a82:	6878      	ldr	r0, [r7, #4]
 8012a84:	f000 fa18 	bl	8012eb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012a88:	6878      	ldr	r0, [r7, #4]
 8012a8a:	f000 fa29 	bl	8012ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	2200      	movs	r2, #0
 8012a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	681b      	ldr	r3, [r3, #0]
 8012a98:	691b      	ldr	r3, [r3, #16]
 8012a9a:	f003 0310 	and.w	r3, r3, #16
 8012a9e:	2b10      	cmp	r3, #16
 8012aa0:	d122      	bne.n	8012ae8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	68db      	ldr	r3, [r3, #12]
 8012aa8:	f003 0310 	and.w	r3, r3, #16
 8012aac:	2b10      	cmp	r3, #16
 8012aae:	d11b      	bne.n	8012ae8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	f06f 0210 	mvn.w	r2, #16
 8012ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	2208      	movs	r2, #8
 8012abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	681b      	ldr	r3, [r3, #0]
 8012ac4:	69db      	ldr	r3, [r3, #28]
 8012ac6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d003      	beq.n	8012ad6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012ace:	6878      	ldr	r0, [r7, #4]
 8012ad0:	f000 f9fc 	bl	8012ecc <HAL_TIM_IC_CaptureCallback>
 8012ad4:	e005      	b.n	8012ae2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012ad6:	6878      	ldr	r0, [r7, #4]
 8012ad8:	f000 f9ee 	bl	8012eb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012adc:	6878      	ldr	r0, [r7, #4]
 8012ade:	f000 f9ff 	bl	8012ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	2200      	movs	r2, #0
 8012ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	691b      	ldr	r3, [r3, #16]
 8012aee:	f003 0301 	and.w	r3, r3, #1
 8012af2:	2b01      	cmp	r3, #1
 8012af4:	d10e      	bne.n	8012b14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	681b      	ldr	r3, [r3, #0]
 8012afa:	68db      	ldr	r3, [r3, #12]
 8012afc:	f003 0301 	and.w	r3, r3, #1
 8012b00:	2b01      	cmp	r3, #1
 8012b02:	d107      	bne.n	8012b14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	f06f 0201 	mvn.w	r2, #1
 8012b0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012b0e:	6878      	ldr	r0, [r7, #4]
 8012b10:	f7fa fdc4 	bl	800d69c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	691b      	ldr	r3, [r3, #16]
 8012b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012b1e:	2b80      	cmp	r3, #128	; 0x80
 8012b20:	d10e      	bne.n	8012b40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	681b      	ldr	r3, [r3, #0]
 8012b26:	68db      	ldr	r3, [r3, #12]
 8012b28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012b2c:	2b80      	cmp	r3, #128	; 0x80
 8012b2e:	d107      	bne.n	8012b40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	681b      	ldr	r3, [r3, #0]
 8012b34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8012b38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012b3a:	6878      	ldr	r0, [r7, #4]
 8012b3c:	f000 fe7c 	bl	8013838 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	691b      	ldr	r3, [r3, #16]
 8012b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012b4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012b4e:	d10e      	bne.n	8012b6e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	68db      	ldr	r3, [r3, #12]
 8012b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012b5a:	2b80      	cmp	r3, #128	; 0x80
 8012b5c:	d107      	bne.n	8012b6e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8012b66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8012b68:	6878      	ldr	r0, [r7, #4]
 8012b6a:	f000 fe6f 	bl	801384c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	691b      	ldr	r3, [r3, #16]
 8012b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012b78:	2b40      	cmp	r3, #64	; 0x40
 8012b7a:	d10e      	bne.n	8012b9a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	68db      	ldr	r3, [r3, #12]
 8012b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012b86:	2b40      	cmp	r3, #64	; 0x40
 8012b88:	d107      	bne.n	8012b9a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8012b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8012b94:	6878      	ldr	r0, [r7, #4]
 8012b96:	f000 f9ad 	bl	8012ef4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	691b      	ldr	r3, [r3, #16]
 8012ba0:	f003 0320 	and.w	r3, r3, #32
 8012ba4:	2b20      	cmp	r3, #32
 8012ba6:	d10e      	bne.n	8012bc6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	681b      	ldr	r3, [r3, #0]
 8012bac:	68db      	ldr	r3, [r3, #12]
 8012bae:	f003 0320 	and.w	r3, r3, #32
 8012bb2:	2b20      	cmp	r3, #32
 8012bb4:	d107      	bne.n	8012bc6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	681b      	ldr	r3, [r3, #0]
 8012bba:	f06f 0220 	mvn.w	r2, #32
 8012bbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012bc0:	6878      	ldr	r0, [r7, #4]
 8012bc2:	f000 fe2f 	bl	8013824 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	691b      	ldr	r3, [r3, #16]
 8012bcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012bd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012bd4:	d10f      	bne.n	8012bf6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	68db      	ldr	r3, [r3, #12]
 8012bdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012be0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012be4:	d107      	bne.n	8012bf6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8012bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8012bf0:	6878      	ldr	r0, [r7, #4]
 8012bf2:	f000 fe35 	bl	8013860 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	681b      	ldr	r3, [r3, #0]
 8012bfa:	691b      	ldr	r3, [r3, #16]
 8012bfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8012c00:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8012c04:	d10f      	bne.n	8012c26 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	681b      	ldr	r3, [r3, #0]
 8012c0a:	68db      	ldr	r3, [r3, #12]
 8012c0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8012c10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8012c14:	d107      	bne.n	8012c26 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8012c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8012c20:	6878      	ldr	r0, [r7, #4]
 8012c22:	f000 fe27 	bl	8013874 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	691b      	ldr	r3, [r3, #16]
 8012c2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012c30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8012c34:	d10f      	bne.n	8012c56 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	68db      	ldr	r3, [r3, #12]
 8012c3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012c40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8012c44:	d107      	bne.n	8012c56 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8012c4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8012c50:	6878      	ldr	r0, [r7, #4]
 8012c52:	f000 fe19 	bl	8013888 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	691b      	ldr	r3, [r3, #16]
 8012c5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012c60:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8012c64:	d10f      	bne.n	8012c86 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	68db      	ldr	r3, [r3, #12]
 8012c6c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012c70:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8012c74:	d107      	bne.n	8012c86 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8012c7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8012c80:	6878      	ldr	r0, [r7, #4]
 8012c82:	f000 fe0b 	bl	801389c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012c86:	bf00      	nop
 8012c88:	3708      	adds	r7, #8
 8012c8a:	46bd      	mov	sp, r7
 8012c8c:	bd80      	pop	{r7, pc}
	...

08012c90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8012c90:	b580      	push	{r7, lr}
 8012c92:	b086      	sub	sp, #24
 8012c94:	af00      	add	r7, sp, #0
 8012c96:	60f8      	str	r0, [r7, #12]
 8012c98:	60b9      	str	r1, [r7, #8]
 8012c9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012ca6:	2b01      	cmp	r3, #1
 8012ca8:	d101      	bne.n	8012cae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8012caa:	2302      	movs	r3, #2
 8012cac:	e0ff      	b.n	8012eae <HAL_TIM_PWM_ConfigChannel+0x21e>
 8012cae:	68fb      	ldr	r3, [r7, #12]
 8012cb0:	2201      	movs	r2, #1
 8012cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	2b14      	cmp	r3, #20
 8012cba:	f200 80f0 	bhi.w	8012e9e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8012cbe:	a201      	add	r2, pc, #4	; (adr r2, 8012cc4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8012cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012cc4:	08012d19 	.word	0x08012d19
 8012cc8:	08012e9f 	.word	0x08012e9f
 8012ccc:	08012e9f 	.word	0x08012e9f
 8012cd0:	08012e9f 	.word	0x08012e9f
 8012cd4:	08012d59 	.word	0x08012d59
 8012cd8:	08012e9f 	.word	0x08012e9f
 8012cdc:	08012e9f 	.word	0x08012e9f
 8012ce0:	08012e9f 	.word	0x08012e9f
 8012ce4:	08012d9b 	.word	0x08012d9b
 8012ce8:	08012e9f 	.word	0x08012e9f
 8012cec:	08012e9f 	.word	0x08012e9f
 8012cf0:	08012e9f 	.word	0x08012e9f
 8012cf4:	08012ddb 	.word	0x08012ddb
 8012cf8:	08012e9f 	.word	0x08012e9f
 8012cfc:	08012e9f 	.word	0x08012e9f
 8012d00:	08012e9f 	.word	0x08012e9f
 8012d04:	08012e1d 	.word	0x08012e1d
 8012d08:	08012e9f 	.word	0x08012e9f
 8012d0c:	08012e9f 	.word	0x08012e9f
 8012d10:	08012e9f 	.word	0x08012e9f
 8012d14:	08012e5d 	.word	0x08012e5d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	681b      	ldr	r3, [r3, #0]
 8012d1c:	68b9      	ldr	r1, [r7, #8]
 8012d1e:	4618      	mov	r0, r3
 8012d20:	f000 f99a 	bl	8013058 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	699a      	ldr	r2, [r3, #24]
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	f042 0208 	orr.w	r2, r2, #8
 8012d32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8012d34:	68fb      	ldr	r3, [r7, #12]
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	699a      	ldr	r2, [r3, #24]
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	f022 0204 	bic.w	r2, r2, #4
 8012d42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8012d44:	68fb      	ldr	r3, [r7, #12]
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	6999      	ldr	r1, [r3, #24]
 8012d4a:	68bb      	ldr	r3, [r7, #8]
 8012d4c:	691a      	ldr	r2, [r3, #16]
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	430a      	orrs	r2, r1
 8012d54:	619a      	str	r2, [r3, #24]
      break;
 8012d56:	e0a5      	b.n	8012ea4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	681b      	ldr	r3, [r3, #0]
 8012d5c:	68b9      	ldr	r1, [r7, #8]
 8012d5e:	4618      	mov	r0, r3
 8012d60:	f000 fa14 	bl	801318c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	681b      	ldr	r3, [r3, #0]
 8012d68:	699a      	ldr	r2, [r3, #24]
 8012d6a:	68fb      	ldr	r3, [r7, #12]
 8012d6c:	681b      	ldr	r3, [r3, #0]
 8012d6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8012d72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012d74:	68fb      	ldr	r3, [r7, #12]
 8012d76:	681b      	ldr	r3, [r3, #0]
 8012d78:	699a      	ldr	r2, [r3, #24]
 8012d7a:	68fb      	ldr	r3, [r7, #12]
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8012d82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012d84:	68fb      	ldr	r3, [r7, #12]
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	6999      	ldr	r1, [r3, #24]
 8012d8a:	68bb      	ldr	r3, [r7, #8]
 8012d8c:	691b      	ldr	r3, [r3, #16]
 8012d8e:	021a      	lsls	r2, r3, #8
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	430a      	orrs	r2, r1
 8012d96:	619a      	str	r2, [r3, #24]
      break;
 8012d98:	e084      	b.n	8012ea4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8012d9a:	68fb      	ldr	r3, [r7, #12]
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	68b9      	ldr	r1, [r7, #8]
 8012da0:	4618      	mov	r0, r3
 8012da2:	f000 fa87 	bl	80132b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	69da      	ldr	r2, [r3, #28]
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	f042 0208 	orr.w	r2, r2, #8
 8012db4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8012db6:	68fb      	ldr	r3, [r7, #12]
 8012db8:	681b      	ldr	r3, [r3, #0]
 8012dba:	69da      	ldr	r2, [r3, #28]
 8012dbc:	68fb      	ldr	r3, [r7, #12]
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	f022 0204 	bic.w	r2, r2, #4
 8012dc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	69d9      	ldr	r1, [r3, #28]
 8012dcc:	68bb      	ldr	r3, [r7, #8]
 8012dce:	691a      	ldr	r2, [r3, #16]
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	681b      	ldr	r3, [r3, #0]
 8012dd4:	430a      	orrs	r2, r1
 8012dd6:	61da      	str	r2, [r3, #28]
      break;
 8012dd8:	e064      	b.n	8012ea4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	681b      	ldr	r3, [r3, #0]
 8012dde:	68b9      	ldr	r1, [r7, #8]
 8012de0:	4618      	mov	r0, r3
 8012de2:	f000 faf9 	bl	80133d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8012de6:	68fb      	ldr	r3, [r7, #12]
 8012de8:	681b      	ldr	r3, [r3, #0]
 8012dea:	69da      	ldr	r2, [r3, #28]
 8012dec:	68fb      	ldr	r3, [r7, #12]
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8012df4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	69da      	ldr	r2, [r3, #28]
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8012e04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	681b      	ldr	r3, [r3, #0]
 8012e0a:	69d9      	ldr	r1, [r3, #28]
 8012e0c:	68bb      	ldr	r3, [r7, #8]
 8012e0e:	691b      	ldr	r3, [r3, #16]
 8012e10:	021a      	lsls	r2, r3, #8
 8012e12:	68fb      	ldr	r3, [r7, #12]
 8012e14:	681b      	ldr	r3, [r3, #0]
 8012e16:	430a      	orrs	r2, r1
 8012e18:	61da      	str	r2, [r3, #28]
      break;
 8012e1a:	e043      	b.n	8012ea4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	68b9      	ldr	r1, [r7, #8]
 8012e22:	4618      	mov	r0, r3
 8012e24:	f000 fb6c 	bl	8013500 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8012e28:	68fb      	ldr	r3, [r7, #12]
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	681b      	ldr	r3, [r3, #0]
 8012e32:	f042 0208 	orr.w	r2, r2, #8
 8012e36:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	681b      	ldr	r3, [r3, #0]
 8012e42:	f022 0204 	bic.w	r2, r2, #4
 8012e46:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8012e48:	68fb      	ldr	r3, [r7, #12]
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8012e4e:	68bb      	ldr	r3, [r7, #8]
 8012e50:	691a      	ldr	r2, [r3, #16]
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	430a      	orrs	r2, r1
 8012e58:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8012e5a:	e023      	b.n	8012ea4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8012e5c:	68fb      	ldr	r3, [r7, #12]
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	68b9      	ldr	r1, [r7, #8]
 8012e62:	4618      	mov	r0, r3
 8012e64:	f000 fbb6 	bl	80135d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012e6e:	68fb      	ldr	r3, [r7, #12]
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8012e76:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012e7e:	68fb      	ldr	r3, [r7, #12]
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8012e86:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8012e88:	68fb      	ldr	r3, [r7, #12]
 8012e8a:	681b      	ldr	r3, [r3, #0]
 8012e8c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8012e8e:	68bb      	ldr	r3, [r7, #8]
 8012e90:	691b      	ldr	r3, [r3, #16]
 8012e92:	021a      	lsls	r2, r3, #8
 8012e94:	68fb      	ldr	r3, [r7, #12]
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	430a      	orrs	r2, r1
 8012e9a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8012e9c:	e002      	b.n	8012ea4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8012e9e:	2301      	movs	r3, #1
 8012ea0:	75fb      	strb	r3, [r7, #23]
      break;
 8012ea2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8012ea4:	68fb      	ldr	r3, [r7, #12]
 8012ea6:	2200      	movs	r2, #0
 8012ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8012eac:	7dfb      	ldrb	r3, [r7, #23]
}
 8012eae:	4618      	mov	r0, r3
 8012eb0:	3718      	adds	r7, #24
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	bd80      	pop	{r7, pc}
 8012eb6:	bf00      	nop

08012eb8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012eb8:	b480      	push	{r7}
 8012eba:	b083      	sub	sp, #12
 8012ebc:	af00      	add	r7, sp, #0
 8012ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012ec0:	bf00      	nop
 8012ec2:	370c      	adds	r7, #12
 8012ec4:	46bd      	mov	sp, r7
 8012ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eca:	4770      	bx	lr

08012ecc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012ecc:	b480      	push	{r7}
 8012ece:	b083      	sub	sp, #12
 8012ed0:	af00      	add	r7, sp, #0
 8012ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012ed4:	bf00      	nop
 8012ed6:	370c      	adds	r7, #12
 8012ed8:	46bd      	mov	sp, r7
 8012eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ede:	4770      	bx	lr

08012ee0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012ee0:	b480      	push	{r7}
 8012ee2:	b083      	sub	sp, #12
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012ee8:	bf00      	nop
 8012eea:	370c      	adds	r7, #12
 8012eec:	46bd      	mov	sp, r7
 8012eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef2:	4770      	bx	lr

08012ef4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012ef4:	b480      	push	{r7}
 8012ef6:	b083      	sub	sp, #12
 8012ef8:	af00      	add	r7, sp, #0
 8012efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012efc:	bf00      	nop
 8012efe:	370c      	adds	r7, #12
 8012f00:	46bd      	mov	sp, r7
 8012f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f06:	4770      	bx	lr

08012f08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8012f08:	b480      	push	{r7}
 8012f0a:	b085      	sub	sp, #20
 8012f0c:	af00      	add	r7, sp, #0
 8012f0e:	6078      	str	r0, [r7, #4]
 8012f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	4a46      	ldr	r2, [pc, #280]	; (8013034 <TIM_Base_SetConfig+0x12c>)
 8012f1c:	4293      	cmp	r3, r2
 8012f1e:	d017      	beq.n	8012f50 <TIM_Base_SetConfig+0x48>
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012f26:	d013      	beq.n	8012f50 <TIM_Base_SetConfig+0x48>
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	4a43      	ldr	r2, [pc, #268]	; (8013038 <TIM_Base_SetConfig+0x130>)
 8012f2c:	4293      	cmp	r3, r2
 8012f2e:	d00f      	beq.n	8012f50 <TIM_Base_SetConfig+0x48>
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	4a42      	ldr	r2, [pc, #264]	; (801303c <TIM_Base_SetConfig+0x134>)
 8012f34:	4293      	cmp	r3, r2
 8012f36:	d00b      	beq.n	8012f50 <TIM_Base_SetConfig+0x48>
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	4a41      	ldr	r2, [pc, #260]	; (8013040 <TIM_Base_SetConfig+0x138>)
 8012f3c:	4293      	cmp	r3, r2
 8012f3e:	d007      	beq.n	8012f50 <TIM_Base_SetConfig+0x48>
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	4a40      	ldr	r2, [pc, #256]	; (8013044 <TIM_Base_SetConfig+0x13c>)
 8012f44:	4293      	cmp	r3, r2
 8012f46:	d003      	beq.n	8012f50 <TIM_Base_SetConfig+0x48>
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	4a3f      	ldr	r2, [pc, #252]	; (8013048 <TIM_Base_SetConfig+0x140>)
 8012f4c:	4293      	cmp	r3, r2
 8012f4e:	d108      	bne.n	8012f62 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012f50:	68fb      	ldr	r3, [r7, #12]
 8012f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012f56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012f58:	683b      	ldr	r3, [r7, #0]
 8012f5a:	685b      	ldr	r3, [r3, #4]
 8012f5c:	68fa      	ldr	r2, [r7, #12]
 8012f5e:	4313      	orrs	r3, r2
 8012f60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	4a33      	ldr	r2, [pc, #204]	; (8013034 <TIM_Base_SetConfig+0x12c>)
 8012f66:	4293      	cmp	r3, r2
 8012f68:	d023      	beq.n	8012fb2 <TIM_Base_SetConfig+0xaa>
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012f70:	d01f      	beq.n	8012fb2 <TIM_Base_SetConfig+0xaa>
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	4a30      	ldr	r2, [pc, #192]	; (8013038 <TIM_Base_SetConfig+0x130>)
 8012f76:	4293      	cmp	r3, r2
 8012f78:	d01b      	beq.n	8012fb2 <TIM_Base_SetConfig+0xaa>
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	4a2f      	ldr	r2, [pc, #188]	; (801303c <TIM_Base_SetConfig+0x134>)
 8012f7e:	4293      	cmp	r3, r2
 8012f80:	d017      	beq.n	8012fb2 <TIM_Base_SetConfig+0xaa>
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	4a2e      	ldr	r2, [pc, #184]	; (8013040 <TIM_Base_SetConfig+0x138>)
 8012f86:	4293      	cmp	r3, r2
 8012f88:	d013      	beq.n	8012fb2 <TIM_Base_SetConfig+0xaa>
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	4a2d      	ldr	r2, [pc, #180]	; (8013044 <TIM_Base_SetConfig+0x13c>)
 8012f8e:	4293      	cmp	r3, r2
 8012f90:	d00f      	beq.n	8012fb2 <TIM_Base_SetConfig+0xaa>
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	4a2d      	ldr	r2, [pc, #180]	; (801304c <TIM_Base_SetConfig+0x144>)
 8012f96:	4293      	cmp	r3, r2
 8012f98:	d00b      	beq.n	8012fb2 <TIM_Base_SetConfig+0xaa>
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	4a2c      	ldr	r2, [pc, #176]	; (8013050 <TIM_Base_SetConfig+0x148>)
 8012f9e:	4293      	cmp	r3, r2
 8012fa0:	d007      	beq.n	8012fb2 <TIM_Base_SetConfig+0xaa>
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	4a2b      	ldr	r2, [pc, #172]	; (8013054 <TIM_Base_SetConfig+0x14c>)
 8012fa6:	4293      	cmp	r3, r2
 8012fa8:	d003      	beq.n	8012fb2 <TIM_Base_SetConfig+0xaa>
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	4a26      	ldr	r2, [pc, #152]	; (8013048 <TIM_Base_SetConfig+0x140>)
 8012fae:	4293      	cmp	r3, r2
 8012fb0:	d108      	bne.n	8012fc4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012fb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012fba:	683b      	ldr	r3, [r7, #0]
 8012fbc:	68db      	ldr	r3, [r3, #12]
 8012fbe:	68fa      	ldr	r2, [r7, #12]
 8012fc0:	4313      	orrs	r3, r2
 8012fc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8012fca:	683b      	ldr	r3, [r7, #0]
 8012fcc:	695b      	ldr	r3, [r3, #20]
 8012fce:	4313      	orrs	r3, r2
 8012fd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	68fa      	ldr	r2, [r7, #12]
 8012fd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012fd8:	683b      	ldr	r3, [r7, #0]
 8012fda:	689a      	ldr	r2, [r3, #8]
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012fe0:	683b      	ldr	r3, [r7, #0]
 8012fe2:	681a      	ldr	r2, [r3, #0]
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	4a12      	ldr	r2, [pc, #72]	; (8013034 <TIM_Base_SetConfig+0x12c>)
 8012fec:	4293      	cmp	r3, r2
 8012fee:	d013      	beq.n	8013018 <TIM_Base_SetConfig+0x110>
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	4a14      	ldr	r2, [pc, #80]	; (8013044 <TIM_Base_SetConfig+0x13c>)
 8012ff4:	4293      	cmp	r3, r2
 8012ff6:	d00f      	beq.n	8013018 <TIM_Base_SetConfig+0x110>
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	4a14      	ldr	r2, [pc, #80]	; (801304c <TIM_Base_SetConfig+0x144>)
 8012ffc:	4293      	cmp	r3, r2
 8012ffe:	d00b      	beq.n	8013018 <TIM_Base_SetConfig+0x110>
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	4a13      	ldr	r2, [pc, #76]	; (8013050 <TIM_Base_SetConfig+0x148>)
 8013004:	4293      	cmp	r3, r2
 8013006:	d007      	beq.n	8013018 <TIM_Base_SetConfig+0x110>
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	4a12      	ldr	r2, [pc, #72]	; (8013054 <TIM_Base_SetConfig+0x14c>)
 801300c:	4293      	cmp	r3, r2
 801300e:	d003      	beq.n	8013018 <TIM_Base_SetConfig+0x110>
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	4a0d      	ldr	r2, [pc, #52]	; (8013048 <TIM_Base_SetConfig+0x140>)
 8013014:	4293      	cmp	r3, r2
 8013016:	d103      	bne.n	8013020 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013018:	683b      	ldr	r3, [r7, #0]
 801301a:	691a      	ldr	r2, [r3, #16]
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	2201      	movs	r2, #1
 8013024:	615a      	str	r2, [r3, #20]
}
 8013026:	bf00      	nop
 8013028:	3714      	adds	r7, #20
 801302a:	46bd      	mov	sp, r7
 801302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013030:	4770      	bx	lr
 8013032:	bf00      	nop
 8013034:	40012c00 	.word	0x40012c00
 8013038:	40000400 	.word	0x40000400
 801303c:	40000800 	.word	0x40000800
 8013040:	40000c00 	.word	0x40000c00
 8013044:	40013400 	.word	0x40013400
 8013048:	40015000 	.word	0x40015000
 801304c:	40014000 	.word	0x40014000
 8013050:	40014400 	.word	0x40014400
 8013054:	40014800 	.word	0x40014800

08013058 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013058:	b480      	push	{r7}
 801305a:	b087      	sub	sp, #28
 801305c:	af00      	add	r7, sp, #0
 801305e:	6078      	str	r0, [r7, #4]
 8013060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	6a1b      	ldr	r3, [r3, #32]
 8013066:	f023 0201 	bic.w	r2, r3, #1
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	6a1b      	ldr	r3, [r3, #32]
 8013072:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	685b      	ldr	r3, [r3, #4]
 8013078:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	699b      	ldr	r3, [r3, #24]
 801307e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801308a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801308c:	68fb      	ldr	r3, [r7, #12]
 801308e:	f023 0303 	bic.w	r3, r3, #3
 8013092:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013094:	683b      	ldr	r3, [r7, #0]
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	68fa      	ldr	r2, [r7, #12]
 801309a:	4313      	orrs	r3, r2
 801309c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801309e:	697b      	ldr	r3, [r7, #20]
 80130a0:	f023 0302 	bic.w	r3, r3, #2
 80130a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80130a6:	683b      	ldr	r3, [r7, #0]
 80130a8:	689b      	ldr	r3, [r3, #8]
 80130aa:	697a      	ldr	r2, [r7, #20]
 80130ac:	4313      	orrs	r3, r2
 80130ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	4a30      	ldr	r2, [pc, #192]	; (8013174 <TIM_OC1_SetConfig+0x11c>)
 80130b4:	4293      	cmp	r3, r2
 80130b6:	d013      	beq.n	80130e0 <TIM_OC1_SetConfig+0x88>
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	4a2f      	ldr	r2, [pc, #188]	; (8013178 <TIM_OC1_SetConfig+0x120>)
 80130bc:	4293      	cmp	r3, r2
 80130be:	d00f      	beq.n	80130e0 <TIM_OC1_SetConfig+0x88>
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	4a2e      	ldr	r2, [pc, #184]	; (801317c <TIM_OC1_SetConfig+0x124>)
 80130c4:	4293      	cmp	r3, r2
 80130c6:	d00b      	beq.n	80130e0 <TIM_OC1_SetConfig+0x88>
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	4a2d      	ldr	r2, [pc, #180]	; (8013180 <TIM_OC1_SetConfig+0x128>)
 80130cc:	4293      	cmp	r3, r2
 80130ce:	d007      	beq.n	80130e0 <TIM_OC1_SetConfig+0x88>
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	4a2c      	ldr	r2, [pc, #176]	; (8013184 <TIM_OC1_SetConfig+0x12c>)
 80130d4:	4293      	cmp	r3, r2
 80130d6:	d003      	beq.n	80130e0 <TIM_OC1_SetConfig+0x88>
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	4a2b      	ldr	r2, [pc, #172]	; (8013188 <TIM_OC1_SetConfig+0x130>)
 80130dc:	4293      	cmp	r3, r2
 80130de:	d10c      	bne.n	80130fa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80130e0:	697b      	ldr	r3, [r7, #20]
 80130e2:	f023 0308 	bic.w	r3, r3, #8
 80130e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80130e8:	683b      	ldr	r3, [r7, #0]
 80130ea:	68db      	ldr	r3, [r3, #12]
 80130ec:	697a      	ldr	r2, [r7, #20]
 80130ee:	4313      	orrs	r3, r2
 80130f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80130f2:	697b      	ldr	r3, [r7, #20]
 80130f4:	f023 0304 	bic.w	r3, r3, #4
 80130f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	4a1d      	ldr	r2, [pc, #116]	; (8013174 <TIM_OC1_SetConfig+0x11c>)
 80130fe:	4293      	cmp	r3, r2
 8013100:	d013      	beq.n	801312a <TIM_OC1_SetConfig+0xd2>
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	4a1c      	ldr	r2, [pc, #112]	; (8013178 <TIM_OC1_SetConfig+0x120>)
 8013106:	4293      	cmp	r3, r2
 8013108:	d00f      	beq.n	801312a <TIM_OC1_SetConfig+0xd2>
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	4a1b      	ldr	r2, [pc, #108]	; (801317c <TIM_OC1_SetConfig+0x124>)
 801310e:	4293      	cmp	r3, r2
 8013110:	d00b      	beq.n	801312a <TIM_OC1_SetConfig+0xd2>
 8013112:	687b      	ldr	r3, [r7, #4]
 8013114:	4a1a      	ldr	r2, [pc, #104]	; (8013180 <TIM_OC1_SetConfig+0x128>)
 8013116:	4293      	cmp	r3, r2
 8013118:	d007      	beq.n	801312a <TIM_OC1_SetConfig+0xd2>
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	4a19      	ldr	r2, [pc, #100]	; (8013184 <TIM_OC1_SetConfig+0x12c>)
 801311e:	4293      	cmp	r3, r2
 8013120:	d003      	beq.n	801312a <TIM_OC1_SetConfig+0xd2>
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	4a18      	ldr	r2, [pc, #96]	; (8013188 <TIM_OC1_SetConfig+0x130>)
 8013126:	4293      	cmp	r3, r2
 8013128:	d111      	bne.n	801314e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801312a:	693b      	ldr	r3, [r7, #16]
 801312c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013130:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8013132:	693b      	ldr	r3, [r7, #16]
 8013134:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013138:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801313a:	683b      	ldr	r3, [r7, #0]
 801313c:	695b      	ldr	r3, [r3, #20]
 801313e:	693a      	ldr	r2, [r7, #16]
 8013140:	4313      	orrs	r3, r2
 8013142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8013144:	683b      	ldr	r3, [r7, #0]
 8013146:	699b      	ldr	r3, [r3, #24]
 8013148:	693a      	ldr	r2, [r7, #16]
 801314a:	4313      	orrs	r3, r2
 801314c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	693a      	ldr	r2, [r7, #16]
 8013152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	68fa      	ldr	r2, [r7, #12]
 8013158:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801315a:	683b      	ldr	r3, [r7, #0]
 801315c:	685a      	ldr	r2, [r3, #4]
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	697a      	ldr	r2, [r7, #20]
 8013166:	621a      	str	r2, [r3, #32]
}
 8013168:	bf00      	nop
 801316a:	371c      	adds	r7, #28
 801316c:	46bd      	mov	sp, r7
 801316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013172:	4770      	bx	lr
 8013174:	40012c00 	.word	0x40012c00
 8013178:	40013400 	.word	0x40013400
 801317c:	40014000 	.word	0x40014000
 8013180:	40014400 	.word	0x40014400
 8013184:	40014800 	.word	0x40014800
 8013188:	40015000 	.word	0x40015000

0801318c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801318c:	b480      	push	{r7}
 801318e:	b087      	sub	sp, #28
 8013190:	af00      	add	r7, sp, #0
 8013192:	6078      	str	r0, [r7, #4]
 8013194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	6a1b      	ldr	r3, [r3, #32]
 801319a:	f023 0210 	bic.w	r2, r3, #16
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	6a1b      	ldr	r3, [r3, #32]
 80131a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	685b      	ldr	r3, [r3, #4]
 80131ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	699b      	ldr	r3, [r3, #24]
 80131b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80131ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80131be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80131c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80131c8:	683b      	ldr	r3, [r7, #0]
 80131ca:	681b      	ldr	r3, [r3, #0]
 80131cc:	021b      	lsls	r3, r3, #8
 80131ce:	68fa      	ldr	r2, [r7, #12]
 80131d0:	4313      	orrs	r3, r2
 80131d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80131d4:	697b      	ldr	r3, [r7, #20]
 80131d6:	f023 0320 	bic.w	r3, r3, #32
 80131da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80131dc:	683b      	ldr	r3, [r7, #0]
 80131de:	689b      	ldr	r3, [r3, #8]
 80131e0:	011b      	lsls	r3, r3, #4
 80131e2:	697a      	ldr	r2, [r7, #20]
 80131e4:	4313      	orrs	r3, r2
 80131e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	4a2c      	ldr	r2, [pc, #176]	; (801329c <TIM_OC2_SetConfig+0x110>)
 80131ec:	4293      	cmp	r3, r2
 80131ee:	d007      	beq.n	8013200 <TIM_OC2_SetConfig+0x74>
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	4a2b      	ldr	r2, [pc, #172]	; (80132a0 <TIM_OC2_SetConfig+0x114>)
 80131f4:	4293      	cmp	r3, r2
 80131f6:	d003      	beq.n	8013200 <TIM_OC2_SetConfig+0x74>
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	4a2a      	ldr	r2, [pc, #168]	; (80132a4 <TIM_OC2_SetConfig+0x118>)
 80131fc:	4293      	cmp	r3, r2
 80131fe:	d10d      	bne.n	801321c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8013200:	697b      	ldr	r3, [r7, #20]
 8013202:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013206:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8013208:	683b      	ldr	r3, [r7, #0]
 801320a:	68db      	ldr	r3, [r3, #12]
 801320c:	011b      	lsls	r3, r3, #4
 801320e:	697a      	ldr	r2, [r7, #20]
 8013210:	4313      	orrs	r3, r2
 8013212:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8013214:	697b      	ldr	r3, [r7, #20]
 8013216:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801321a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	4a1f      	ldr	r2, [pc, #124]	; (801329c <TIM_OC2_SetConfig+0x110>)
 8013220:	4293      	cmp	r3, r2
 8013222:	d013      	beq.n	801324c <TIM_OC2_SetConfig+0xc0>
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	4a1e      	ldr	r2, [pc, #120]	; (80132a0 <TIM_OC2_SetConfig+0x114>)
 8013228:	4293      	cmp	r3, r2
 801322a:	d00f      	beq.n	801324c <TIM_OC2_SetConfig+0xc0>
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	4a1e      	ldr	r2, [pc, #120]	; (80132a8 <TIM_OC2_SetConfig+0x11c>)
 8013230:	4293      	cmp	r3, r2
 8013232:	d00b      	beq.n	801324c <TIM_OC2_SetConfig+0xc0>
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	4a1d      	ldr	r2, [pc, #116]	; (80132ac <TIM_OC2_SetConfig+0x120>)
 8013238:	4293      	cmp	r3, r2
 801323a:	d007      	beq.n	801324c <TIM_OC2_SetConfig+0xc0>
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	4a1c      	ldr	r2, [pc, #112]	; (80132b0 <TIM_OC2_SetConfig+0x124>)
 8013240:	4293      	cmp	r3, r2
 8013242:	d003      	beq.n	801324c <TIM_OC2_SetConfig+0xc0>
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	4a17      	ldr	r2, [pc, #92]	; (80132a4 <TIM_OC2_SetConfig+0x118>)
 8013248:	4293      	cmp	r3, r2
 801324a:	d113      	bne.n	8013274 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 801324c:	693b      	ldr	r3, [r7, #16]
 801324e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013252:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8013254:	693b      	ldr	r3, [r7, #16]
 8013256:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801325a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 801325c:	683b      	ldr	r3, [r7, #0]
 801325e:	695b      	ldr	r3, [r3, #20]
 8013260:	009b      	lsls	r3, r3, #2
 8013262:	693a      	ldr	r2, [r7, #16]
 8013264:	4313      	orrs	r3, r2
 8013266:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8013268:	683b      	ldr	r3, [r7, #0]
 801326a:	699b      	ldr	r3, [r3, #24]
 801326c:	009b      	lsls	r3, r3, #2
 801326e:	693a      	ldr	r2, [r7, #16]
 8013270:	4313      	orrs	r3, r2
 8013272:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	693a      	ldr	r2, [r7, #16]
 8013278:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	68fa      	ldr	r2, [r7, #12]
 801327e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013280:	683b      	ldr	r3, [r7, #0]
 8013282:	685a      	ldr	r2, [r3, #4]
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	697a      	ldr	r2, [r7, #20]
 801328c:	621a      	str	r2, [r3, #32]
}
 801328e:	bf00      	nop
 8013290:	371c      	adds	r7, #28
 8013292:	46bd      	mov	sp, r7
 8013294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013298:	4770      	bx	lr
 801329a:	bf00      	nop
 801329c:	40012c00 	.word	0x40012c00
 80132a0:	40013400 	.word	0x40013400
 80132a4:	40015000 	.word	0x40015000
 80132a8:	40014000 	.word	0x40014000
 80132ac:	40014400 	.word	0x40014400
 80132b0:	40014800 	.word	0x40014800

080132b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80132b4:	b480      	push	{r7}
 80132b6:	b087      	sub	sp, #28
 80132b8:	af00      	add	r7, sp, #0
 80132ba:	6078      	str	r0, [r7, #4]
 80132bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	6a1b      	ldr	r3, [r3, #32]
 80132c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	6a1b      	ldr	r3, [r3, #32]
 80132ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	685b      	ldr	r3, [r3, #4]
 80132d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	69db      	ldr	r3, [r3, #28]
 80132da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80132e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80132e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	f023 0303 	bic.w	r3, r3, #3
 80132ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80132f0:	683b      	ldr	r3, [r7, #0]
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	68fa      	ldr	r2, [r7, #12]
 80132f6:	4313      	orrs	r3, r2
 80132f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80132fa:	697b      	ldr	r3, [r7, #20]
 80132fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013300:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8013302:	683b      	ldr	r3, [r7, #0]
 8013304:	689b      	ldr	r3, [r3, #8]
 8013306:	021b      	lsls	r3, r3, #8
 8013308:	697a      	ldr	r2, [r7, #20]
 801330a:	4313      	orrs	r3, r2
 801330c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	4a2b      	ldr	r2, [pc, #172]	; (80133c0 <TIM_OC3_SetConfig+0x10c>)
 8013312:	4293      	cmp	r3, r2
 8013314:	d007      	beq.n	8013326 <TIM_OC3_SetConfig+0x72>
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	4a2a      	ldr	r2, [pc, #168]	; (80133c4 <TIM_OC3_SetConfig+0x110>)
 801331a:	4293      	cmp	r3, r2
 801331c:	d003      	beq.n	8013326 <TIM_OC3_SetConfig+0x72>
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	4a29      	ldr	r2, [pc, #164]	; (80133c8 <TIM_OC3_SetConfig+0x114>)
 8013322:	4293      	cmp	r3, r2
 8013324:	d10d      	bne.n	8013342 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8013326:	697b      	ldr	r3, [r7, #20]
 8013328:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801332c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801332e:	683b      	ldr	r3, [r7, #0]
 8013330:	68db      	ldr	r3, [r3, #12]
 8013332:	021b      	lsls	r3, r3, #8
 8013334:	697a      	ldr	r2, [r7, #20]
 8013336:	4313      	orrs	r3, r2
 8013338:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801333a:	697b      	ldr	r3, [r7, #20]
 801333c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013340:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	4a1e      	ldr	r2, [pc, #120]	; (80133c0 <TIM_OC3_SetConfig+0x10c>)
 8013346:	4293      	cmp	r3, r2
 8013348:	d013      	beq.n	8013372 <TIM_OC3_SetConfig+0xbe>
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	4a1d      	ldr	r2, [pc, #116]	; (80133c4 <TIM_OC3_SetConfig+0x110>)
 801334e:	4293      	cmp	r3, r2
 8013350:	d00f      	beq.n	8013372 <TIM_OC3_SetConfig+0xbe>
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	4a1d      	ldr	r2, [pc, #116]	; (80133cc <TIM_OC3_SetConfig+0x118>)
 8013356:	4293      	cmp	r3, r2
 8013358:	d00b      	beq.n	8013372 <TIM_OC3_SetConfig+0xbe>
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	4a1c      	ldr	r2, [pc, #112]	; (80133d0 <TIM_OC3_SetConfig+0x11c>)
 801335e:	4293      	cmp	r3, r2
 8013360:	d007      	beq.n	8013372 <TIM_OC3_SetConfig+0xbe>
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	4a1b      	ldr	r2, [pc, #108]	; (80133d4 <TIM_OC3_SetConfig+0x120>)
 8013366:	4293      	cmp	r3, r2
 8013368:	d003      	beq.n	8013372 <TIM_OC3_SetConfig+0xbe>
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	4a16      	ldr	r2, [pc, #88]	; (80133c8 <TIM_OC3_SetConfig+0x114>)
 801336e:	4293      	cmp	r3, r2
 8013370:	d113      	bne.n	801339a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8013372:	693b      	ldr	r3, [r7, #16]
 8013374:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013378:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801337a:	693b      	ldr	r3, [r7, #16]
 801337c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013380:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8013382:	683b      	ldr	r3, [r7, #0]
 8013384:	695b      	ldr	r3, [r3, #20]
 8013386:	011b      	lsls	r3, r3, #4
 8013388:	693a      	ldr	r2, [r7, #16]
 801338a:	4313      	orrs	r3, r2
 801338c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801338e:	683b      	ldr	r3, [r7, #0]
 8013390:	699b      	ldr	r3, [r3, #24]
 8013392:	011b      	lsls	r3, r3, #4
 8013394:	693a      	ldr	r2, [r7, #16]
 8013396:	4313      	orrs	r3, r2
 8013398:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	693a      	ldr	r2, [r7, #16]
 801339e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	68fa      	ldr	r2, [r7, #12]
 80133a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80133a6:	683b      	ldr	r3, [r7, #0]
 80133a8:	685a      	ldr	r2, [r3, #4]
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	697a      	ldr	r2, [r7, #20]
 80133b2:	621a      	str	r2, [r3, #32]
}
 80133b4:	bf00      	nop
 80133b6:	371c      	adds	r7, #28
 80133b8:	46bd      	mov	sp, r7
 80133ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133be:	4770      	bx	lr
 80133c0:	40012c00 	.word	0x40012c00
 80133c4:	40013400 	.word	0x40013400
 80133c8:	40015000 	.word	0x40015000
 80133cc:	40014000 	.word	0x40014000
 80133d0:	40014400 	.word	0x40014400
 80133d4:	40014800 	.word	0x40014800

080133d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80133d8:	b480      	push	{r7}
 80133da:	b087      	sub	sp, #28
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
 80133e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	6a1b      	ldr	r3, [r3, #32]
 80133e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	6a1b      	ldr	r3, [r3, #32]
 80133f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	685b      	ldr	r3, [r3, #4]
 80133f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	69db      	ldr	r3, [r3, #28]
 80133fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8013406:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801340a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013412:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013414:	683b      	ldr	r3, [r7, #0]
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	021b      	lsls	r3, r3, #8
 801341a:	68fa      	ldr	r2, [r7, #12]
 801341c:	4313      	orrs	r3, r2
 801341e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8013420:	697b      	ldr	r3, [r7, #20]
 8013422:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013426:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8013428:	683b      	ldr	r3, [r7, #0]
 801342a:	689b      	ldr	r3, [r3, #8]
 801342c:	031b      	lsls	r3, r3, #12
 801342e:	697a      	ldr	r2, [r7, #20]
 8013430:	4313      	orrs	r3, r2
 8013432:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	4a2c      	ldr	r2, [pc, #176]	; (80134e8 <TIM_OC4_SetConfig+0x110>)
 8013438:	4293      	cmp	r3, r2
 801343a:	d007      	beq.n	801344c <TIM_OC4_SetConfig+0x74>
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	4a2b      	ldr	r2, [pc, #172]	; (80134ec <TIM_OC4_SetConfig+0x114>)
 8013440:	4293      	cmp	r3, r2
 8013442:	d003      	beq.n	801344c <TIM_OC4_SetConfig+0x74>
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	4a2a      	ldr	r2, [pc, #168]	; (80134f0 <TIM_OC4_SetConfig+0x118>)
 8013448:	4293      	cmp	r3, r2
 801344a:	d10d      	bne.n	8013468 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 801344c:	697b      	ldr	r3, [r7, #20]
 801344e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8013452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8013454:	683b      	ldr	r3, [r7, #0]
 8013456:	68db      	ldr	r3, [r3, #12]
 8013458:	031b      	lsls	r3, r3, #12
 801345a:	697a      	ldr	r2, [r7, #20]
 801345c:	4313      	orrs	r3, r2
 801345e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8013460:	697b      	ldr	r3, [r7, #20]
 8013462:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013466:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	4a1f      	ldr	r2, [pc, #124]	; (80134e8 <TIM_OC4_SetConfig+0x110>)
 801346c:	4293      	cmp	r3, r2
 801346e:	d013      	beq.n	8013498 <TIM_OC4_SetConfig+0xc0>
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	4a1e      	ldr	r2, [pc, #120]	; (80134ec <TIM_OC4_SetConfig+0x114>)
 8013474:	4293      	cmp	r3, r2
 8013476:	d00f      	beq.n	8013498 <TIM_OC4_SetConfig+0xc0>
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	4a1e      	ldr	r2, [pc, #120]	; (80134f4 <TIM_OC4_SetConfig+0x11c>)
 801347c:	4293      	cmp	r3, r2
 801347e:	d00b      	beq.n	8013498 <TIM_OC4_SetConfig+0xc0>
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	4a1d      	ldr	r2, [pc, #116]	; (80134f8 <TIM_OC4_SetConfig+0x120>)
 8013484:	4293      	cmp	r3, r2
 8013486:	d007      	beq.n	8013498 <TIM_OC4_SetConfig+0xc0>
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	4a1c      	ldr	r2, [pc, #112]	; (80134fc <TIM_OC4_SetConfig+0x124>)
 801348c:	4293      	cmp	r3, r2
 801348e:	d003      	beq.n	8013498 <TIM_OC4_SetConfig+0xc0>
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	4a17      	ldr	r2, [pc, #92]	; (80134f0 <TIM_OC4_SetConfig+0x118>)
 8013494:	4293      	cmp	r3, r2
 8013496:	d113      	bne.n	80134c0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8013498:	693b      	ldr	r3, [r7, #16]
 801349a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801349e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80134a0:	693b      	ldr	r3, [r7, #16]
 80134a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80134a6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80134a8:	683b      	ldr	r3, [r7, #0]
 80134aa:	695b      	ldr	r3, [r3, #20]
 80134ac:	019b      	lsls	r3, r3, #6
 80134ae:	693a      	ldr	r2, [r7, #16]
 80134b0:	4313      	orrs	r3, r2
 80134b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80134b4:	683b      	ldr	r3, [r7, #0]
 80134b6:	699b      	ldr	r3, [r3, #24]
 80134b8:	019b      	lsls	r3, r3, #6
 80134ba:	693a      	ldr	r2, [r7, #16]
 80134bc:	4313      	orrs	r3, r2
 80134be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	693a      	ldr	r2, [r7, #16]
 80134c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	68fa      	ldr	r2, [r7, #12]
 80134ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80134cc:	683b      	ldr	r3, [r7, #0]
 80134ce:	685a      	ldr	r2, [r3, #4]
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	697a      	ldr	r2, [r7, #20]
 80134d8:	621a      	str	r2, [r3, #32]
}
 80134da:	bf00      	nop
 80134dc:	371c      	adds	r7, #28
 80134de:	46bd      	mov	sp, r7
 80134e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134e4:	4770      	bx	lr
 80134e6:	bf00      	nop
 80134e8:	40012c00 	.word	0x40012c00
 80134ec:	40013400 	.word	0x40013400
 80134f0:	40015000 	.word	0x40015000
 80134f4:	40014000 	.word	0x40014000
 80134f8:	40014400 	.word	0x40014400
 80134fc:	40014800 	.word	0x40014800

08013500 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8013500:	b480      	push	{r7}
 8013502:	b087      	sub	sp, #28
 8013504:	af00      	add	r7, sp, #0
 8013506:	6078      	str	r0, [r7, #4]
 8013508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 801350a:	687b      	ldr	r3, [r7, #4]
 801350c:	6a1b      	ldr	r3, [r3, #32]
 801350e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	6a1b      	ldr	r3, [r3, #32]
 801351a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	685b      	ldr	r3, [r3, #4]
 8013520:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801352e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013532:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013534:	683b      	ldr	r3, [r7, #0]
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	68fa      	ldr	r2, [r7, #12]
 801353a:	4313      	orrs	r3, r2
 801353c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801353e:	693b      	ldr	r3, [r7, #16]
 8013540:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8013544:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8013546:	683b      	ldr	r3, [r7, #0]
 8013548:	689b      	ldr	r3, [r3, #8]
 801354a:	041b      	lsls	r3, r3, #16
 801354c:	693a      	ldr	r2, [r7, #16]
 801354e:	4313      	orrs	r3, r2
 8013550:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	4a19      	ldr	r2, [pc, #100]	; (80135bc <TIM_OC5_SetConfig+0xbc>)
 8013556:	4293      	cmp	r3, r2
 8013558:	d013      	beq.n	8013582 <TIM_OC5_SetConfig+0x82>
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	4a18      	ldr	r2, [pc, #96]	; (80135c0 <TIM_OC5_SetConfig+0xc0>)
 801355e:	4293      	cmp	r3, r2
 8013560:	d00f      	beq.n	8013582 <TIM_OC5_SetConfig+0x82>
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	4a17      	ldr	r2, [pc, #92]	; (80135c4 <TIM_OC5_SetConfig+0xc4>)
 8013566:	4293      	cmp	r3, r2
 8013568:	d00b      	beq.n	8013582 <TIM_OC5_SetConfig+0x82>
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	4a16      	ldr	r2, [pc, #88]	; (80135c8 <TIM_OC5_SetConfig+0xc8>)
 801356e:	4293      	cmp	r3, r2
 8013570:	d007      	beq.n	8013582 <TIM_OC5_SetConfig+0x82>
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	4a15      	ldr	r2, [pc, #84]	; (80135cc <TIM_OC5_SetConfig+0xcc>)
 8013576:	4293      	cmp	r3, r2
 8013578:	d003      	beq.n	8013582 <TIM_OC5_SetConfig+0x82>
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	4a14      	ldr	r2, [pc, #80]	; (80135d0 <TIM_OC5_SetConfig+0xd0>)
 801357e:	4293      	cmp	r3, r2
 8013580:	d109      	bne.n	8013596 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8013582:	697b      	ldr	r3, [r7, #20]
 8013584:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013588:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801358a:	683b      	ldr	r3, [r7, #0]
 801358c:	695b      	ldr	r3, [r3, #20]
 801358e:	021b      	lsls	r3, r3, #8
 8013590:	697a      	ldr	r2, [r7, #20]
 8013592:	4313      	orrs	r3, r2
 8013594:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	697a      	ldr	r2, [r7, #20]
 801359a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	68fa      	ldr	r2, [r7, #12]
 80135a0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80135a2:	683b      	ldr	r3, [r7, #0]
 80135a4:	685a      	ldr	r2, [r3, #4]
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	693a      	ldr	r2, [r7, #16]
 80135ae:	621a      	str	r2, [r3, #32]
}
 80135b0:	bf00      	nop
 80135b2:	371c      	adds	r7, #28
 80135b4:	46bd      	mov	sp, r7
 80135b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ba:	4770      	bx	lr
 80135bc:	40012c00 	.word	0x40012c00
 80135c0:	40013400 	.word	0x40013400
 80135c4:	40014000 	.word	0x40014000
 80135c8:	40014400 	.word	0x40014400
 80135cc:	40014800 	.word	0x40014800
 80135d0:	40015000 	.word	0x40015000

080135d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80135d4:	b480      	push	{r7}
 80135d6:	b087      	sub	sp, #28
 80135d8:	af00      	add	r7, sp, #0
 80135da:	6078      	str	r0, [r7, #4]
 80135dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	6a1b      	ldr	r3, [r3, #32]
 80135e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	6a1b      	ldr	r3, [r3, #32]
 80135ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	685b      	ldr	r3, [r3, #4]
 80135f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80135fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8013602:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013608:	683b      	ldr	r3, [r7, #0]
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	021b      	lsls	r3, r3, #8
 801360e:	68fa      	ldr	r2, [r7, #12]
 8013610:	4313      	orrs	r3, r2
 8013612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8013614:	693b      	ldr	r3, [r7, #16]
 8013616:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801361a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801361c:	683b      	ldr	r3, [r7, #0]
 801361e:	689b      	ldr	r3, [r3, #8]
 8013620:	051b      	lsls	r3, r3, #20
 8013622:	693a      	ldr	r2, [r7, #16]
 8013624:	4313      	orrs	r3, r2
 8013626:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	4a1a      	ldr	r2, [pc, #104]	; (8013694 <TIM_OC6_SetConfig+0xc0>)
 801362c:	4293      	cmp	r3, r2
 801362e:	d013      	beq.n	8013658 <TIM_OC6_SetConfig+0x84>
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	4a19      	ldr	r2, [pc, #100]	; (8013698 <TIM_OC6_SetConfig+0xc4>)
 8013634:	4293      	cmp	r3, r2
 8013636:	d00f      	beq.n	8013658 <TIM_OC6_SetConfig+0x84>
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	4a18      	ldr	r2, [pc, #96]	; (801369c <TIM_OC6_SetConfig+0xc8>)
 801363c:	4293      	cmp	r3, r2
 801363e:	d00b      	beq.n	8013658 <TIM_OC6_SetConfig+0x84>
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	4a17      	ldr	r2, [pc, #92]	; (80136a0 <TIM_OC6_SetConfig+0xcc>)
 8013644:	4293      	cmp	r3, r2
 8013646:	d007      	beq.n	8013658 <TIM_OC6_SetConfig+0x84>
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	4a16      	ldr	r2, [pc, #88]	; (80136a4 <TIM_OC6_SetConfig+0xd0>)
 801364c:	4293      	cmp	r3, r2
 801364e:	d003      	beq.n	8013658 <TIM_OC6_SetConfig+0x84>
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	4a15      	ldr	r2, [pc, #84]	; (80136a8 <TIM_OC6_SetConfig+0xd4>)
 8013654:	4293      	cmp	r3, r2
 8013656:	d109      	bne.n	801366c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8013658:	697b      	ldr	r3, [r7, #20]
 801365a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801365e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8013660:	683b      	ldr	r3, [r7, #0]
 8013662:	695b      	ldr	r3, [r3, #20]
 8013664:	029b      	lsls	r3, r3, #10
 8013666:	697a      	ldr	r2, [r7, #20]
 8013668:	4313      	orrs	r3, r2
 801366a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	697a      	ldr	r2, [r7, #20]
 8013670:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	68fa      	ldr	r2, [r7, #12]
 8013676:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8013678:	683b      	ldr	r3, [r7, #0]
 801367a:	685a      	ldr	r2, [r3, #4]
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	693a      	ldr	r2, [r7, #16]
 8013684:	621a      	str	r2, [r3, #32]
}
 8013686:	bf00      	nop
 8013688:	371c      	adds	r7, #28
 801368a:	46bd      	mov	sp, r7
 801368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013690:	4770      	bx	lr
 8013692:	bf00      	nop
 8013694:	40012c00 	.word	0x40012c00
 8013698:	40013400 	.word	0x40013400
 801369c:	40014000 	.word	0x40014000
 80136a0:	40014400 	.word	0x40014400
 80136a4:	40014800 	.word	0x40014800
 80136a8:	40015000 	.word	0x40015000

080136ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80136ac:	b480      	push	{r7}
 80136ae:	b087      	sub	sp, #28
 80136b0:	af00      	add	r7, sp, #0
 80136b2:	60f8      	str	r0, [r7, #12]
 80136b4:	60b9      	str	r1, [r7, #8]
 80136b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80136b8:	68bb      	ldr	r3, [r7, #8]
 80136ba:	f003 031f 	and.w	r3, r3, #31
 80136be:	2201      	movs	r2, #1
 80136c0:	fa02 f303 	lsl.w	r3, r2, r3
 80136c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	6a1a      	ldr	r2, [r3, #32]
 80136ca:	697b      	ldr	r3, [r7, #20]
 80136cc:	43db      	mvns	r3, r3
 80136ce:	401a      	ands	r2, r3
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	6a1a      	ldr	r2, [r3, #32]
 80136d8:	68bb      	ldr	r3, [r7, #8]
 80136da:	f003 031f 	and.w	r3, r3, #31
 80136de:	6879      	ldr	r1, [r7, #4]
 80136e0:	fa01 f303 	lsl.w	r3, r1, r3
 80136e4:	431a      	orrs	r2, r3
 80136e6:	68fb      	ldr	r3, [r7, #12]
 80136e8:	621a      	str	r2, [r3, #32]
}
 80136ea:	bf00      	nop
 80136ec:	371c      	adds	r7, #28
 80136ee:	46bd      	mov	sp, r7
 80136f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136f4:	4770      	bx	lr
	...

080136f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80136f8:	b480      	push	{r7}
 80136fa:	b085      	sub	sp, #20
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	6078      	str	r0, [r7, #4]
 8013700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013708:	2b01      	cmp	r3, #1
 801370a:	d101      	bne.n	8013710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801370c:	2302      	movs	r3, #2
 801370e:	e074      	b.n	80137fa <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	2201      	movs	r2, #1
 8013714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	2202      	movs	r2, #2
 801371c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	685b      	ldr	r3, [r3, #4]
 8013726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	689b      	ldr	r3, [r3, #8]
 801372e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	681b      	ldr	r3, [r3, #0]
 8013734:	4a34      	ldr	r2, [pc, #208]	; (8013808 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8013736:	4293      	cmp	r3, r2
 8013738:	d009      	beq.n	801374e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	681b      	ldr	r3, [r3, #0]
 801373e:	4a33      	ldr	r2, [pc, #204]	; (801380c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8013740:	4293      	cmp	r3, r2
 8013742:	d004      	beq.n	801374e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	4a31      	ldr	r2, [pc, #196]	; (8013810 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801374a:	4293      	cmp	r3, r2
 801374c:	d108      	bne.n	8013760 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801374e:	68fb      	ldr	r3, [r7, #12]
 8013750:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8013754:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8013756:	683b      	ldr	r3, [r7, #0]
 8013758:	685b      	ldr	r3, [r3, #4]
 801375a:	68fa      	ldr	r2, [r7, #12]
 801375c:	4313      	orrs	r3, r2
 801375e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8013766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801376a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801376c:	683b      	ldr	r3, [r7, #0]
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	68fa      	ldr	r2, [r7, #12]
 8013772:	4313      	orrs	r3, r2
 8013774:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	68fa      	ldr	r2, [r7, #12]
 801377c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	4a21      	ldr	r2, [pc, #132]	; (8013808 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8013784:	4293      	cmp	r3, r2
 8013786:	d022      	beq.n	80137ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8013788:	687b      	ldr	r3, [r7, #4]
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013790:	d01d      	beq.n	80137ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	4a1f      	ldr	r2, [pc, #124]	; (8013814 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8013798:	4293      	cmp	r3, r2
 801379a:	d018      	beq.n	80137ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	4a1d      	ldr	r2, [pc, #116]	; (8013818 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80137a2:	4293      	cmp	r3, r2
 80137a4:	d013      	beq.n	80137ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	4a1c      	ldr	r2, [pc, #112]	; (801381c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80137ac:	4293      	cmp	r3, r2
 80137ae:	d00e      	beq.n	80137ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	681b      	ldr	r3, [r3, #0]
 80137b4:	4a15      	ldr	r2, [pc, #84]	; (801380c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80137b6:	4293      	cmp	r3, r2
 80137b8:	d009      	beq.n	80137ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	4a18      	ldr	r2, [pc, #96]	; (8013820 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80137c0:	4293      	cmp	r3, r2
 80137c2:	d004      	beq.n	80137ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	681b      	ldr	r3, [r3, #0]
 80137c8:	4a11      	ldr	r2, [pc, #68]	; (8013810 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80137ca:	4293      	cmp	r3, r2
 80137cc:	d10c      	bne.n	80137e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80137ce:	68bb      	ldr	r3, [r7, #8]
 80137d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80137d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80137d6:	683b      	ldr	r3, [r7, #0]
 80137d8:	689b      	ldr	r3, [r3, #8]
 80137da:	68ba      	ldr	r2, [r7, #8]
 80137dc:	4313      	orrs	r3, r2
 80137de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	681b      	ldr	r3, [r3, #0]
 80137e4:	68ba      	ldr	r2, [r7, #8]
 80137e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	2201      	movs	r2, #1
 80137ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	2200      	movs	r2, #0
 80137f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80137f8:	2300      	movs	r3, #0
}
 80137fa:	4618      	mov	r0, r3
 80137fc:	3714      	adds	r7, #20
 80137fe:	46bd      	mov	sp, r7
 8013800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013804:	4770      	bx	lr
 8013806:	bf00      	nop
 8013808:	40012c00 	.word	0x40012c00
 801380c:	40013400 	.word	0x40013400
 8013810:	40015000 	.word	0x40015000
 8013814:	40000400 	.word	0x40000400
 8013818:	40000800 	.word	0x40000800
 801381c:	40000c00 	.word	0x40000c00
 8013820:	40014000 	.word	0x40014000

08013824 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013824:	b480      	push	{r7}
 8013826:	b083      	sub	sp, #12
 8013828:	af00      	add	r7, sp, #0
 801382a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801382c:	bf00      	nop
 801382e:	370c      	adds	r7, #12
 8013830:	46bd      	mov	sp, r7
 8013832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013836:	4770      	bx	lr

08013838 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8013838:	b480      	push	{r7}
 801383a:	b083      	sub	sp, #12
 801383c:	af00      	add	r7, sp, #0
 801383e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8013840:	bf00      	nop
 8013842:	370c      	adds	r7, #12
 8013844:	46bd      	mov	sp, r7
 8013846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801384a:	4770      	bx	lr

0801384c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801384c:	b480      	push	{r7}
 801384e:	b083      	sub	sp, #12
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8013854:	bf00      	nop
 8013856:	370c      	adds	r7, #12
 8013858:	46bd      	mov	sp, r7
 801385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801385e:	4770      	bx	lr

08013860 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8013860:	b480      	push	{r7}
 8013862:	b083      	sub	sp, #12
 8013864:	af00      	add	r7, sp, #0
 8013866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8013868:	bf00      	nop
 801386a:	370c      	adds	r7, #12
 801386c:	46bd      	mov	sp, r7
 801386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013872:	4770      	bx	lr

08013874 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8013874:	b480      	push	{r7}
 8013876:	b083      	sub	sp, #12
 8013878:	af00      	add	r7, sp, #0
 801387a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 801387c:	bf00      	nop
 801387e:	370c      	adds	r7, #12
 8013880:	46bd      	mov	sp, r7
 8013882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013886:	4770      	bx	lr

08013888 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8013888:	b480      	push	{r7}
 801388a:	b083      	sub	sp, #12
 801388c:	af00      	add	r7, sp, #0
 801388e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8013890:	bf00      	nop
 8013892:	370c      	adds	r7, #12
 8013894:	46bd      	mov	sp, r7
 8013896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801389a:	4770      	bx	lr

0801389c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 801389c:	b480      	push	{r7}
 801389e:	b083      	sub	sp, #12
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80138a4:	bf00      	nop
 80138a6:	370c      	adds	r7, #12
 80138a8:	46bd      	mov	sp, r7
 80138aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ae:	4770      	bx	lr

080138b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80138b0:	b580      	push	{r7, lr}
 80138b2:	b082      	sub	sp, #8
 80138b4:	af00      	add	r7, sp, #0
 80138b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d101      	bne.n	80138c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80138be:	2301      	movs	r3, #1
 80138c0:	e042      	b.n	8013948 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d106      	bne.n	80138da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	2200      	movs	r2, #0
 80138d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80138d4:	6878      	ldr	r0, [r7, #4]
 80138d6:	f7fa fddf 	bl	800e498 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	2224      	movs	r2, #36	; 0x24
 80138de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	681a      	ldr	r2, [r3, #0]
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	f022 0201 	bic.w	r2, r2, #1
 80138f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80138f2:	6878      	ldr	r0, [r7, #4]
 80138f4:	f000 fd2e 	bl	8014354 <UART_SetConfig>
 80138f8:	4603      	mov	r3, r0
 80138fa:	2b01      	cmp	r3, #1
 80138fc:	d101      	bne.n	8013902 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80138fe:	2301      	movs	r3, #1
 8013900:	e022      	b.n	8013948 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013906:	2b00      	cmp	r3, #0
 8013908:	d002      	beq.n	8013910 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 801390a:	6878      	ldr	r0, [r7, #4]
 801390c:	f001 f81e 	bl	801494c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	685a      	ldr	r2, [r3, #4]
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801391e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	681b      	ldr	r3, [r3, #0]
 8013924:	689a      	ldr	r2, [r3, #8]
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801392e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	681a      	ldr	r2, [r3, #0]
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	681b      	ldr	r3, [r3, #0]
 801393a:	f042 0201 	orr.w	r2, r2, #1
 801393e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8013940:	6878      	ldr	r0, [r7, #4]
 8013942:	f001 f8a5 	bl	8014a90 <UART_CheckIdleState>
 8013946:	4603      	mov	r3, r0
}
 8013948:	4618      	mov	r0, r3
 801394a:	3708      	adds	r7, #8
 801394c:	46bd      	mov	sp, r7
 801394e:	bd80      	pop	{r7, pc}

08013950 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013950:	b580      	push	{r7, lr}
 8013952:	b08a      	sub	sp, #40	; 0x28
 8013954:	af02      	add	r7, sp, #8
 8013956:	60f8      	str	r0, [r7, #12]
 8013958:	60b9      	str	r1, [r7, #8]
 801395a:	603b      	str	r3, [r7, #0]
 801395c:	4613      	mov	r3, r2
 801395e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013966:	2b20      	cmp	r3, #32
 8013968:	f040 8083 	bne.w	8013a72 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 801396c:	68bb      	ldr	r3, [r7, #8]
 801396e:	2b00      	cmp	r3, #0
 8013970:	d002      	beq.n	8013978 <HAL_UART_Transmit+0x28>
 8013972:	88fb      	ldrh	r3, [r7, #6]
 8013974:	2b00      	cmp	r3, #0
 8013976:	d101      	bne.n	801397c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8013978:	2301      	movs	r3, #1
 801397a:	e07b      	b.n	8013a74 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 801397c:	68fb      	ldr	r3, [r7, #12]
 801397e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8013982:	2b01      	cmp	r3, #1
 8013984:	d101      	bne.n	801398a <HAL_UART_Transmit+0x3a>
 8013986:	2302      	movs	r3, #2
 8013988:	e074      	b.n	8013a74 <HAL_UART_Transmit+0x124>
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	2201      	movs	r2, #1
 801398e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	2200      	movs	r2, #0
 8013996:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	2221      	movs	r2, #33	; 0x21
 801399e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80139a2:	f7fa fe91 	bl	800e6c8 <HAL_GetTick>
 80139a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	88fa      	ldrh	r2, [r7, #6]
 80139ac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	88fa      	ldrh	r2, [r7, #6]
 80139b4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	689b      	ldr	r3, [r3, #8]
 80139bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80139c0:	d108      	bne.n	80139d4 <HAL_UART_Transmit+0x84>
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	691b      	ldr	r3, [r3, #16]
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d104      	bne.n	80139d4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80139ca:	2300      	movs	r3, #0
 80139cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80139ce:	68bb      	ldr	r3, [r7, #8]
 80139d0:	61bb      	str	r3, [r7, #24]
 80139d2:	e003      	b.n	80139dc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80139d4:	68bb      	ldr	r3, [r7, #8]
 80139d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80139d8:	2300      	movs	r3, #0
 80139da:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	2200      	movs	r2, #0
 80139e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80139e4:	e02c      	b.n	8013a40 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80139e6:	683b      	ldr	r3, [r7, #0]
 80139e8:	9300      	str	r3, [sp, #0]
 80139ea:	697b      	ldr	r3, [r7, #20]
 80139ec:	2200      	movs	r2, #0
 80139ee:	2180      	movs	r1, #128	; 0x80
 80139f0:	68f8      	ldr	r0, [r7, #12]
 80139f2:	f001 f898 	bl	8014b26 <UART_WaitOnFlagUntilTimeout>
 80139f6:	4603      	mov	r3, r0
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d001      	beq.n	8013a00 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80139fc:	2303      	movs	r3, #3
 80139fe:	e039      	b.n	8013a74 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8013a00:	69fb      	ldr	r3, [r7, #28]
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	d10b      	bne.n	8013a1e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8013a06:	69bb      	ldr	r3, [r7, #24]
 8013a08:	881b      	ldrh	r3, [r3, #0]
 8013a0a:	461a      	mov	r2, r3
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8013a14:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8013a16:	69bb      	ldr	r3, [r7, #24]
 8013a18:	3302      	adds	r3, #2
 8013a1a:	61bb      	str	r3, [r7, #24]
 8013a1c:	e007      	b.n	8013a2e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8013a1e:	69fb      	ldr	r3, [r7, #28]
 8013a20:	781a      	ldrb	r2, [r3, #0]
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8013a28:	69fb      	ldr	r3, [r7, #28]
 8013a2a:	3301      	adds	r3, #1
 8013a2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8013a2e:	68fb      	ldr	r3, [r7, #12]
 8013a30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8013a34:	b29b      	uxth	r3, r3
 8013a36:	3b01      	subs	r3, #1
 8013a38:	b29a      	uxth	r2, r3
 8013a3a:	68fb      	ldr	r3, [r7, #12]
 8013a3c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8013a40:	68fb      	ldr	r3, [r7, #12]
 8013a42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8013a46:	b29b      	uxth	r3, r3
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d1cc      	bne.n	80139e6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8013a4c:	683b      	ldr	r3, [r7, #0]
 8013a4e:	9300      	str	r3, [sp, #0]
 8013a50:	697b      	ldr	r3, [r7, #20]
 8013a52:	2200      	movs	r2, #0
 8013a54:	2140      	movs	r1, #64	; 0x40
 8013a56:	68f8      	ldr	r0, [r7, #12]
 8013a58:	f001 f865 	bl	8014b26 <UART_WaitOnFlagUntilTimeout>
 8013a5c:	4603      	mov	r3, r0
 8013a5e:	2b00      	cmp	r3, #0
 8013a60:	d001      	beq.n	8013a66 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8013a62:	2303      	movs	r3, #3
 8013a64:	e006      	b.n	8013a74 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8013a66:	68fb      	ldr	r3, [r7, #12]
 8013a68:	2220      	movs	r2, #32
 8013a6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8013a6e:	2300      	movs	r3, #0
 8013a70:	e000      	b.n	8013a74 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8013a72:	2302      	movs	r3, #2
  }
}
 8013a74:	4618      	mov	r0, r3
 8013a76:	3720      	adds	r7, #32
 8013a78:	46bd      	mov	sp, r7
 8013a7a:	bd80      	pop	{r7, pc}

08013a7c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013a7c:	b580      	push	{r7, lr}
 8013a7e:	b08a      	sub	sp, #40	; 0x28
 8013a80:	af02      	add	r7, sp, #8
 8013a82:	60f8      	str	r0, [r7, #12]
 8013a84:	60b9      	str	r1, [r7, #8]
 8013a86:	603b      	str	r3, [r7, #0]
 8013a88:	4613      	mov	r3, r2
 8013a8a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8013a8c:	68fb      	ldr	r3, [r7, #12]
 8013a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013a92:	2b20      	cmp	r3, #32
 8013a94:	f040 80c0 	bne.w	8013c18 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 8013a98:	68bb      	ldr	r3, [r7, #8]
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d002      	beq.n	8013aa4 <HAL_UART_Receive+0x28>
 8013a9e:	88fb      	ldrh	r3, [r7, #6]
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d101      	bne.n	8013aa8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8013aa4:	2301      	movs	r3, #1
 8013aa6:	e0b8      	b.n	8013c1a <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8013aae:	2b01      	cmp	r3, #1
 8013ab0:	d101      	bne.n	8013ab6 <HAL_UART_Receive+0x3a>
 8013ab2:	2302      	movs	r3, #2
 8013ab4:	e0b1      	b.n	8013c1a <HAL_UART_Receive+0x19e>
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	2201      	movs	r2, #1
 8013aba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013abe:	68fb      	ldr	r3, [r7, #12]
 8013ac0:	2200      	movs	r2, #0
 8013ac2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013ac6:	68fb      	ldr	r3, [r7, #12]
 8013ac8:	2222      	movs	r2, #34	; 0x22
 8013aca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013ace:	68fb      	ldr	r3, [r7, #12]
 8013ad0:	2200      	movs	r2, #0
 8013ad2:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8013ad4:	f7fa fdf8 	bl	800e6c8 <HAL_GetTick>
 8013ad8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8013ada:	68fb      	ldr	r3, [r7, #12]
 8013adc:	88fa      	ldrh	r2, [r7, #6]
 8013ade:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8013ae2:	68fb      	ldr	r3, [r7, #12]
 8013ae4:	88fa      	ldrh	r2, [r7, #6]
 8013ae6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	689b      	ldr	r3, [r3, #8]
 8013aee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013af2:	d10e      	bne.n	8013b12 <HAL_UART_Receive+0x96>
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	691b      	ldr	r3, [r3, #16]
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d105      	bne.n	8013b08 <HAL_UART_Receive+0x8c>
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	f240 12ff 	movw	r2, #511	; 0x1ff
 8013b02:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8013b06:	e02d      	b.n	8013b64 <HAL_UART_Receive+0xe8>
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	22ff      	movs	r2, #255	; 0xff
 8013b0c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8013b10:	e028      	b.n	8013b64 <HAL_UART_Receive+0xe8>
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	689b      	ldr	r3, [r3, #8]
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d10d      	bne.n	8013b36 <HAL_UART_Receive+0xba>
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	691b      	ldr	r3, [r3, #16]
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d104      	bne.n	8013b2c <HAL_UART_Receive+0xb0>
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	22ff      	movs	r2, #255	; 0xff
 8013b26:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8013b2a:	e01b      	b.n	8013b64 <HAL_UART_Receive+0xe8>
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	227f      	movs	r2, #127	; 0x7f
 8013b30:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8013b34:	e016      	b.n	8013b64 <HAL_UART_Receive+0xe8>
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	689b      	ldr	r3, [r3, #8]
 8013b3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8013b3e:	d10d      	bne.n	8013b5c <HAL_UART_Receive+0xe0>
 8013b40:	68fb      	ldr	r3, [r7, #12]
 8013b42:	691b      	ldr	r3, [r3, #16]
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d104      	bne.n	8013b52 <HAL_UART_Receive+0xd6>
 8013b48:	68fb      	ldr	r3, [r7, #12]
 8013b4a:	227f      	movs	r2, #127	; 0x7f
 8013b4c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8013b50:	e008      	b.n	8013b64 <HAL_UART_Receive+0xe8>
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	223f      	movs	r2, #63	; 0x3f
 8013b56:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8013b5a:	e003      	b.n	8013b64 <HAL_UART_Receive+0xe8>
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	2200      	movs	r2, #0
 8013b60:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8013b64:	68fb      	ldr	r3, [r7, #12]
 8013b66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013b6a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013b6c:	68fb      	ldr	r3, [r7, #12]
 8013b6e:	689b      	ldr	r3, [r3, #8]
 8013b70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013b74:	d108      	bne.n	8013b88 <HAL_UART_Receive+0x10c>
 8013b76:	68fb      	ldr	r3, [r7, #12]
 8013b78:	691b      	ldr	r3, [r3, #16]
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d104      	bne.n	8013b88 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 8013b7e:	2300      	movs	r3, #0
 8013b80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8013b82:	68bb      	ldr	r3, [r7, #8]
 8013b84:	61bb      	str	r3, [r7, #24]
 8013b86:	e003      	b.n	8013b90 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8013b88:	68bb      	ldr	r3, [r7, #8]
 8013b8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8013b8c:	2300      	movs	r3, #0
 8013b8e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	2200      	movs	r2, #0
 8013b94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8013b98:	e032      	b.n	8013c00 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8013b9a:	683b      	ldr	r3, [r7, #0]
 8013b9c:	9300      	str	r3, [sp, #0]
 8013b9e:	697b      	ldr	r3, [r7, #20]
 8013ba0:	2200      	movs	r2, #0
 8013ba2:	2120      	movs	r1, #32
 8013ba4:	68f8      	ldr	r0, [r7, #12]
 8013ba6:	f000 ffbe 	bl	8014b26 <UART_WaitOnFlagUntilTimeout>
 8013baa:	4603      	mov	r3, r0
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d001      	beq.n	8013bb4 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 8013bb0:	2303      	movs	r3, #3
 8013bb2:	e032      	b.n	8013c1a <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 8013bb4:	69fb      	ldr	r3, [r7, #28]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d10c      	bne.n	8013bd4 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8013bba:	68fb      	ldr	r3, [r7, #12]
 8013bbc:	681b      	ldr	r3, [r3, #0]
 8013bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013bc0:	b29a      	uxth	r2, r3
 8013bc2:	8a7b      	ldrh	r3, [r7, #18]
 8013bc4:	4013      	ands	r3, r2
 8013bc6:	b29a      	uxth	r2, r3
 8013bc8:	69bb      	ldr	r3, [r7, #24]
 8013bca:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8013bcc:	69bb      	ldr	r3, [r7, #24]
 8013bce:	3302      	adds	r3, #2
 8013bd0:	61bb      	str	r3, [r7, #24]
 8013bd2:	e00c      	b.n	8013bee <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	681b      	ldr	r3, [r3, #0]
 8013bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013bda:	b2da      	uxtb	r2, r3
 8013bdc:	8a7b      	ldrh	r3, [r7, #18]
 8013bde:	b2db      	uxtb	r3, r3
 8013be0:	4013      	ands	r3, r2
 8013be2:	b2da      	uxtb	r2, r3
 8013be4:	69fb      	ldr	r3, [r7, #28]
 8013be6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8013be8:	69fb      	ldr	r3, [r7, #28]
 8013bea:	3301      	adds	r3, #1
 8013bec:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8013bee:	68fb      	ldr	r3, [r7, #12]
 8013bf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8013bf4:	b29b      	uxth	r3, r3
 8013bf6:	3b01      	subs	r3, #1
 8013bf8:	b29a      	uxth	r2, r3
 8013bfa:	68fb      	ldr	r3, [r7, #12]
 8013bfc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8013c06:	b29b      	uxth	r3, r3
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d1c6      	bne.n	8013b9a <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8013c0c:	68fb      	ldr	r3, [r7, #12]
 8013c0e:	2220      	movs	r2, #32
 8013c10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8013c14:	2300      	movs	r3, #0
 8013c16:	e000      	b.n	8013c1a <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 8013c18:	2302      	movs	r3, #2
  }
}
 8013c1a:	4618      	mov	r0, r3
 8013c1c:	3720      	adds	r7, #32
 8013c1e:	46bd      	mov	sp, r7
 8013c20:	bd80      	pop	{r7, pc}
	...

08013c24 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013c24:	b580      	push	{r7, lr}
 8013c26:	b08a      	sub	sp, #40	; 0x28
 8013c28:	af00      	add	r7, sp, #0
 8013c2a:	60f8      	str	r0, [r7, #12]
 8013c2c:	60b9      	str	r1, [r7, #8]
 8013c2e:	4613      	mov	r3, r2
 8013c30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013c38:	2b20      	cmp	r3, #32
 8013c3a:	d142      	bne.n	8013cc2 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8013c3c:	68bb      	ldr	r3, [r7, #8]
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	d002      	beq.n	8013c48 <HAL_UART_Receive_IT+0x24>
 8013c42:	88fb      	ldrh	r3, [r7, #6]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d101      	bne.n	8013c4c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8013c48:	2301      	movs	r3, #1
 8013c4a:	e03b      	b.n	8013cc4 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8013c52:	2b01      	cmp	r3, #1
 8013c54:	d101      	bne.n	8013c5a <HAL_UART_Receive_IT+0x36>
 8013c56:	2302      	movs	r3, #2
 8013c58:	e034      	b.n	8013cc4 <HAL_UART_Receive_IT+0xa0>
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	2201      	movs	r2, #1
 8013c5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	2200      	movs	r2, #0
 8013c66:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	4a17      	ldr	r2, [pc, #92]	; (8013ccc <HAL_UART_Receive_IT+0xa8>)
 8013c6e:	4293      	cmp	r3, r2
 8013c70:	d01f      	beq.n	8013cb2 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013c72:	68fb      	ldr	r3, [r7, #12]
 8013c74:	681b      	ldr	r3, [r3, #0]
 8013c76:	685b      	ldr	r3, [r3, #4]
 8013c78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d018      	beq.n	8013cb2 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013c80:	68fb      	ldr	r3, [r7, #12]
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c86:	697b      	ldr	r3, [r7, #20]
 8013c88:	e853 3f00 	ldrex	r3, [r3]
 8013c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8013c8e:	693b      	ldr	r3, [r7, #16]
 8013c90:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8013c94:	627b      	str	r3, [r7, #36]	; 0x24
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	681b      	ldr	r3, [r3, #0]
 8013c9a:	461a      	mov	r2, r3
 8013c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c9e:	623b      	str	r3, [r7, #32]
 8013ca0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ca2:	69f9      	ldr	r1, [r7, #28]
 8013ca4:	6a3a      	ldr	r2, [r7, #32]
 8013ca6:	e841 2300 	strex	r3, r2, [r1]
 8013caa:	61bb      	str	r3, [r7, #24]
   return(result);
 8013cac:	69bb      	ldr	r3, [r7, #24]
 8013cae:	2b00      	cmp	r3, #0
 8013cb0:	d1e6      	bne.n	8013c80 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8013cb2:	88fb      	ldrh	r3, [r7, #6]
 8013cb4:	461a      	mov	r2, r3
 8013cb6:	68b9      	ldr	r1, [r7, #8]
 8013cb8:	68f8      	ldr	r0, [r7, #12]
 8013cba:	f000 fffd 	bl	8014cb8 <UART_Start_Receive_IT>
 8013cbe:	4603      	mov	r3, r0
 8013cc0:	e000      	b.n	8013cc4 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8013cc2:	2302      	movs	r3, #2
  }
}
 8013cc4:	4618      	mov	r0, r3
 8013cc6:	3728      	adds	r7, #40	; 0x28
 8013cc8:	46bd      	mov	sp, r7
 8013cca:	bd80      	pop	{r7, pc}
 8013ccc:	40008000 	.word	0x40008000

08013cd0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8013cd0:	b580      	push	{r7, lr}
 8013cd2:	b0ba      	sub	sp, #232	; 0xe8
 8013cd4:	af00      	add	r7, sp, #0
 8013cd6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	69db      	ldr	r3, [r3, #28]
 8013cde:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	681b      	ldr	r3, [r3, #0]
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	689b      	ldr	r3, [r3, #8]
 8013cf2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8013cf6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8013cfa:	f640 030f 	movw	r3, #2063	; 0x80f
 8013cfe:	4013      	ands	r3, r2
 8013d00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8013d04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d11b      	bne.n	8013d44 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013d10:	f003 0320 	and.w	r3, r3, #32
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	d015      	beq.n	8013d44 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013d18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8013d1c:	f003 0320 	and.w	r3, r3, #32
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d105      	bne.n	8013d30 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013d24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8013d28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d009      	beq.n	8013d44 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	f000 82d6 	beq.w	80142e6 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013d3e:	6878      	ldr	r0, [r7, #4]
 8013d40:	4798      	blx	r3
      }
      return;
 8013d42:	e2d0      	b.n	80142e6 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8013d44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	f000 811f 	beq.w	8013f8c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8013d4e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8013d52:	4b8b      	ldr	r3, [pc, #556]	; (8013f80 <HAL_UART_IRQHandler+0x2b0>)
 8013d54:	4013      	ands	r3, r2
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d106      	bne.n	8013d68 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8013d5a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8013d5e:	4b89      	ldr	r3, [pc, #548]	; (8013f84 <HAL_UART_IRQHandler+0x2b4>)
 8013d60:	4013      	ands	r3, r2
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	f000 8112 	beq.w	8013f8c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013d6c:	f003 0301 	and.w	r3, r3, #1
 8013d70:	2b00      	cmp	r3, #0
 8013d72:	d011      	beq.n	8013d98 <HAL_UART_IRQHandler+0xc8>
 8013d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8013d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d00b      	beq.n	8013d98 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	2201      	movs	r2, #1
 8013d86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013d8e:	f043 0201 	orr.w	r2, r3, #1
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013d98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013d9c:	f003 0302 	and.w	r3, r3, #2
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d011      	beq.n	8013dc8 <HAL_UART_IRQHandler+0xf8>
 8013da4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8013da8:	f003 0301 	and.w	r3, r3, #1
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d00b      	beq.n	8013dc8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	2202      	movs	r2, #2
 8013db6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013dbe:	f043 0204 	orr.w	r2, r3, #4
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013dcc:	f003 0304 	and.w	r3, r3, #4
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d011      	beq.n	8013df8 <HAL_UART_IRQHandler+0x128>
 8013dd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8013dd8:	f003 0301 	and.w	r3, r3, #1
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d00b      	beq.n	8013df8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	2204      	movs	r2, #4
 8013de6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013dee:	f043 0202 	orr.w	r2, r3, #2
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8013df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013dfc:	f003 0308 	and.w	r3, r3, #8
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d017      	beq.n	8013e34 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013e04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8013e08:	f003 0320 	and.w	r3, r3, #32
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d105      	bne.n	8013e1c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8013e10:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8013e14:	4b5a      	ldr	r3, [pc, #360]	; (8013f80 <HAL_UART_IRQHandler+0x2b0>)
 8013e16:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d00b      	beq.n	8013e34 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	681b      	ldr	r3, [r3, #0]
 8013e20:	2208      	movs	r2, #8
 8013e22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013e2a:	f043 0208 	orr.w	r2, r3, #8
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8013e34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013e38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d012      	beq.n	8013e66 <HAL_UART_IRQHandler+0x196>
 8013e40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8013e44:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d00c      	beq.n	8013e66 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	681b      	ldr	r3, [r3, #0]
 8013e50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8013e54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013e5c:	f043 0220 	orr.w	r2, r3, #32
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	f000 823c 	beq.w	80142ea <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013e76:	f003 0320 	and.w	r3, r3, #32
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d013      	beq.n	8013ea6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8013e82:	f003 0320 	and.w	r3, r3, #32
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d105      	bne.n	8013e96 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013e8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8013e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d007      	beq.n	8013ea6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d003      	beq.n	8013ea6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013ea2:	6878      	ldr	r0, [r7, #4]
 8013ea4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013eac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	681b      	ldr	r3, [r3, #0]
 8013eb4:	689b      	ldr	r3, [r3, #8]
 8013eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013eba:	2b40      	cmp	r3, #64	; 0x40
 8013ebc:	d005      	beq.n	8013eca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8013ebe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8013ec2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d04f      	beq.n	8013f6a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8013eca:	6878      	ldr	r0, [r7, #4]
 8013ecc:	f001 f81e 	bl	8014f0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	681b      	ldr	r3, [r3, #0]
 8013ed4:	689b      	ldr	r3, [r3, #8]
 8013ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013eda:	2b40      	cmp	r3, #64	; 0x40
 8013edc:	d141      	bne.n	8013f62 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	3308      	adds	r3, #8
 8013ee4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ee8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8013eec:	e853 3f00 	ldrex	r3, [r3]
 8013ef0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8013ef4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8013ef8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013efc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	3308      	adds	r3, #8
 8013f06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8013f0a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8013f0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8013f16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8013f1a:	e841 2300 	strex	r3, r2, [r1]
 8013f1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8013f22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d1d9      	bne.n	8013ede <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d013      	beq.n	8013f5a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013f36:	4a14      	ldr	r2, [pc, #80]	; (8013f88 <HAL_UART_IRQHandler+0x2b8>)
 8013f38:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013f3e:	4618      	mov	r0, r3
 8013f40:	f7fc f858 	bl	800fff4 <HAL_DMA_Abort_IT>
 8013f44:	4603      	mov	r3, r0
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	d017      	beq.n	8013f7a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013f50:	687a      	ldr	r2, [r7, #4]
 8013f52:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8013f54:	4610      	mov	r0, r2
 8013f56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013f58:	e00f      	b.n	8013f7a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013f5a:	6878      	ldr	r0, [r7, #4]
 8013f5c:	f000 f9e4 	bl	8014328 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013f60:	e00b      	b.n	8013f7a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013f62:	6878      	ldr	r0, [r7, #4]
 8013f64:	f000 f9e0 	bl	8014328 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013f68:	e007      	b.n	8013f7a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8013f6a:	6878      	ldr	r0, [r7, #4]
 8013f6c:	f000 f9dc 	bl	8014328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	2200      	movs	r2, #0
 8013f74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8013f78:	e1b7      	b.n	80142ea <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013f7a:	bf00      	nop
    return;
 8013f7c:	e1b5      	b.n	80142ea <HAL_UART_IRQHandler+0x61a>
 8013f7e:	bf00      	nop
 8013f80:	10000001 	.word	0x10000001
 8013f84:	04000120 	.word	0x04000120
 8013f88:	08014fd9 	.word	0x08014fd9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013f90:	2b01      	cmp	r3, #1
 8013f92:	f040 814a 	bne.w	801422a <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8013f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013f9a:	f003 0310 	and.w	r3, r3, #16
 8013f9e:	2b00      	cmp	r3, #0
 8013fa0:	f000 8143 	beq.w	801422a <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8013fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8013fa8:	f003 0310 	and.w	r3, r3, #16
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	f000 813c 	beq.w	801422a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	681b      	ldr	r3, [r3, #0]
 8013fb6:	2210      	movs	r2, #16
 8013fb8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	681b      	ldr	r3, [r3, #0]
 8013fbe:	689b      	ldr	r3, [r3, #8]
 8013fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013fc4:	2b40      	cmp	r3, #64	; 0x40
 8013fc6:	f040 80b5 	bne.w	8014134 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013fce:	681b      	ldr	r3, [r3, #0]
 8013fd0:	685b      	ldr	r3, [r3, #4]
 8013fd2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8013fd6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	f000 8187 	beq.w	80142ee <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013fe6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8013fea:	429a      	cmp	r2, r3
 8013fec:	f080 817f 	bcs.w	80142ee <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8013ff6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	f003 0320 	and.w	r3, r3, #32
 8014006:	2b00      	cmp	r3, #0
 8014008:	f040 8086 	bne.w	8014118 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	681b      	ldr	r3, [r3, #0]
 8014010:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014014:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8014018:	e853 3f00 	ldrex	r3, [r3]
 801401c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8014020:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8014024:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014028:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	461a      	mov	r2, r3
 8014032:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8014036:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801403a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801403e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8014042:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8014046:	e841 2300 	strex	r3, r2, [r1]
 801404a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 801404e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8014052:	2b00      	cmp	r3, #0
 8014054:	d1da      	bne.n	801400c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	3308      	adds	r3, #8
 801405c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801405e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014060:	e853 3f00 	ldrex	r3, [r3]
 8014064:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8014066:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014068:	f023 0301 	bic.w	r3, r3, #1
 801406c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	681b      	ldr	r3, [r3, #0]
 8014074:	3308      	adds	r3, #8
 8014076:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801407a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 801407e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014080:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8014082:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8014086:	e841 2300 	strex	r3, r2, [r1]
 801408a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 801408c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801408e:	2b00      	cmp	r3, #0
 8014090:	d1e1      	bne.n	8014056 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	3308      	adds	r3, #8
 8014098:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801409a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801409c:	e853 3f00 	ldrex	r3, [r3]
 80140a0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80140a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80140a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80140a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	681b      	ldr	r3, [r3, #0]
 80140b0:	3308      	adds	r3, #8
 80140b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80140b6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80140b8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80140ba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80140bc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80140be:	e841 2300 	strex	r3, r2, [r1]
 80140c2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80140c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d1e3      	bne.n	8014092 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	2220      	movs	r2, #32
 80140ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	2200      	movs	r2, #0
 80140d6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	681b      	ldr	r3, [r3, #0]
 80140dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80140de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80140e0:	e853 3f00 	ldrex	r3, [r3]
 80140e4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80140e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80140e8:	f023 0310 	bic.w	r3, r3, #16
 80140ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	681b      	ldr	r3, [r3, #0]
 80140f4:	461a      	mov	r2, r3
 80140f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80140fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80140fc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80140fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8014100:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014102:	e841 2300 	strex	r3, r2, [r1]
 8014106:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8014108:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801410a:	2b00      	cmp	r3, #0
 801410c:	d1e4      	bne.n	80140d8 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014112:	4618      	mov	r0, r3
 8014114:	f7fb ff15 	bl	800ff42 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014124:	b29b      	uxth	r3, r3
 8014126:	1ad3      	subs	r3, r2, r3
 8014128:	b29b      	uxth	r3, r3
 801412a:	4619      	mov	r1, r3
 801412c:	6878      	ldr	r0, [r7, #4]
 801412e:	f000 f905 	bl	801433c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8014132:	e0dc      	b.n	80142ee <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014140:	b29b      	uxth	r3, r3
 8014142:	1ad3      	subs	r3, r2, r3
 8014144:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801414e:	b29b      	uxth	r3, r3
 8014150:	2b00      	cmp	r3, #0
 8014152:	f000 80ce 	beq.w	80142f2 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8014156:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 801415a:	2b00      	cmp	r3, #0
 801415c:	f000 80c9 	beq.w	80142f2 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	681b      	ldr	r3, [r3, #0]
 8014164:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014168:	e853 3f00 	ldrex	r3, [r3]
 801416c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801416e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014170:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8014174:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	681b      	ldr	r3, [r3, #0]
 801417c:	461a      	mov	r2, r3
 801417e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8014182:	647b      	str	r3, [r7, #68]	; 0x44
 8014184:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014186:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014188:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801418a:	e841 2300 	strex	r3, r2, [r1]
 801418e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8014190:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014192:	2b00      	cmp	r3, #0
 8014194:	d1e4      	bne.n	8014160 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	681b      	ldr	r3, [r3, #0]
 801419a:	3308      	adds	r3, #8
 801419c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801419e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80141a0:	e853 3f00 	ldrex	r3, [r3]
 80141a4:	623b      	str	r3, [r7, #32]
   return(result);
 80141a6:	6a3b      	ldr	r3, [r7, #32]
 80141a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80141ac:	f023 0301 	bic.w	r3, r3, #1
 80141b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	3308      	adds	r3, #8
 80141ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80141be:	633a      	str	r2, [r7, #48]	; 0x30
 80141c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80141c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80141c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80141c6:	e841 2300 	strex	r3, r2, [r1]
 80141ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80141cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d1e1      	bne.n	8014196 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	2220      	movs	r2, #32
 80141d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	2200      	movs	r2, #0
 80141de:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	2200      	movs	r2, #0
 80141e4:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	681b      	ldr	r3, [r3, #0]
 80141ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80141ec:	693b      	ldr	r3, [r7, #16]
 80141ee:	e853 3f00 	ldrex	r3, [r3]
 80141f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80141f4:	68fb      	ldr	r3, [r7, #12]
 80141f6:	f023 0310 	bic.w	r3, r3, #16
 80141fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	681b      	ldr	r3, [r3, #0]
 8014202:	461a      	mov	r2, r3
 8014204:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8014208:	61fb      	str	r3, [r7, #28]
 801420a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801420c:	69b9      	ldr	r1, [r7, #24]
 801420e:	69fa      	ldr	r2, [r7, #28]
 8014210:	e841 2300 	strex	r3, r2, [r1]
 8014214:	617b      	str	r3, [r7, #20]
   return(result);
 8014216:	697b      	ldr	r3, [r7, #20]
 8014218:	2b00      	cmp	r3, #0
 801421a:	d1e4      	bne.n	80141e6 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801421c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8014220:	4619      	mov	r1, r3
 8014222:	6878      	ldr	r0, [r7, #4]
 8014224:	f000 f88a 	bl	801433c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8014228:	e063      	b.n	80142f2 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801422a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801422e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8014232:	2b00      	cmp	r3, #0
 8014234:	d00e      	beq.n	8014254 <HAL_UART_IRQHandler+0x584>
 8014236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801423a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801423e:	2b00      	cmp	r3, #0
 8014240:	d008      	beq.n	8014254 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 801424a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801424c:	6878      	ldr	r0, [r7, #4]
 801424e:	f001 fb61 	bl	8015914 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8014252:	e051      	b.n	80142f8 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8014254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014258:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801425c:	2b00      	cmp	r3, #0
 801425e:	d014      	beq.n	801428a <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8014260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014264:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014268:	2b00      	cmp	r3, #0
 801426a:	d105      	bne.n	8014278 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801426c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014270:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8014274:	2b00      	cmp	r3, #0
 8014276:	d008      	beq.n	801428a <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801427c:	2b00      	cmp	r3, #0
 801427e:	d03a      	beq.n	80142f6 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014284:	6878      	ldr	r0, [r7, #4]
 8014286:	4798      	blx	r3
    }
    return;
 8014288:	e035      	b.n	80142f6 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801428a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801428e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014292:	2b00      	cmp	r3, #0
 8014294:	d009      	beq.n	80142aa <HAL_UART_IRQHandler+0x5da>
 8014296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801429a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d003      	beq.n	80142aa <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80142a2:	6878      	ldr	r0, [r7, #4]
 80142a4:	f000 feae 	bl	8015004 <UART_EndTransmit_IT>
    return;
 80142a8:	e026      	b.n	80142f8 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80142aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80142ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d009      	beq.n	80142ca <HAL_UART_IRQHandler+0x5fa>
 80142b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80142ba:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d003      	beq.n	80142ca <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80142c2:	6878      	ldr	r0, [r7, #4]
 80142c4:	f001 fb3a 	bl	801593c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80142c8:	e016      	b.n	80142f8 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80142ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80142ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d010      	beq.n	80142f8 <HAL_UART_IRQHandler+0x628>
 80142d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80142da:	2b00      	cmp	r3, #0
 80142dc:	da0c      	bge.n	80142f8 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80142de:	6878      	ldr	r0, [r7, #4]
 80142e0:	f001 fb22 	bl	8015928 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80142e4:	e008      	b.n	80142f8 <HAL_UART_IRQHandler+0x628>
      return;
 80142e6:	bf00      	nop
 80142e8:	e006      	b.n	80142f8 <HAL_UART_IRQHandler+0x628>
    return;
 80142ea:	bf00      	nop
 80142ec:	e004      	b.n	80142f8 <HAL_UART_IRQHandler+0x628>
      return;
 80142ee:	bf00      	nop
 80142f0:	e002      	b.n	80142f8 <HAL_UART_IRQHandler+0x628>
      return;
 80142f2:	bf00      	nop
 80142f4:	e000      	b.n	80142f8 <HAL_UART_IRQHandler+0x628>
    return;
 80142f6:	bf00      	nop
  }
}
 80142f8:	37e8      	adds	r7, #232	; 0xe8
 80142fa:	46bd      	mov	sp, r7
 80142fc:	bd80      	pop	{r7, pc}
 80142fe:	bf00      	nop

08014300 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8014300:	b480      	push	{r7}
 8014302:	b083      	sub	sp, #12
 8014304:	af00      	add	r7, sp, #0
 8014306:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8014308:	bf00      	nop
 801430a:	370c      	adds	r7, #12
 801430c:	46bd      	mov	sp, r7
 801430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014312:	4770      	bx	lr

08014314 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8014314:	b480      	push	{r7}
 8014316:	b083      	sub	sp, #12
 8014318:	af00      	add	r7, sp, #0
 801431a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 801431c:	bf00      	nop
 801431e:	370c      	adds	r7, #12
 8014320:	46bd      	mov	sp, r7
 8014322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014326:	4770      	bx	lr

08014328 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8014328:	b480      	push	{r7}
 801432a:	b083      	sub	sp, #12
 801432c:	af00      	add	r7, sp, #0
 801432e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8014330:	bf00      	nop
 8014332:	370c      	adds	r7, #12
 8014334:	46bd      	mov	sp, r7
 8014336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801433a:	4770      	bx	lr

0801433c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 801433c:	b480      	push	{r7}
 801433e:	b083      	sub	sp, #12
 8014340:	af00      	add	r7, sp, #0
 8014342:	6078      	str	r0, [r7, #4]
 8014344:	460b      	mov	r3, r1
 8014346:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8014348:	bf00      	nop
 801434a:	370c      	adds	r7, #12
 801434c:	46bd      	mov	sp, r7
 801434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014352:	4770      	bx	lr

08014354 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014354:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8014358:	b08c      	sub	sp, #48	; 0x30
 801435a:	af00      	add	r7, sp, #0
 801435c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801435e:	2300      	movs	r3, #0
 8014360:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8014364:	697b      	ldr	r3, [r7, #20]
 8014366:	689a      	ldr	r2, [r3, #8]
 8014368:	697b      	ldr	r3, [r7, #20]
 801436a:	691b      	ldr	r3, [r3, #16]
 801436c:	431a      	orrs	r2, r3
 801436e:	697b      	ldr	r3, [r7, #20]
 8014370:	695b      	ldr	r3, [r3, #20]
 8014372:	431a      	orrs	r2, r3
 8014374:	697b      	ldr	r3, [r7, #20]
 8014376:	69db      	ldr	r3, [r3, #28]
 8014378:	4313      	orrs	r3, r2
 801437a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801437c:	697b      	ldr	r3, [r7, #20]
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	681a      	ldr	r2, [r3, #0]
 8014382:	4baa      	ldr	r3, [pc, #680]	; (801462c <UART_SetConfig+0x2d8>)
 8014384:	4013      	ands	r3, r2
 8014386:	697a      	ldr	r2, [r7, #20]
 8014388:	6812      	ldr	r2, [r2, #0]
 801438a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801438c:	430b      	orrs	r3, r1
 801438e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014390:	697b      	ldr	r3, [r7, #20]
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	685b      	ldr	r3, [r3, #4]
 8014396:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 801439a:	697b      	ldr	r3, [r7, #20]
 801439c:	68da      	ldr	r2, [r3, #12]
 801439e:	697b      	ldr	r3, [r7, #20]
 80143a0:	681b      	ldr	r3, [r3, #0]
 80143a2:	430a      	orrs	r2, r1
 80143a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80143a6:	697b      	ldr	r3, [r7, #20]
 80143a8:	699b      	ldr	r3, [r3, #24]
 80143aa:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80143ac:	697b      	ldr	r3, [r7, #20]
 80143ae:	681b      	ldr	r3, [r3, #0]
 80143b0:	4a9f      	ldr	r2, [pc, #636]	; (8014630 <UART_SetConfig+0x2dc>)
 80143b2:	4293      	cmp	r3, r2
 80143b4:	d004      	beq.n	80143c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80143b6:	697b      	ldr	r3, [r7, #20]
 80143b8:	6a1b      	ldr	r3, [r3, #32]
 80143ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80143bc:	4313      	orrs	r3, r2
 80143be:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80143c0:	697b      	ldr	r3, [r7, #20]
 80143c2:	681b      	ldr	r3, [r3, #0]
 80143c4:	689b      	ldr	r3, [r3, #8]
 80143c6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80143ca:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80143ce:	697a      	ldr	r2, [r7, #20]
 80143d0:	6812      	ldr	r2, [r2, #0]
 80143d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80143d4:	430b      	orrs	r3, r1
 80143d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80143d8:	697b      	ldr	r3, [r7, #20]
 80143da:	681b      	ldr	r3, [r3, #0]
 80143dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143de:	f023 010f 	bic.w	r1, r3, #15
 80143e2:	697b      	ldr	r3, [r7, #20]
 80143e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80143e6:	697b      	ldr	r3, [r7, #20]
 80143e8:	681b      	ldr	r3, [r3, #0]
 80143ea:	430a      	orrs	r2, r1
 80143ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80143ee:	697b      	ldr	r3, [r7, #20]
 80143f0:	681b      	ldr	r3, [r3, #0]
 80143f2:	4a90      	ldr	r2, [pc, #576]	; (8014634 <UART_SetConfig+0x2e0>)
 80143f4:	4293      	cmp	r3, r2
 80143f6:	d125      	bne.n	8014444 <UART_SetConfig+0xf0>
 80143f8:	4b8f      	ldr	r3, [pc, #572]	; (8014638 <UART_SetConfig+0x2e4>)
 80143fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80143fe:	f003 0303 	and.w	r3, r3, #3
 8014402:	2b03      	cmp	r3, #3
 8014404:	d81a      	bhi.n	801443c <UART_SetConfig+0xe8>
 8014406:	a201      	add	r2, pc, #4	; (adr r2, 801440c <UART_SetConfig+0xb8>)
 8014408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801440c:	0801441d 	.word	0x0801441d
 8014410:	0801442d 	.word	0x0801442d
 8014414:	08014425 	.word	0x08014425
 8014418:	08014435 	.word	0x08014435
 801441c:	2301      	movs	r3, #1
 801441e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014422:	e116      	b.n	8014652 <UART_SetConfig+0x2fe>
 8014424:	2302      	movs	r3, #2
 8014426:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801442a:	e112      	b.n	8014652 <UART_SetConfig+0x2fe>
 801442c:	2304      	movs	r3, #4
 801442e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014432:	e10e      	b.n	8014652 <UART_SetConfig+0x2fe>
 8014434:	2308      	movs	r3, #8
 8014436:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801443a:	e10a      	b.n	8014652 <UART_SetConfig+0x2fe>
 801443c:	2310      	movs	r3, #16
 801443e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014442:	e106      	b.n	8014652 <UART_SetConfig+0x2fe>
 8014444:	697b      	ldr	r3, [r7, #20]
 8014446:	681b      	ldr	r3, [r3, #0]
 8014448:	4a7c      	ldr	r2, [pc, #496]	; (801463c <UART_SetConfig+0x2e8>)
 801444a:	4293      	cmp	r3, r2
 801444c:	d138      	bne.n	80144c0 <UART_SetConfig+0x16c>
 801444e:	4b7a      	ldr	r3, [pc, #488]	; (8014638 <UART_SetConfig+0x2e4>)
 8014450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014454:	f003 030c 	and.w	r3, r3, #12
 8014458:	2b0c      	cmp	r3, #12
 801445a:	d82d      	bhi.n	80144b8 <UART_SetConfig+0x164>
 801445c:	a201      	add	r2, pc, #4	; (adr r2, 8014464 <UART_SetConfig+0x110>)
 801445e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014462:	bf00      	nop
 8014464:	08014499 	.word	0x08014499
 8014468:	080144b9 	.word	0x080144b9
 801446c:	080144b9 	.word	0x080144b9
 8014470:	080144b9 	.word	0x080144b9
 8014474:	080144a9 	.word	0x080144a9
 8014478:	080144b9 	.word	0x080144b9
 801447c:	080144b9 	.word	0x080144b9
 8014480:	080144b9 	.word	0x080144b9
 8014484:	080144a1 	.word	0x080144a1
 8014488:	080144b9 	.word	0x080144b9
 801448c:	080144b9 	.word	0x080144b9
 8014490:	080144b9 	.word	0x080144b9
 8014494:	080144b1 	.word	0x080144b1
 8014498:	2300      	movs	r3, #0
 801449a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801449e:	e0d8      	b.n	8014652 <UART_SetConfig+0x2fe>
 80144a0:	2302      	movs	r3, #2
 80144a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80144a6:	e0d4      	b.n	8014652 <UART_SetConfig+0x2fe>
 80144a8:	2304      	movs	r3, #4
 80144aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80144ae:	e0d0      	b.n	8014652 <UART_SetConfig+0x2fe>
 80144b0:	2308      	movs	r3, #8
 80144b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80144b6:	e0cc      	b.n	8014652 <UART_SetConfig+0x2fe>
 80144b8:	2310      	movs	r3, #16
 80144ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80144be:	e0c8      	b.n	8014652 <UART_SetConfig+0x2fe>
 80144c0:	697b      	ldr	r3, [r7, #20]
 80144c2:	681b      	ldr	r3, [r3, #0]
 80144c4:	4a5e      	ldr	r2, [pc, #376]	; (8014640 <UART_SetConfig+0x2ec>)
 80144c6:	4293      	cmp	r3, r2
 80144c8:	d125      	bne.n	8014516 <UART_SetConfig+0x1c2>
 80144ca:	4b5b      	ldr	r3, [pc, #364]	; (8014638 <UART_SetConfig+0x2e4>)
 80144cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80144d0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80144d4:	2b30      	cmp	r3, #48	; 0x30
 80144d6:	d016      	beq.n	8014506 <UART_SetConfig+0x1b2>
 80144d8:	2b30      	cmp	r3, #48	; 0x30
 80144da:	d818      	bhi.n	801450e <UART_SetConfig+0x1ba>
 80144dc:	2b20      	cmp	r3, #32
 80144de:	d00a      	beq.n	80144f6 <UART_SetConfig+0x1a2>
 80144e0:	2b20      	cmp	r3, #32
 80144e2:	d814      	bhi.n	801450e <UART_SetConfig+0x1ba>
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	d002      	beq.n	80144ee <UART_SetConfig+0x19a>
 80144e8:	2b10      	cmp	r3, #16
 80144ea:	d008      	beq.n	80144fe <UART_SetConfig+0x1aa>
 80144ec:	e00f      	b.n	801450e <UART_SetConfig+0x1ba>
 80144ee:	2300      	movs	r3, #0
 80144f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80144f4:	e0ad      	b.n	8014652 <UART_SetConfig+0x2fe>
 80144f6:	2302      	movs	r3, #2
 80144f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80144fc:	e0a9      	b.n	8014652 <UART_SetConfig+0x2fe>
 80144fe:	2304      	movs	r3, #4
 8014500:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014504:	e0a5      	b.n	8014652 <UART_SetConfig+0x2fe>
 8014506:	2308      	movs	r3, #8
 8014508:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801450c:	e0a1      	b.n	8014652 <UART_SetConfig+0x2fe>
 801450e:	2310      	movs	r3, #16
 8014510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014514:	e09d      	b.n	8014652 <UART_SetConfig+0x2fe>
 8014516:	697b      	ldr	r3, [r7, #20]
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	4a4a      	ldr	r2, [pc, #296]	; (8014644 <UART_SetConfig+0x2f0>)
 801451c:	4293      	cmp	r3, r2
 801451e:	d125      	bne.n	801456c <UART_SetConfig+0x218>
 8014520:	4b45      	ldr	r3, [pc, #276]	; (8014638 <UART_SetConfig+0x2e4>)
 8014522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014526:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801452a:	2bc0      	cmp	r3, #192	; 0xc0
 801452c:	d016      	beq.n	801455c <UART_SetConfig+0x208>
 801452e:	2bc0      	cmp	r3, #192	; 0xc0
 8014530:	d818      	bhi.n	8014564 <UART_SetConfig+0x210>
 8014532:	2b80      	cmp	r3, #128	; 0x80
 8014534:	d00a      	beq.n	801454c <UART_SetConfig+0x1f8>
 8014536:	2b80      	cmp	r3, #128	; 0x80
 8014538:	d814      	bhi.n	8014564 <UART_SetConfig+0x210>
 801453a:	2b00      	cmp	r3, #0
 801453c:	d002      	beq.n	8014544 <UART_SetConfig+0x1f0>
 801453e:	2b40      	cmp	r3, #64	; 0x40
 8014540:	d008      	beq.n	8014554 <UART_SetConfig+0x200>
 8014542:	e00f      	b.n	8014564 <UART_SetConfig+0x210>
 8014544:	2300      	movs	r3, #0
 8014546:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801454a:	e082      	b.n	8014652 <UART_SetConfig+0x2fe>
 801454c:	2302      	movs	r3, #2
 801454e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014552:	e07e      	b.n	8014652 <UART_SetConfig+0x2fe>
 8014554:	2304      	movs	r3, #4
 8014556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801455a:	e07a      	b.n	8014652 <UART_SetConfig+0x2fe>
 801455c:	2308      	movs	r3, #8
 801455e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014562:	e076      	b.n	8014652 <UART_SetConfig+0x2fe>
 8014564:	2310      	movs	r3, #16
 8014566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801456a:	e072      	b.n	8014652 <UART_SetConfig+0x2fe>
 801456c:	697b      	ldr	r3, [r7, #20]
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	4a35      	ldr	r2, [pc, #212]	; (8014648 <UART_SetConfig+0x2f4>)
 8014572:	4293      	cmp	r3, r2
 8014574:	d12a      	bne.n	80145cc <UART_SetConfig+0x278>
 8014576:	4b30      	ldr	r3, [pc, #192]	; (8014638 <UART_SetConfig+0x2e4>)
 8014578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801457c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8014580:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8014584:	d01a      	beq.n	80145bc <UART_SetConfig+0x268>
 8014586:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801458a:	d81b      	bhi.n	80145c4 <UART_SetConfig+0x270>
 801458c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014590:	d00c      	beq.n	80145ac <UART_SetConfig+0x258>
 8014592:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014596:	d815      	bhi.n	80145c4 <UART_SetConfig+0x270>
 8014598:	2b00      	cmp	r3, #0
 801459a:	d003      	beq.n	80145a4 <UART_SetConfig+0x250>
 801459c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80145a0:	d008      	beq.n	80145b4 <UART_SetConfig+0x260>
 80145a2:	e00f      	b.n	80145c4 <UART_SetConfig+0x270>
 80145a4:	2300      	movs	r3, #0
 80145a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80145aa:	e052      	b.n	8014652 <UART_SetConfig+0x2fe>
 80145ac:	2302      	movs	r3, #2
 80145ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80145b2:	e04e      	b.n	8014652 <UART_SetConfig+0x2fe>
 80145b4:	2304      	movs	r3, #4
 80145b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80145ba:	e04a      	b.n	8014652 <UART_SetConfig+0x2fe>
 80145bc:	2308      	movs	r3, #8
 80145be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80145c2:	e046      	b.n	8014652 <UART_SetConfig+0x2fe>
 80145c4:	2310      	movs	r3, #16
 80145c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80145ca:	e042      	b.n	8014652 <UART_SetConfig+0x2fe>
 80145cc:	697b      	ldr	r3, [r7, #20]
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	4a17      	ldr	r2, [pc, #92]	; (8014630 <UART_SetConfig+0x2dc>)
 80145d2:	4293      	cmp	r3, r2
 80145d4:	d13a      	bne.n	801464c <UART_SetConfig+0x2f8>
 80145d6:	4b18      	ldr	r3, [pc, #96]	; (8014638 <UART_SetConfig+0x2e4>)
 80145d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80145dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80145e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80145e4:	d01a      	beq.n	801461c <UART_SetConfig+0x2c8>
 80145e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80145ea:	d81b      	bhi.n	8014624 <UART_SetConfig+0x2d0>
 80145ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80145f0:	d00c      	beq.n	801460c <UART_SetConfig+0x2b8>
 80145f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80145f6:	d815      	bhi.n	8014624 <UART_SetConfig+0x2d0>
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d003      	beq.n	8014604 <UART_SetConfig+0x2b0>
 80145fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014600:	d008      	beq.n	8014614 <UART_SetConfig+0x2c0>
 8014602:	e00f      	b.n	8014624 <UART_SetConfig+0x2d0>
 8014604:	2300      	movs	r3, #0
 8014606:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801460a:	e022      	b.n	8014652 <UART_SetConfig+0x2fe>
 801460c:	2302      	movs	r3, #2
 801460e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014612:	e01e      	b.n	8014652 <UART_SetConfig+0x2fe>
 8014614:	2304      	movs	r3, #4
 8014616:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801461a:	e01a      	b.n	8014652 <UART_SetConfig+0x2fe>
 801461c:	2308      	movs	r3, #8
 801461e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014622:	e016      	b.n	8014652 <UART_SetConfig+0x2fe>
 8014624:	2310      	movs	r3, #16
 8014626:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801462a:	e012      	b.n	8014652 <UART_SetConfig+0x2fe>
 801462c:	cfff69f3 	.word	0xcfff69f3
 8014630:	40008000 	.word	0x40008000
 8014634:	40013800 	.word	0x40013800
 8014638:	40021000 	.word	0x40021000
 801463c:	40004400 	.word	0x40004400
 8014640:	40004800 	.word	0x40004800
 8014644:	40004c00 	.word	0x40004c00
 8014648:	40005000 	.word	0x40005000
 801464c:	2310      	movs	r3, #16
 801464e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8014652:	697b      	ldr	r3, [r7, #20]
 8014654:	681b      	ldr	r3, [r3, #0]
 8014656:	4aae      	ldr	r2, [pc, #696]	; (8014910 <UART_SetConfig+0x5bc>)
 8014658:	4293      	cmp	r3, r2
 801465a:	f040 8097 	bne.w	801478c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801465e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8014662:	2b08      	cmp	r3, #8
 8014664:	d823      	bhi.n	80146ae <UART_SetConfig+0x35a>
 8014666:	a201      	add	r2, pc, #4	; (adr r2, 801466c <UART_SetConfig+0x318>)
 8014668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801466c:	08014691 	.word	0x08014691
 8014670:	080146af 	.word	0x080146af
 8014674:	08014699 	.word	0x08014699
 8014678:	080146af 	.word	0x080146af
 801467c:	0801469f 	.word	0x0801469f
 8014680:	080146af 	.word	0x080146af
 8014684:	080146af 	.word	0x080146af
 8014688:	080146af 	.word	0x080146af
 801468c:	080146a7 	.word	0x080146a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014690:	f7fd fb9e 	bl	8011dd0 <HAL_RCC_GetPCLK1Freq>
 8014694:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8014696:	e010      	b.n	80146ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8014698:	4b9e      	ldr	r3, [pc, #632]	; (8014914 <UART_SetConfig+0x5c0>)
 801469a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 801469c:	e00d      	b.n	80146ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801469e:	f7fd fb29 	bl	8011cf4 <HAL_RCC_GetSysClockFreq>
 80146a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80146a4:	e009      	b.n	80146ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80146a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80146aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80146ac:	e005      	b.n	80146ba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80146ae:	2300      	movs	r3, #0
 80146b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80146b2:	2301      	movs	r3, #1
 80146b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80146b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80146ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146bc:	2b00      	cmp	r3, #0
 80146be:	f000 8130 	beq.w	8014922 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80146c2:	697b      	ldr	r3, [r7, #20]
 80146c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146c6:	4a94      	ldr	r2, [pc, #592]	; (8014918 <UART_SetConfig+0x5c4>)
 80146c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80146cc:	461a      	mov	r2, r3
 80146ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80146d4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80146d6:	697b      	ldr	r3, [r7, #20]
 80146d8:	685a      	ldr	r2, [r3, #4]
 80146da:	4613      	mov	r3, r2
 80146dc:	005b      	lsls	r3, r3, #1
 80146de:	4413      	add	r3, r2
 80146e0:	69ba      	ldr	r2, [r7, #24]
 80146e2:	429a      	cmp	r2, r3
 80146e4:	d305      	bcc.n	80146f2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80146e6:	697b      	ldr	r3, [r7, #20]
 80146e8:	685b      	ldr	r3, [r3, #4]
 80146ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80146ec:	69ba      	ldr	r2, [r7, #24]
 80146ee:	429a      	cmp	r2, r3
 80146f0:	d903      	bls.n	80146fa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80146f2:	2301      	movs	r3, #1
 80146f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80146f8:	e113      	b.n	8014922 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80146fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146fc:	2200      	movs	r2, #0
 80146fe:	60bb      	str	r3, [r7, #8]
 8014700:	60fa      	str	r2, [r7, #12]
 8014702:	697b      	ldr	r3, [r7, #20]
 8014704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014706:	4a84      	ldr	r2, [pc, #528]	; (8014918 <UART_SetConfig+0x5c4>)
 8014708:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801470c:	b29b      	uxth	r3, r3
 801470e:	2200      	movs	r2, #0
 8014710:	603b      	str	r3, [r7, #0]
 8014712:	607a      	str	r2, [r7, #4]
 8014714:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014718:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801471c:	f7f6 fa4e 	bl	800abbc <__aeabi_uldivmod>
 8014720:	4602      	mov	r2, r0
 8014722:	460b      	mov	r3, r1
 8014724:	4610      	mov	r0, r2
 8014726:	4619      	mov	r1, r3
 8014728:	f04f 0200 	mov.w	r2, #0
 801472c:	f04f 0300 	mov.w	r3, #0
 8014730:	020b      	lsls	r3, r1, #8
 8014732:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8014736:	0202      	lsls	r2, r0, #8
 8014738:	6979      	ldr	r1, [r7, #20]
 801473a:	6849      	ldr	r1, [r1, #4]
 801473c:	0849      	lsrs	r1, r1, #1
 801473e:	2000      	movs	r0, #0
 8014740:	460c      	mov	r4, r1
 8014742:	4605      	mov	r5, r0
 8014744:	eb12 0804 	adds.w	r8, r2, r4
 8014748:	eb43 0905 	adc.w	r9, r3, r5
 801474c:	697b      	ldr	r3, [r7, #20]
 801474e:	685b      	ldr	r3, [r3, #4]
 8014750:	2200      	movs	r2, #0
 8014752:	469a      	mov	sl, r3
 8014754:	4693      	mov	fp, r2
 8014756:	4652      	mov	r2, sl
 8014758:	465b      	mov	r3, fp
 801475a:	4640      	mov	r0, r8
 801475c:	4649      	mov	r1, r9
 801475e:	f7f6 fa2d 	bl	800abbc <__aeabi_uldivmod>
 8014762:	4602      	mov	r2, r0
 8014764:	460b      	mov	r3, r1
 8014766:	4613      	mov	r3, r2
 8014768:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801476a:	6a3b      	ldr	r3, [r7, #32]
 801476c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8014770:	d308      	bcc.n	8014784 <UART_SetConfig+0x430>
 8014772:	6a3b      	ldr	r3, [r7, #32]
 8014774:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014778:	d204      	bcs.n	8014784 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 801477a:	697b      	ldr	r3, [r7, #20]
 801477c:	681b      	ldr	r3, [r3, #0]
 801477e:	6a3a      	ldr	r2, [r7, #32]
 8014780:	60da      	str	r2, [r3, #12]
 8014782:	e0ce      	b.n	8014922 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8014784:	2301      	movs	r3, #1
 8014786:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 801478a:	e0ca      	b.n	8014922 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801478c:	697b      	ldr	r3, [r7, #20]
 801478e:	69db      	ldr	r3, [r3, #28]
 8014790:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014794:	d166      	bne.n	8014864 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8014796:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801479a:	2b08      	cmp	r3, #8
 801479c:	d827      	bhi.n	80147ee <UART_SetConfig+0x49a>
 801479e:	a201      	add	r2, pc, #4	; (adr r2, 80147a4 <UART_SetConfig+0x450>)
 80147a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147a4:	080147c9 	.word	0x080147c9
 80147a8:	080147d1 	.word	0x080147d1
 80147ac:	080147d9 	.word	0x080147d9
 80147b0:	080147ef 	.word	0x080147ef
 80147b4:	080147df 	.word	0x080147df
 80147b8:	080147ef 	.word	0x080147ef
 80147bc:	080147ef 	.word	0x080147ef
 80147c0:	080147ef 	.word	0x080147ef
 80147c4:	080147e7 	.word	0x080147e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80147c8:	f7fd fb02 	bl	8011dd0 <HAL_RCC_GetPCLK1Freq>
 80147cc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80147ce:	e014      	b.n	80147fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80147d0:	f7fd fb14 	bl	8011dfc <HAL_RCC_GetPCLK2Freq>
 80147d4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80147d6:	e010      	b.n	80147fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80147d8:	4b4e      	ldr	r3, [pc, #312]	; (8014914 <UART_SetConfig+0x5c0>)
 80147da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80147dc:	e00d      	b.n	80147fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80147de:	f7fd fa89 	bl	8011cf4 <HAL_RCC_GetSysClockFreq>
 80147e2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80147e4:	e009      	b.n	80147fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80147e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80147ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80147ec:	e005      	b.n	80147fa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80147ee:	2300      	movs	r3, #0
 80147f0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80147f2:	2301      	movs	r3, #1
 80147f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80147f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80147fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	f000 8090 	beq.w	8014922 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014802:	697b      	ldr	r3, [r7, #20]
 8014804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014806:	4a44      	ldr	r2, [pc, #272]	; (8014918 <UART_SetConfig+0x5c4>)
 8014808:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801480c:	461a      	mov	r2, r3
 801480e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014810:	fbb3 f3f2 	udiv	r3, r3, r2
 8014814:	005a      	lsls	r2, r3, #1
 8014816:	697b      	ldr	r3, [r7, #20]
 8014818:	685b      	ldr	r3, [r3, #4]
 801481a:	085b      	lsrs	r3, r3, #1
 801481c:	441a      	add	r2, r3
 801481e:	697b      	ldr	r3, [r7, #20]
 8014820:	685b      	ldr	r3, [r3, #4]
 8014822:	fbb2 f3f3 	udiv	r3, r2, r3
 8014826:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014828:	6a3b      	ldr	r3, [r7, #32]
 801482a:	2b0f      	cmp	r3, #15
 801482c:	d916      	bls.n	801485c <UART_SetConfig+0x508>
 801482e:	6a3b      	ldr	r3, [r7, #32]
 8014830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014834:	d212      	bcs.n	801485c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8014836:	6a3b      	ldr	r3, [r7, #32]
 8014838:	b29b      	uxth	r3, r3
 801483a:	f023 030f 	bic.w	r3, r3, #15
 801483e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8014840:	6a3b      	ldr	r3, [r7, #32]
 8014842:	085b      	lsrs	r3, r3, #1
 8014844:	b29b      	uxth	r3, r3
 8014846:	f003 0307 	and.w	r3, r3, #7
 801484a:	b29a      	uxth	r2, r3
 801484c:	8bfb      	ldrh	r3, [r7, #30]
 801484e:	4313      	orrs	r3, r2
 8014850:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8014852:	697b      	ldr	r3, [r7, #20]
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	8bfa      	ldrh	r2, [r7, #30]
 8014858:	60da      	str	r2, [r3, #12]
 801485a:	e062      	b.n	8014922 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 801485c:	2301      	movs	r3, #1
 801485e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8014862:	e05e      	b.n	8014922 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8014864:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8014868:	2b08      	cmp	r3, #8
 801486a:	d828      	bhi.n	80148be <UART_SetConfig+0x56a>
 801486c:	a201      	add	r2, pc, #4	; (adr r2, 8014874 <UART_SetConfig+0x520>)
 801486e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014872:	bf00      	nop
 8014874:	08014899 	.word	0x08014899
 8014878:	080148a1 	.word	0x080148a1
 801487c:	080148a9 	.word	0x080148a9
 8014880:	080148bf 	.word	0x080148bf
 8014884:	080148af 	.word	0x080148af
 8014888:	080148bf 	.word	0x080148bf
 801488c:	080148bf 	.word	0x080148bf
 8014890:	080148bf 	.word	0x080148bf
 8014894:	080148b7 	.word	0x080148b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014898:	f7fd fa9a 	bl	8011dd0 <HAL_RCC_GetPCLK1Freq>
 801489c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 801489e:	e014      	b.n	80148ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80148a0:	f7fd faac 	bl	8011dfc <HAL_RCC_GetPCLK2Freq>
 80148a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80148a6:	e010      	b.n	80148ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80148a8:	4b1a      	ldr	r3, [pc, #104]	; (8014914 <UART_SetConfig+0x5c0>)
 80148aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80148ac:	e00d      	b.n	80148ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80148ae:	f7fd fa21 	bl	8011cf4 <HAL_RCC_GetSysClockFreq>
 80148b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80148b4:	e009      	b.n	80148ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80148b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80148ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80148bc:	e005      	b.n	80148ca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80148be:	2300      	movs	r3, #0
 80148c0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80148c2:	2301      	movs	r3, #1
 80148c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80148c8:	bf00      	nop
    }

    if (pclk != 0U)
 80148ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d028      	beq.n	8014922 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80148d0:	697b      	ldr	r3, [r7, #20]
 80148d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148d4:	4a10      	ldr	r2, [pc, #64]	; (8014918 <UART_SetConfig+0x5c4>)
 80148d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80148da:	461a      	mov	r2, r3
 80148dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148de:	fbb3 f2f2 	udiv	r2, r3, r2
 80148e2:	697b      	ldr	r3, [r7, #20]
 80148e4:	685b      	ldr	r3, [r3, #4]
 80148e6:	085b      	lsrs	r3, r3, #1
 80148e8:	441a      	add	r2, r3
 80148ea:	697b      	ldr	r3, [r7, #20]
 80148ec:	685b      	ldr	r3, [r3, #4]
 80148ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80148f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80148f4:	6a3b      	ldr	r3, [r7, #32]
 80148f6:	2b0f      	cmp	r3, #15
 80148f8:	d910      	bls.n	801491c <UART_SetConfig+0x5c8>
 80148fa:	6a3b      	ldr	r3, [r7, #32]
 80148fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014900:	d20c      	bcs.n	801491c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014902:	6a3b      	ldr	r3, [r7, #32]
 8014904:	b29a      	uxth	r2, r3
 8014906:	697b      	ldr	r3, [r7, #20]
 8014908:	681b      	ldr	r3, [r3, #0]
 801490a:	60da      	str	r2, [r3, #12]
 801490c:	e009      	b.n	8014922 <UART_SetConfig+0x5ce>
 801490e:	bf00      	nop
 8014910:	40008000 	.word	0x40008000
 8014914:	00f42400 	.word	0x00f42400
 8014918:	08019200 	.word	0x08019200
      }
      else
      {
        ret = HAL_ERROR;
 801491c:	2301      	movs	r3, #1
 801491e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014922:	697b      	ldr	r3, [r7, #20]
 8014924:	2201      	movs	r2, #1
 8014926:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 801492a:	697b      	ldr	r3, [r7, #20]
 801492c:	2201      	movs	r2, #1
 801492e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014932:	697b      	ldr	r3, [r7, #20]
 8014934:	2200      	movs	r2, #0
 8014936:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8014938:	697b      	ldr	r3, [r7, #20]
 801493a:	2200      	movs	r2, #0
 801493c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 801493e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8014942:	4618      	mov	r0, r3
 8014944:	3730      	adds	r7, #48	; 0x30
 8014946:	46bd      	mov	sp, r7
 8014948:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0801494c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801494c:	b480      	push	{r7}
 801494e:	b083      	sub	sp, #12
 8014950:	af00      	add	r7, sp, #0
 8014952:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014958:	f003 0301 	and.w	r3, r3, #1
 801495c:	2b00      	cmp	r3, #0
 801495e:	d00a      	beq.n	8014976 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	681b      	ldr	r3, [r3, #0]
 8014964:	685b      	ldr	r3, [r3, #4]
 8014966:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801496a:	687b      	ldr	r3, [r7, #4]
 801496c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	681b      	ldr	r3, [r3, #0]
 8014972:	430a      	orrs	r2, r1
 8014974:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801497a:	f003 0302 	and.w	r3, r3, #2
 801497e:	2b00      	cmp	r3, #0
 8014980:	d00a      	beq.n	8014998 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	681b      	ldr	r3, [r3, #0]
 8014986:	685b      	ldr	r3, [r3, #4]
 8014988:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	681b      	ldr	r3, [r3, #0]
 8014994:	430a      	orrs	r2, r1
 8014996:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801499c:	f003 0304 	and.w	r3, r3, #4
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d00a      	beq.n	80149ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80149a4:	687b      	ldr	r3, [r7, #4]
 80149a6:	681b      	ldr	r3, [r3, #0]
 80149a8:	685b      	ldr	r3, [r3, #4]
 80149aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80149ae:	687b      	ldr	r3, [r7, #4]
 80149b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	430a      	orrs	r2, r1
 80149b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80149be:	f003 0308 	and.w	r3, r3, #8
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d00a      	beq.n	80149dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80149c6:	687b      	ldr	r3, [r7, #4]
 80149c8:	681b      	ldr	r3, [r3, #0]
 80149ca:	685b      	ldr	r3, [r3, #4]
 80149cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	681b      	ldr	r3, [r3, #0]
 80149d8:	430a      	orrs	r2, r1
 80149da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80149e0:	f003 0310 	and.w	r3, r3, #16
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	d00a      	beq.n	80149fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	681b      	ldr	r3, [r3, #0]
 80149ec:	689b      	ldr	r3, [r3, #8]
 80149ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	681b      	ldr	r3, [r3, #0]
 80149fa:	430a      	orrs	r2, r1
 80149fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a02:	f003 0320 	and.w	r3, r3, #32
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	d00a      	beq.n	8014a20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	689b      	ldr	r3, [r3, #8]
 8014a10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8014a18:	687b      	ldr	r3, [r7, #4]
 8014a1a:	681b      	ldr	r3, [r3, #0]
 8014a1c:	430a      	orrs	r2, r1
 8014a1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d01a      	beq.n	8014a62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	681b      	ldr	r3, [r3, #0]
 8014a30:	685b      	ldr	r3, [r3, #4]
 8014a32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	681b      	ldr	r3, [r3, #0]
 8014a3e:	430a      	orrs	r2, r1
 8014a40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014a46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014a4a:	d10a      	bne.n	8014a62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	681b      	ldr	r3, [r3, #0]
 8014a50:	685b      	ldr	r3, [r3, #4]
 8014a52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	681b      	ldr	r3, [r3, #0]
 8014a5e:	430a      	orrs	r2, r1
 8014a60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d00a      	beq.n	8014a84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8014a6e:	687b      	ldr	r3, [r7, #4]
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	685b      	ldr	r3, [r3, #4]
 8014a74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	681b      	ldr	r3, [r3, #0]
 8014a80:	430a      	orrs	r2, r1
 8014a82:	605a      	str	r2, [r3, #4]
  }
}
 8014a84:	bf00      	nop
 8014a86:	370c      	adds	r7, #12
 8014a88:	46bd      	mov	sp, r7
 8014a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a8e:	4770      	bx	lr

08014a90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8014a90:	b580      	push	{r7, lr}
 8014a92:	b086      	sub	sp, #24
 8014a94:	af02      	add	r7, sp, #8
 8014a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	2200      	movs	r2, #0
 8014a9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8014aa0:	f7f9 fe12 	bl	800e6c8 <HAL_GetTick>
 8014aa4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	681b      	ldr	r3, [r3, #0]
 8014aac:	f003 0308 	and.w	r3, r3, #8
 8014ab0:	2b08      	cmp	r3, #8
 8014ab2:	d10e      	bne.n	8014ad2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014ab4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8014ab8:	9300      	str	r3, [sp, #0]
 8014aba:	68fb      	ldr	r3, [r7, #12]
 8014abc:	2200      	movs	r2, #0
 8014abe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014ac2:	6878      	ldr	r0, [r7, #4]
 8014ac4:	f000 f82f 	bl	8014b26 <UART_WaitOnFlagUntilTimeout>
 8014ac8:	4603      	mov	r3, r0
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	d001      	beq.n	8014ad2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014ace:	2303      	movs	r3, #3
 8014ad0:	e025      	b.n	8014b1e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	681b      	ldr	r3, [r3, #0]
 8014ad6:	681b      	ldr	r3, [r3, #0]
 8014ad8:	f003 0304 	and.w	r3, r3, #4
 8014adc:	2b04      	cmp	r3, #4
 8014ade:	d10e      	bne.n	8014afe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014ae0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8014ae4:	9300      	str	r3, [sp, #0]
 8014ae6:	68fb      	ldr	r3, [r7, #12]
 8014ae8:	2200      	movs	r2, #0
 8014aea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8014aee:	6878      	ldr	r0, [r7, #4]
 8014af0:	f000 f819 	bl	8014b26 <UART_WaitOnFlagUntilTimeout>
 8014af4:	4603      	mov	r3, r0
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d001      	beq.n	8014afe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014afa:	2303      	movs	r3, #3
 8014afc:	e00f      	b.n	8014b1e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	2220      	movs	r2, #32
 8014b02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	2220      	movs	r2, #32
 8014b0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	2200      	movs	r2, #0
 8014b12:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	2200      	movs	r2, #0
 8014b18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8014b1c:	2300      	movs	r3, #0
}
 8014b1e:	4618      	mov	r0, r3
 8014b20:	3710      	adds	r7, #16
 8014b22:	46bd      	mov	sp, r7
 8014b24:	bd80      	pop	{r7, pc}

08014b26 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014b26:	b580      	push	{r7, lr}
 8014b28:	b09c      	sub	sp, #112	; 0x70
 8014b2a:	af00      	add	r7, sp, #0
 8014b2c:	60f8      	str	r0, [r7, #12]
 8014b2e:	60b9      	str	r1, [r7, #8]
 8014b30:	603b      	str	r3, [r7, #0]
 8014b32:	4613      	mov	r3, r2
 8014b34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014b36:	e0a9      	b.n	8014c8c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014b38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b3e:	f000 80a5 	beq.w	8014c8c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8014b42:	f7f9 fdc1 	bl	800e6c8 <HAL_GetTick>
 8014b46:	4602      	mov	r2, r0
 8014b48:	683b      	ldr	r3, [r7, #0]
 8014b4a:	1ad3      	subs	r3, r2, r3
 8014b4c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8014b4e:	429a      	cmp	r2, r3
 8014b50:	d302      	bcc.n	8014b58 <UART_WaitOnFlagUntilTimeout+0x32>
 8014b52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d140      	bne.n	8014bda <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8014b58:	68fb      	ldr	r3, [r7, #12]
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014b5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014b60:	e853 3f00 	ldrex	r3, [r3]
 8014b64:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8014b66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014b68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8014b6c:	667b      	str	r3, [r7, #100]	; 0x64
 8014b6e:	68fb      	ldr	r3, [r7, #12]
 8014b70:	681b      	ldr	r3, [r3, #0]
 8014b72:	461a      	mov	r2, r3
 8014b74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8014b76:	65fb      	str	r3, [r7, #92]	; 0x5c
 8014b78:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014b7a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014b7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8014b7e:	e841 2300 	strex	r3, r2, [r1]
 8014b82:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8014b84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d1e6      	bne.n	8014b58 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014b8a:	68fb      	ldr	r3, [r7, #12]
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	3308      	adds	r3, #8
 8014b90:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014b92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014b94:	e853 3f00 	ldrex	r3, [r3]
 8014b98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8014b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b9c:	f023 0301 	bic.w	r3, r3, #1
 8014ba0:	663b      	str	r3, [r7, #96]	; 0x60
 8014ba2:	68fb      	ldr	r3, [r7, #12]
 8014ba4:	681b      	ldr	r3, [r3, #0]
 8014ba6:	3308      	adds	r3, #8
 8014ba8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8014baa:	64ba      	str	r2, [r7, #72]	; 0x48
 8014bac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014bae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014bb0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014bb2:	e841 2300 	strex	r3, r2, [r1]
 8014bb6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8014bb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	d1e5      	bne.n	8014b8a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8014bbe:	68fb      	ldr	r3, [r7, #12]
 8014bc0:	2220      	movs	r2, #32
 8014bc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8014bc6:	68fb      	ldr	r3, [r7, #12]
 8014bc8:	2220      	movs	r2, #32
 8014bca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8014bce:	68fb      	ldr	r3, [r7, #12]
 8014bd0:	2200      	movs	r2, #0
 8014bd2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8014bd6:	2303      	movs	r3, #3
 8014bd8:	e069      	b.n	8014cae <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8014bda:	68fb      	ldr	r3, [r7, #12]
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	f003 0304 	and.w	r3, r3, #4
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	d051      	beq.n	8014c8c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8014be8:	68fb      	ldr	r3, [r7, #12]
 8014bea:	681b      	ldr	r3, [r3, #0]
 8014bec:	69db      	ldr	r3, [r3, #28]
 8014bee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014bf2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8014bf6:	d149      	bne.n	8014c8c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8014bf8:	68fb      	ldr	r3, [r7, #12]
 8014bfa:	681b      	ldr	r3, [r3, #0]
 8014bfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014c00:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	681b      	ldr	r3, [r3, #0]
 8014c06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c0a:	e853 3f00 	ldrex	r3, [r3]
 8014c0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8014c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c12:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8014c16:	66fb      	str	r3, [r7, #108]	; 0x6c
 8014c18:	68fb      	ldr	r3, [r7, #12]
 8014c1a:	681b      	ldr	r3, [r3, #0]
 8014c1c:	461a      	mov	r2, r3
 8014c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8014c20:	637b      	str	r3, [r7, #52]	; 0x34
 8014c22:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014c26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014c28:	e841 2300 	strex	r3, r2, [r1]
 8014c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8014c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d1e6      	bne.n	8014c02 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014c34:	68fb      	ldr	r3, [r7, #12]
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	3308      	adds	r3, #8
 8014c3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c3c:	697b      	ldr	r3, [r7, #20]
 8014c3e:	e853 3f00 	ldrex	r3, [r3]
 8014c42:	613b      	str	r3, [r7, #16]
   return(result);
 8014c44:	693b      	ldr	r3, [r7, #16]
 8014c46:	f023 0301 	bic.w	r3, r3, #1
 8014c4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8014c4c:	68fb      	ldr	r3, [r7, #12]
 8014c4e:	681b      	ldr	r3, [r3, #0]
 8014c50:	3308      	adds	r3, #8
 8014c52:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8014c54:	623a      	str	r2, [r7, #32]
 8014c56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c58:	69f9      	ldr	r1, [r7, #28]
 8014c5a:	6a3a      	ldr	r2, [r7, #32]
 8014c5c:	e841 2300 	strex	r3, r2, [r1]
 8014c60:	61bb      	str	r3, [r7, #24]
   return(result);
 8014c62:	69bb      	ldr	r3, [r7, #24]
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d1e5      	bne.n	8014c34 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8014c68:	68fb      	ldr	r3, [r7, #12]
 8014c6a:	2220      	movs	r2, #32
 8014c6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	2220      	movs	r2, #32
 8014c74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8014c78:	68fb      	ldr	r3, [r7, #12]
 8014c7a:	2220      	movs	r2, #32
 8014c7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014c80:	68fb      	ldr	r3, [r7, #12]
 8014c82:	2200      	movs	r2, #0
 8014c84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8014c88:	2303      	movs	r3, #3
 8014c8a:	e010      	b.n	8014cae <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014c8c:	68fb      	ldr	r3, [r7, #12]
 8014c8e:	681b      	ldr	r3, [r3, #0]
 8014c90:	69da      	ldr	r2, [r3, #28]
 8014c92:	68bb      	ldr	r3, [r7, #8]
 8014c94:	4013      	ands	r3, r2
 8014c96:	68ba      	ldr	r2, [r7, #8]
 8014c98:	429a      	cmp	r2, r3
 8014c9a:	bf0c      	ite	eq
 8014c9c:	2301      	moveq	r3, #1
 8014c9e:	2300      	movne	r3, #0
 8014ca0:	b2db      	uxtb	r3, r3
 8014ca2:	461a      	mov	r2, r3
 8014ca4:	79fb      	ldrb	r3, [r7, #7]
 8014ca6:	429a      	cmp	r2, r3
 8014ca8:	f43f af46 	beq.w	8014b38 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014cac:	2300      	movs	r3, #0
}
 8014cae:	4618      	mov	r0, r3
 8014cb0:	3770      	adds	r7, #112	; 0x70
 8014cb2:	46bd      	mov	sp, r7
 8014cb4:	bd80      	pop	{r7, pc}
	...

08014cb8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014cb8:	b480      	push	{r7}
 8014cba:	b0a3      	sub	sp, #140	; 0x8c
 8014cbc:	af00      	add	r7, sp, #0
 8014cbe:	60f8      	str	r0, [r7, #12]
 8014cc0:	60b9      	str	r1, [r7, #8]
 8014cc2:	4613      	mov	r3, r2
 8014cc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8014cc6:	68fb      	ldr	r3, [r7, #12]
 8014cc8:	68ba      	ldr	r2, [r7, #8]
 8014cca:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8014ccc:	68fb      	ldr	r3, [r7, #12]
 8014cce:	88fa      	ldrh	r2, [r7, #6]
 8014cd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	88fa      	ldrh	r2, [r7, #6]
 8014cd8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	2200      	movs	r2, #0
 8014ce0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8014ce2:	68fb      	ldr	r3, [r7, #12]
 8014ce4:	689b      	ldr	r3, [r3, #8]
 8014ce6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014cea:	d10e      	bne.n	8014d0a <UART_Start_Receive_IT+0x52>
 8014cec:	68fb      	ldr	r3, [r7, #12]
 8014cee:	691b      	ldr	r3, [r3, #16]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d105      	bne.n	8014d00 <UART_Start_Receive_IT+0x48>
 8014cf4:	68fb      	ldr	r3, [r7, #12]
 8014cf6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8014cfa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014cfe:	e02d      	b.n	8014d5c <UART_Start_Receive_IT+0xa4>
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	22ff      	movs	r2, #255	; 0xff
 8014d04:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014d08:	e028      	b.n	8014d5c <UART_Start_Receive_IT+0xa4>
 8014d0a:	68fb      	ldr	r3, [r7, #12]
 8014d0c:	689b      	ldr	r3, [r3, #8]
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d10d      	bne.n	8014d2e <UART_Start_Receive_IT+0x76>
 8014d12:	68fb      	ldr	r3, [r7, #12]
 8014d14:	691b      	ldr	r3, [r3, #16]
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d104      	bne.n	8014d24 <UART_Start_Receive_IT+0x6c>
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	22ff      	movs	r2, #255	; 0xff
 8014d1e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014d22:	e01b      	b.n	8014d5c <UART_Start_Receive_IT+0xa4>
 8014d24:	68fb      	ldr	r3, [r7, #12]
 8014d26:	227f      	movs	r2, #127	; 0x7f
 8014d28:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014d2c:	e016      	b.n	8014d5c <UART_Start_Receive_IT+0xa4>
 8014d2e:	68fb      	ldr	r3, [r7, #12]
 8014d30:	689b      	ldr	r3, [r3, #8]
 8014d32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8014d36:	d10d      	bne.n	8014d54 <UART_Start_Receive_IT+0x9c>
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	691b      	ldr	r3, [r3, #16]
 8014d3c:	2b00      	cmp	r3, #0
 8014d3e:	d104      	bne.n	8014d4a <UART_Start_Receive_IT+0x92>
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	227f      	movs	r2, #127	; 0x7f
 8014d44:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014d48:	e008      	b.n	8014d5c <UART_Start_Receive_IT+0xa4>
 8014d4a:	68fb      	ldr	r3, [r7, #12]
 8014d4c:	223f      	movs	r2, #63	; 0x3f
 8014d4e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014d52:	e003      	b.n	8014d5c <UART_Start_Receive_IT+0xa4>
 8014d54:	68fb      	ldr	r3, [r7, #12]
 8014d56:	2200      	movs	r2, #0
 8014d58:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014d5c:	68fb      	ldr	r3, [r7, #12]
 8014d5e:	2200      	movs	r2, #0
 8014d60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014d64:	68fb      	ldr	r3, [r7, #12]
 8014d66:	2222      	movs	r2, #34	; 0x22
 8014d68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014d6c:	68fb      	ldr	r3, [r7, #12]
 8014d6e:	681b      	ldr	r3, [r3, #0]
 8014d70:	3308      	adds	r3, #8
 8014d72:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8014d76:	e853 3f00 	ldrex	r3, [r3]
 8014d7a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8014d7c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8014d7e:	f043 0301 	orr.w	r3, r3, #1
 8014d82:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	681b      	ldr	r3, [r3, #0]
 8014d8a:	3308      	adds	r3, #8
 8014d8c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8014d90:	673a      	str	r2, [r7, #112]	; 0x70
 8014d92:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d94:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8014d96:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8014d98:	e841 2300 	strex	r3, r2, [r1]
 8014d9c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8014d9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d1e3      	bne.n	8014d6c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8014da4:	68fb      	ldr	r3, [r7, #12]
 8014da6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8014da8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8014dac:	d153      	bne.n	8014e56 <UART_Start_Receive_IT+0x19e>
 8014dae:	68fb      	ldr	r3, [r7, #12]
 8014db0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8014db4:	88fa      	ldrh	r2, [r7, #6]
 8014db6:	429a      	cmp	r2, r3
 8014db8:	d34d      	bcc.n	8014e56 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	689b      	ldr	r3, [r3, #8]
 8014dbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014dc2:	d107      	bne.n	8014dd4 <UART_Start_Receive_IT+0x11c>
 8014dc4:	68fb      	ldr	r3, [r7, #12]
 8014dc6:	691b      	ldr	r3, [r3, #16]
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	d103      	bne.n	8014dd4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	4a4b      	ldr	r2, [pc, #300]	; (8014efc <UART_Start_Receive_IT+0x244>)
 8014dd0:	671a      	str	r2, [r3, #112]	; 0x70
 8014dd2:	e002      	b.n	8014dda <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8014dd4:	68fb      	ldr	r3, [r7, #12]
 8014dd6:	4a4a      	ldr	r2, [pc, #296]	; (8014f00 <UART_Start_Receive_IT+0x248>)
 8014dd8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	2200      	movs	r2, #0
 8014dde:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8014de2:	68fb      	ldr	r3, [r7, #12]
 8014de4:	691b      	ldr	r3, [r3, #16]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d01a      	beq.n	8014e20 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014dea:	68fb      	ldr	r3, [r7, #12]
 8014dec:	681b      	ldr	r3, [r3, #0]
 8014dee:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014df0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014df2:	e853 3f00 	ldrex	r3, [r3]
 8014df6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8014df8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014dfe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	461a      	mov	r2, r3
 8014e08:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8014e0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8014e0e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e10:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014e12:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8014e14:	e841 2300 	strex	r3, r2, [r1]
 8014e18:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8014e1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d1e4      	bne.n	8014dea <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8014e20:	68fb      	ldr	r3, [r7, #12]
 8014e22:	681b      	ldr	r3, [r3, #0]
 8014e24:	3308      	adds	r3, #8
 8014e26:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014e2a:	e853 3f00 	ldrex	r3, [r3]
 8014e2e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8014e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014e36:	67fb      	str	r3, [r7, #124]	; 0x7c
 8014e38:	68fb      	ldr	r3, [r7, #12]
 8014e3a:	681b      	ldr	r3, [r3, #0]
 8014e3c:	3308      	adds	r3, #8
 8014e3e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8014e40:	64ba      	str	r2, [r7, #72]	; 0x48
 8014e42:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e44:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014e46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014e48:	e841 2300 	strex	r3, r2, [r1]
 8014e4c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8014e4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d1e5      	bne.n	8014e20 <UART_Start_Receive_IT+0x168>
 8014e54:	e04a      	b.n	8014eec <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014e56:	68fb      	ldr	r3, [r7, #12]
 8014e58:	689b      	ldr	r3, [r3, #8]
 8014e5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014e5e:	d107      	bne.n	8014e70 <UART_Start_Receive_IT+0x1b8>
 8014e60:	68fb      	ldr	r3, [r7, #12]
 8014e62:	691b      	ldr	r3, [r3, #16]
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d103      	bne.n	8014e70 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8014e68:	68fb      	ldr	r3, [r7, #12]
 8014e6a:	4a26      	ldr	r2, [pc, #152]	; (8014f04 <UART_Start_Receive_IT+0x24c>)
 8014e6c:	671a      	str	r2, [r3, #112]	; 0x70
 8014e6e:	e002      	b.n	8014e76 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8014e70:	68fb      	ldr	r3, [r7, #12]
 8014e72:	4a25      	ldr	r2, [pc, #148]	; (8014f08 <UART_Start_Receive_IT+0x250>)
 8014e74:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8014e76:	68fb      	ldr	r3, [r7, #12]
 8014e78:	2200      	movs	r2, #0
 8014e7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	691b      	ldr	r3, [r3, #16]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d019      	beq.n	8014eba <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8014e86:	68fb      	ldr	r3, [r7, #12]
 8014e88:	681b      	ldr	r3, [r3, #0]
 8014e8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014e8e:	e853 3f00 	ldrex	r3, [r3]
 8014e92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8014e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e96:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8014e9a:	677b      	str	r3, [r7, #116]	; 0x74
 8014e9c:	68fb      	ldr	r3, [r7, #12]
 8014e9e:	681b      	ldr	r3, [r3, #0]
 8014ea0:	461a      	mov	r2, r3
 8014ea2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014ea4:	637b      	str	r3, [r7, #52]	; 0x34
 8014ea6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ea8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014eaa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014eac:	e841 2300 	strex	r3, r2, [r1]
 8014eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8014eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014eb4:	2b00      	cmp	r3, #0
 8014eb6:	d1e6      	bne.n	8014e86 <UART_Start_Receive_IT+0x1ce>
 8014eb8:	e018      	b.n	8014eec <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014ec0:	697b      	ldr	r3, [r7, #20]
 8014ec2:	e853 3f00 	ldrex	r3, [r3]
 8014ec6:	613b      	str	r3, [r7, #16]
   return(result);
 8014ec8:	693b      	ldr	r3, [r7, #16]
 8014eca:	f043 0320 	orr.w	r3, r3, #32
 8014ece:	67bb      	str	r3, [r7, #120]	; 0x78
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	461a      	mov	r2, r3
 8014ed6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014ed8:	623b      	str	r3, [r7, #32]
 8014eda:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014edc:	69f9      	ldr	r1, [r7, #28]
 8014ede:	6a3a      	ldr	r2, [r7, #32]
 8014ee0:	e841 2300 	strex	r3, r2, [r1]
 8014ee4:	61bb      	str	r3, [r7, #24]
   return(result);
 8014ee6:	69bb      	ldr	r3, [r7, #24]
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d1e6      	bne.n	8014eba <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8014eec:	2300      	movs	r3, #0
}
 8014eee:	4618      	mov	r0, r3
 8014ef0:	378c      	adds	r7, #140	; 0x8c
 8014ef2:	46bd      	mov	sp, r7
 8014ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ef8:	4770      	bx	lr
 8014efa:	bf00      	nop
 8014efc:	08015615 	.word	0x08015615
 8014f00:	0801531d 	.word	0x0801531d
 8014f04:	080151bb 	.word	0x080151bb
 8014f08:	0801505b 	.word	0x0801505b

08014f0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8014f0c:	b480      	push	{r7}
 8014f0e:	b095      	sub	sp, #84	; 0x54
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	681b      	ldr	r3, [r3, #0]
 8014f18:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014f1c:	e853 3f00 	ldrex	r3, [r3]
 8014f20:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8014f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f24:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8014f28:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	681b      	ldr	r3, [r3, #0]
 8014f2e:	461a      	mov	r2, r3
 8014f30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014f32:	643b      	str	r3, [r7, #64]	; 0x40
 8014f34:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014f36:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014f38:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8014f3a:	e841 2300 	strex	r3, r2, [r1]
 8014f3e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8014f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d1e6      	bne.n	8014f14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	3308      	adds	r3, #8
 8014f4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f4e:	6a3b      	ldr	r3, [r7, #32]
 8014f50:	e853 3f00 	ldrex	r3, [r3]
 8014f54:	61fb      	str	r3, [r7, #28]
   return(result);
 8014f56:	69fb      	ldr	r3, [r7, #28]
 8014f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8014f5c:	f023 0301 	bic.w	r3, r3, #1
 8014f60:	64bb      	str	r3, [r7, #72]	; 0x48
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	681b      	ldr	r3, [r3, #0]
 8014f66:	3308      	adds	r3, #8
 8014f68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014f6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8014f6c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014f6e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8014f70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014f72:	e841 2300 	strex	r3, r2, [r1]
 8014f76:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8014f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d1e3      	bne.n	8014f46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014f82:	2b01      	cmp	r3, #1
 8014f84:	d118      	bne.n	8014fb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	681b      	ldr	r3, [r3, #0]
 8014f8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f8c:	68fb      	ldr	r3, [r7, #12]
 8014f8e:	e853 3f00 	ldrex	r3, [r3]
 8014f92:	60bb      	str	r3, [r7, #8]
   return(result);
 8014f94:	68bb      	ldr	r3, [r7, #8]
 8014f96:	f023 0310 	bic.w	r3, r3, #16
 8014f9a:	647b      	str	r3, [r7, #68]	; 0x44
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	681b      	ldr	r3, [r3, #0]
 8014fa0:	461a      	mov	r2, r3
 8014fa2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014fa4:	61bb      	str	r3, [r7, #24]
 8014fa6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014fa8:	6979      	ldr	r1, [r7, #20]
 8014faa:	69ba      	ldr	r2, [r7, #24]
 8014fac:	e841 2300 	strex	r3, r2, [r1]
 8014fb0:	613b      	str	r3, [r7, #16]
   return(result);
 8014fb2:	693b      	ldr	r3, [r7, #16]
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d1e6      	bne.n	8014f86 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	2220      	movs	r2, #32
 8014fbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	2200      	movs	r2, #0
 8014fc4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	2200      	movs	r2, #0
 8014fca:	671a      	str	r2, [r3, #112]	; 0x70
}
 8014fcc:	bf00      	nop
 8014fce:	3754      	adds	r7, #84	; 0x54
 8014fd0:	46bd      	mov	sp, r7
 8014fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fd6:	4770      	bx	lr

08014fd8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014fd8:	b580      	push	{r7, lr}
 8014fda:	b084      	sub	sp, #16
 8014fdc:	af00      	add	r7, sp, #0
 8014fde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014fe4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8014fe6:	68fb      	ldr	r3, [r7, #12]
 8014fe8:	2200      	movs	r2, #0
 8014fea:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8014fee:	68fb      	ldr	r3, [r7, #12]
 8014ff0:	2200      	movs	r2, #0
 8014ff2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014ff6:	68f8      	ldr	r0, [r7, #12]
 8014ff8:	f7ff f996 	bl	8014328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014ffc:	bf00      	nop
 8014ffe:	3710      	adds	r7, #16
 8015000:	46bd      	mov	sp, r7
 8015002:	bd80      	pop	{r7, pc}

08015004 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8015004:	b580      	push	{r7, lr}
 8015006:	b088      	sub	sp, #32
 8015008:	af00      	add	r7, sp, #0
 801500a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	681b      	ldr	r3, [r3, #0]
 8015010:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015012:	68fb      	ldr	r3, [r7, #12]
 8015014:	e853 3f00 	ldrex	r3, [r3]
 8015018:	60bb      	str	r3, [r7, #8]
   return(result);
 801501a:	68bb      	ldr	r3, [r7, #8]
 801501c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8015020:	61fb      	str	r3, [r7, #28]
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	461a      	mov	r2, r3
 8015028:	69fb      	ldr	r3, [r7, #28]
 801502a:	61bb      	str	r3, [r7, #24]
 801502c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801502e:	6979      	ldr	r1, [r7, #20]
 8015030:	69ba      	ldr	r2, [r7, #24]
 8015032:	e841 2300 	strex	r3, r2, [r1]
 8015036:	613b      	str	r3, [r7, #16]
   return(result);
 8015038:	693b      	ldr	r3, [r7, #16]
 801503a:	2b00      	cmp	r3, #0
 801503c:	d1e6      	bne.n	801500c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	2220      	movs	r2, #32
 8015042:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	2200      	movs	r2, #0
 801504a:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801504c:	6878      	ldr	r0, [r7, #4]
 801504e:	f7ff f957 	bl	8014300 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8015052:	bf00      	nop
 8015054:	3720      	adds	r7, #32
 8015056:	46bd      	mov	sp, r7
 8015058:	bd80      	pop	{r7, pc}

0801505a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 801505a:	b580      	push	{r7, lr}
 801505c:	b096      	sub	sp, #88	; 0x58
 801505e:	af00      	add	r7, sp, #0
 8015060:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8015062:	687b      	ldr	r3, [r7, #4]
 8015064:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015068:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015072:	2b22      	cmp	r3, #34	; 0x22
 8015074:	f040 8095 	bne.w	80151a2 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801507e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8015082:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8015086:	b2d9      	uxtb	r1, r3
 8015088:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 801508c:	b2da      	uxtb	r2, r3
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015092:	400a      	ands	r2, r1
 8015094:	b2d2      	uxtb	r2, r2
 8015096:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8015098:	687b      	ldr	r3, [r7, #4]
 801509a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801509c:	1c5a      	adds	r2, r3, #1
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80150a8:	b29b      	uxth	r3, r3
 80150aa:	3b01      	subs	r3, #1
 80150ac:	b29a      	uxth	r2, r3
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80150ba:	b29b      	uxth	r3, r3
 80150bc:	2b00      	cmp	r3, #0
 80150be:	d178      	bne.n	80151b2 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	681b      	ldr	r3, [r3, #0]
 80150c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150c8:	e853 3f00 	ldrex	r3, [r3]
 80150cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80150ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80150d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80150d4:	653b      	str	r3, [r7, #80]	; 0x50
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	461a      	mov	r2, r3
 80150dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150de:	647b      	str	r3, [r7, #68]	; 0x44
 80150e0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80150e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80150e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80150e6:	e841 2300 	strex	r3, r2, [r1]
 80150ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80150ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	d1e6      	bne.n	80150c0 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	681b      	ldr	r3, [r3, #0]
 80150f6:	3308      	adds	r3, #8
 80150f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80150fc:	e853 3f00 	ldrex	r3, [r3]
 8015100:	623b      	str	r3, [r7, #32]
   return(result);
 8015102:	6a3b      	ldr	r3, [r7, #32]
 8015104:	f023 0301 	bic.w	r3, r3, #1
 8015108:	64fb      	str	r3, [r7, #76]	; 0x4c
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	3308      	adds	r3, #8
 8015110:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015112:	633a      	str	r2, [r7, #48]	; 0x30
 8015114:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015116:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015118:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801511a:	e841 2300 	strex	r3, r2, [r1]
 801511e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8015120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015122:	2b00      	cmp	r3, #0
 8015124:	d1e5      	bne.n	80150f2 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	2220      	movs	r2, #32
 801512a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	2200      	movs	r2, #0
 8015132:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015138:	2b01      	cmp	r3, #1
 801513a:	d12e      	bne.n	801519a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801513c:	687b      	ldr	r3, [r7, #4]
 801513e:	2200      	movs	r2, #0
 8015140:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	681b      	ldr	r3, [r3, #0]
 8015146:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015148:	693b      	ldr	r3, [r7, #16]
 801514a:	e853 3f00 	ldrex	r3, [r3]
 801514e:	60fb      	str	r3, [r7, #12]
   return(result);
 8015150:	68fb      	ldr	r3, [r7, #12]
 8015152:	f023 0310 	bic.w	r3, r3, #16
 8015156:	64bb      	str	r3, [r7, #72]	; 0x48
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	681b      	ldr	r3, [r3, #0]
 801515c:	461a      	mov	r2, r3
 801515e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015160:	61fb      	str	r3, [r7, #28]
 8015162:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015164:	69b9      	ldr	r1, [r7, #24]
 8015166:	69fa      	ldr	r2, [r7, #28]
 8015168:	e841 2300 	strex	r3, r2, [r1]
 801516c:	617b      	str	r3, [r7, #20]
   return(result);
 801516e:	697b      	ldr	r3, [r7, #20]
 8015170:	2b00      	cmp	r3, #0
 8015172:	d1e6      	bne.n	8015142 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	681b      	ldr	r3, [r3, #0]
 8015178:	69db      	ldr	r3, [r3, #28]
 801517a:	f003 0310 	and.w	r3, r3, #16
 801517e:	2b10      	cmp	r3, #16
 8015180:	d103      	bne.n	801518a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015182:	687b      	ldr	r3, [r7, #4]
 8015184:	681b      	ldr	r3, [r3, #0]
 8015186:	2210      	movs	r2, #16
 8015188:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8015190:	4619      	mov	r1, r3
 8015192:	6878      	ldr	r0, [r7, #4]
 8015194:	f7ff f8d2 	bl	801433c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015198:	e00b      	b.n	80151b2 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 801519a:	6878      	ldr	r0, [r7, #4]
 801519c:	f7ff f8ba 	bl	8014314 <HAL_UART_RxCpltCallback>
}
 80151a0:	e007      	b.n	80151b2 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80151a2:	687b      	ldr	r3, [r7, #4]
 80151a4:	681b      	ldr	r3, [r3, #0]
 80151a6:	699a      	ldr	r2, [r3, #24]
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	681b      	ldr	r3, [r3, #0]
 80151ac:	f042 0208 	orr.w	r2, r2, #8
 80151b0:	619a      	str	r2, [r3, #24]
}
 80151b2:	bf00      	nop
 80151b4:	3758      	adds	r7, #88	; 0x58
 80151b6:	46bd      	mov	sp, r7
 80151b8:	bd80      	pop	{r7, pc}

080151ba <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80151ba:	b580      	push	{r7, lr}
 80151bc:	b096      	sub	sp, #88	; 0x58
 80151be:	af00      	add	r7, sp, #0
 80151c0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80151c8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80151d2:	2b22      	cmp	r3, #34	; 0x22
 80151d4:	f040 8095 	bne.w	8015302 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	681b      	ldr	r3, [r3, #0]
 80151dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80151de:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80151e6:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80151e8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80151ec:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80151f0:	4013      	ands	r3, r2
 80151f2:	b29a      	uxth	r2, r3
 80151f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80151f6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80151fc:	1c9a      	adds	r2, r3, #2
 80151fe:	687b      	ldr	r3, [r7, #4]
 8015200:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8015208:	b29b      	uxth	r3, r3
 801520a:	3b01      	subs	r3, #1
 801520c:	b29a      	uxth	r2, r3
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801521a:	b29b      	uxth	r3, r3
 801521c:	2b00      	cmp	r3, #0
 801521e:	d178      	bne.n	8015312 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	681b      	ldr	r3, [r3, #0]
 8015224:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015228:	e853 3f00 	ldrex	r3, [r3]
 801522c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801522e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015230:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8015234:	64fb      	str	r3, [r7, #76]	; 0x4c
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	681b      	ldr	r3, [r3, #0]
 801523a:	461a      	mov	r2, r3
 801523c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801523e:	643b      	str	r3, [r7, #64]	; 0x40
 8015240:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015242:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8015244:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8015246:	e841 2300 	strex	r3, r2, [r1]
 801524a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801524c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801524e:	2b00      	cmp	r3, #0
 8015250:	d1e6      	bne.n	8015220 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	3308      	adds	r3, #8
 8015258:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801525a:	6a3b      	ldr	r3, [r7, #32]
 801525c:	e853 3f00 	ldrex	r3, [r3]
 8015260:	61fb      	str	r3, [r7, #28]
   return(result);
 8015262:	69fb      	ldr	r3, [r7, #28]
 8015264:	f023 0301 	bic.w	r3, r3, #1
 8015268:	64bb      	str	r3, [r7, #72]	; 0x48
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	681b      	ldr	r3, [r3, #0]
 801526e:	3308      	adds	r3, #8
 8015270:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8015272:	62fa      	str	r2, [r7, #44]	; 0x2c
 8015274:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015276:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8015278:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801527a:	e841 2300 	strex	r3, r2, [r1]
 801527e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8015280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015282:	2b00      	cmp	r3, #0
 8015284:	d1e5      	bne.n	8015252 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	2220      	movs	r2, #32
 801528a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	2200      	movs	r2, #0
 8015292:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015298:	2b01      	cmp	r3, #1
 801529a:	d12e      	bne.n	80152fa <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	2200      	movs	r2, #0
 80152a0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80152a8:	68fb      	ldr	r3, [r7, #12]
 80152aa:	e853 3f00 	ldrex	r3, [r3]
 80152ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80152b0:	68bb      	ldr	r3, [r7, #8]
 80152b2:	f023 0310 	bic.w	r3, r3, #16
 80152b6:	647b      	str	r3, [r7, #68]	; 0x44
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	681b      	ldr	r3, [r3, #0]
 80152bc:	461a      	mov	r2, r3
 80152be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80152c0:	61bb      	str	r3, [r7, #24]
 80152c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80152c4:	6979      	ldr	r1, [r7, #20]
 80152c6:	69ba      	ldr	r2, [r7, #24]
 80152c8:	e841 2300 	strex	r3, r2, [r1]
 80152cc:	613b      	str	r3, [r7, #16]
   return(result);
 80152ce:	693b      	ldr	r3, [r7, #16]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d1e6      	bne.n	80152a2 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	681b      	ldr	r3, [r3, #0]
 80152d8:	69db      	ldr	r3, [r3, #28]
 80152da:	f003 0310 	and.w	r3, r3, #16
 80152de:	2b10      	cmp	r3, #16
 80152e0:	d103      	bne.n	80152ea <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	681b      	ldr	r3, [r3, #0]
 80152e6:	2210      	movs	r2, #16
 80152e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80152f0:	4619      	mov	r1, r3
 80152f2:	6878      	ldr	r0, [r7, #4]
 80152f4:	f7ff f822 	bl	801433c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80152f8:	e00b      	b.n	8015312 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80152fa:	6878      	ldr	r0, [r7, #4]
 80152fc:	f7ff f80a 	bl	8014314 <HAL_UART_RxCpltCallback>
}
 8015300:	e007      	b.n	8015312 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	681b      	ldr	r3, [r3, #0]
 8015306:	699a      	ldr	r2, [r3, #24]
 8015308:	687b      	ldr	r3, [r7, #4]
 801530a:	681b      	ldr	r3, [r3, #0]
 801530c:	f042 0208 	orr.w	r2, r2, #8
 8015310:	619a      	str	r2, [r3, #24]
}
 8015312:	bf00      	nop
 8015314:	3758      	adds	r7, #88	; 0x58
 8015316:	46bd      	mov	sp, r7
 8015318:	bd80      	pop	{r7, pc}
	...

0801531c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801531c:	b580      	push	{r7, lr}
 801531e:	b0a6      	sub	sp, #152	; 0x98
 8015320:	af00      	add	r7, sp, #0
 8015322:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801532a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	681b      	ldr	r3, [r3, #0]
 8015332:	69db      	ldr	r3, [r3, #28]
 8015334:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	681b      	ldr	r3, [r3, #0]
 801533c:	681b      	ldr	r3, [r3, #0]
 801533e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8015342:	687b      	ldr	r3, [r7, #4]
 8015344:	681b      	ldr	r3, [r3, #0]
 8015346:	689b      	ldr	r3, [r3, #8]
 8015348:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801534c:	687b      	ldr	r3, [r7, #4]
 801534e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015352:	2b22      	cmp	r3, #34	; 0x22
 8015354:	f040 814f 	bne.w	80155f6 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015358:	687b      	ldr	r3, [r7, #4]
 801535a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801535e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015362:	e0f6      	b.n	8015552 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801536a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801536e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8015372:	b2d9      	uxtb	r1, r3
 8015374:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8015378:	b2da      	uxtb	r2, r3
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801537e:	400a      	ands	r2, r1
 8015380:	b2d2      	uxtb	r2, r2
 8015382:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015388:	1c5a      	adds	r2, r3, #1
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8015394:	b29b      	uxth	r3, r3
 8015396:	3b01      	subs	r3, #1
 8015398:	b29a      	uxth	r2, r3
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	681b      	ldr	r3, [r3, #0]
 80153a4:	69db      	ldr	r3, [r3, #28]
 80153a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80153aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80153ae:	f003 0307 	and.w	r3, r3, #7
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	d053      	beq.n	801545e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80153b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80153ba:	f003 0301 	and.w	r3, r3, #1
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d011      	beq.n	80153e6 <UART_RxISR_8BIT_FIFOEN+0xca>
 80153c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80153c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80153ca:	2b00      	cmp	r3, #0
 80153cc:	d00b      	beq.n	80153e6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80153ce:	687b      	ldr	r3, [r7, #4]
 80153d0:	681b      	ldr	r3, [r3, #0]
 80153d2:	2201      	movs	r2, #1
 80153d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80153dc:	f043 0201 	orr.w	r2, r3, #1
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80153e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80153ea:	f003 0302 	and.w	r3, r3, #2
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	d011      	beq.n	8015416 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80153f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80153f6:	f003 0301 	and.w	r3, r3, #1
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	d00b      	beq.n	8015416 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	681b      	ldr	r3, [r3, #0]
 8015402:	2202      	movs	r2, #2
 8015404:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801540c:	f043 0204 	orr.w	r2, r3, #4
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015416:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801541a:	f003 0304 	and.w	r3, r3, #4
 801541e:	2b00      	cmp	r3, #0
 8015420:	d011      	beq.n	8015446 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8015422:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8015426:	f003 0301 	and.w	r3, r3, #1
 801542a:	2b00      	cmp	r3, #0
 801542c:	d00b      	beq.n	8015446 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	681b      	ldr	r3, [r3, #0]
 8015432:	2204      	movs	r2, #4
 8015434:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801543c:	f043 0202 	orr.w	r2, r3, #2
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801544c:	2b00      	cmp	r3, #0
 801544e:	d006      	beq.n	801545e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015450:	6878      	ldr	r0, [r7, #4]
 8015452:	f7fe ff69 	bl	8014328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	2200      	movs	r2, #0
 801545a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8015464:	b29b      	uxth	r3, r3
 8015466:	2b00      	cmp	r3, #0
 8015468:	d173      	bne.n	8015552 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801546a:	687b      	ldr	r3, [r7, #4]
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015470:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015472:	e853 3f00 	ldrex	r3, [r3]
 8015476:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8015478:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801547a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801547e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8015482:	687b      	ldr	r3, [r7, #4]
 8015484:	681b      	ldr	r3, [r3, #0]
 8015486:	461a      	mov	r2, r3
 8015488:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801548c:	66bb      	str	r3, [r7, #104]	; 0x68
 801548e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015490:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8015492:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8015494:	e841 2300 	strex	r3, r2, [r1]
 8015498:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 801549a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801549c:	2b00      	cmp	r3, #0
 801549e:	d1e4      	bne.n	801546a <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80154a0:	687b      	ldr	r3, [r7, #4]
 80154a2:	681b      	ldr	r3, [r3, #0]
 80154a4:	3308      	adds	r3, #8
 80154a6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80154a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80154aa:	e853 3f00 	ldrex	r3, [r3]
 80154ae:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80154b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80154b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80154b6:	f023 0301 	bic.w	r3, r3, #1
 80154ba:	67fb      	str	r3, [r7, #124]	; 0x7c
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	3308      	adds	r3, #8
 80154c2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80154c4:	657a      	str	r2, [r7, #84]	; 0x54
 80154c6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80154c8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80154ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80154cc:	e841 2300 	strex	r3, r2, [r1]
 80154d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80154d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80154d4:	2b00      	cmp	r3, #0
 80154d6:	d1e3      	bne.n	80154a0 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	2220      	movs	r2, #32
 80154dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	2200      	movs	r2, #0
 80154e4:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154ea:	2b01      	cmp	r3, #1
 80154ec:	d12e      	bne.n	801554c <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	2200      	movs	r2, #0
 80154f2:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	681b      	ldr	r3, [r3, #0]
 80154f8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80154fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80154fc:	e853 3f00 	ldrex	r3, [r3]
 8015500:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8015502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015504:	f023 0310 	bic.w	r3, r3, #16
 8015508:	67bb      	str	r3, [r7, #120]	; 0x78
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	681b      	ldr	r3, [r3, #0]
 801550e:	461a      	mov	r2, r3
 8015510:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8015512:	643b      	str	r3, [r7, #64]	; 0x40
 8015514:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015516:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8015518:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801551a:	e841 2300 	strex	r3, r2, [r1]
 801551e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8015520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015522:	2b00      	cmp	r3, #0
 8015524:	d1e6      	bne.n	80154f4 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015526:	687b      	ldr	r3, [r7, #4]
 8015528:	681b      	ldr	r3, [r3, #0]
 801552a:	69db      	ldr	r3, [r3, #28]
 801552c:	f003 0310 	and.w	r3, r3, #16
 8015530:	2b10      	cmp	r3, #16
 8015532:	d103      	bne.n	801553c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	681b      	ldr	r3, [r3, #0]
 8015538:	2210      	movs	r2, #16
 801553a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801553c:	687b      	ldr	r3, [r7, #4]
 801553e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8015542:	4619      	mov	r1, r3
 8015544:	6878      	ldr	r0, [r7, #4]
 8015546:	f7fe fef9 	bl	801433c <HAL_UARTEx_RxEventCallback>
 801554a:	e002      	b.n	8015552 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 801554c:	6878      	ldr	r0, [r7, #4]
 801554e:	f7fe fee1 	bl	8014314 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015552:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8015556:	2b00      	cmp	r3, #0
 8015558:	d006      	beq.n	8015568 <UART_RxISR_8BIT_FIFOEN+0x24c>
 801555a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801555e:	f003 0320 	and.w	r3, r3, #32
 8015562:	2b00      	cmp	r3, #0
 8015564:	f47f aefe 	bne.w	8015364 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801556e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015572:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8015576:	2b00      	cmp	r3, #0
 8015578:	d045      	beq.n	8015606 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8015580:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8015584:	429a      	cmp	r2, r3
 8015586:	d23e      	bcs.n	8015606 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	3308      	adds	r3, #8
 801558e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015590:	6a3b      	ldr	r3, [r7, #32]
 8015592:	e853 3f00 	ldrex	r3, [r3]
 8015596:	61fb      	str	r3, [r7, #28]
   return(result);
 8015598:	69fb      	ldr	r3, [r7, #28]
 801559a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801559e:	673b      	str	r3, [r7, #112]	; 0x70
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	681b      	ldr	r3, [r3, #0]
 80155a4:	3308      	adds	r3, #8
 80155a6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80155a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80155aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80155ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80155b0:	e841 2300 	strex	r3, r2, [r1]
 80155b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80155b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d1e5      	bne.n	8015588 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	4a14      	ldr	r2, [pc, #80]	; (8015610 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 80155c0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	681b      	ldr	r3, [r3, #0]
 80155c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80155c8:	68fb      	ldr	r3, [r7, #12]
 80155ca:	e853 3f00 	ldrex	r3, [r3]
 80155ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80155d0:	68bb      	ldr	r3, [r7, #8]
 80155d2:	f043 0320 	orr.w	r3, r3, #32
 80155d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80155d8:	687b      	ldr	r3, [r7, #4]
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	461a      	mov	r2, r3
 80155de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80155e0:	61bb      	str	r3, [r7, #24]
 80155e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155e4:	6979      	ldr	r1, [r7, #20]
 80155e6:	69ba      	ldr	r2, [r7, #24]
 80155e8:	e841 2300 	strex	r3, r2, [r1]
 80155ec:	613b      	str	r3, [r7, #16]
   return(result);
 80155ee:	693b      	ldr	r3, [r7, #16]
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d1e6      	bne.n	80155c2 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80155f4:	e007      	b.n	8015606 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	681b      	ldr	r3, [r3, #0]
 80155fa:	699a      	ldr	r2, [r3, #24]
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	681b      	ldr	r3, [r3, #0]
 8015600:	f042 0208 	orr.w	r2, r2, #8
 8015604:	619a      	str	r2, [r3, #24]
}
 8015606:	bf00      	nop
 8015608:	3798      	adds	r7, #152	; 0x98
 801560a:	46bd      	mov	sp, r7
 801560c:	bd80      	pop	{r7, pc}
 801560e:	bf00      	nop
 8015610:	0801505b 	.word	0x0801505b

08015614 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8015614:	b580      	push	{r7, lr}
 8015616:	b0a8      	sub	sp, #160	; 0xa0
 8015618:	af00      	add	r7, sp, #0
 801561a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015622:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	681b      	ldr	r3, [r3, #0]
 801562a:	69db      	ldr	r3, [r3, #28]
 801562c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	681b      	ldr	r3, [r3, #0]
 8015634:	681b      	ldr	r3, [r3, #0]
 8015636:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	681b      	ldr	r3, [r3, #0]
 801563e:	689b      	ldr	r3, [r3, #8]
 8015640:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015644:	687b      	ldr	r3, [r7, #4]
 8015646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801564a:	2b22      	cmp	r3, #34	; 0x22
 801564c:	f040 8153 	bne.w	80158f6 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8015656:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801565a:	e0fa      	b.n	8015852 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015662:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801566a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 801566e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8015672:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8015676:	4013      	ands	r3, r2
 8015678:	b29a      	uxth	r2, r3
 801567a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801567e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8015680:	687b      	ldr	r3, [r7, #4]
 8015682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015684:	1c9a      	adds	r2, r3, #2
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8015690:	b29b      	uxth	r3, r3
 8015692:	3b01      	subs	r3, #1
 8015694:	b29a      	uxth	r2, r3
 8015696:	687b      	ldr	r3, [r7, #4]
 8015698:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	681b      	ldr	r3, [r3, #0]
 80156a0:	69db      	ldr	r3, [r3, #28]
 80156a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80156a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80156aa:	f003 0307 	and.w	r3, r3, #7
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d053      	beq.n	801575a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80156b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80156b6:	f003 0301 	and.w	r3, r3, #1
 80156ba:	2b00      	cmp	r3, #0
 80156bc:	d011      	beq.n	80156e2 <UART_RxISR_16BIT_FIFOEN+0xce>
 80156be:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80156c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d00b      	beq.n	80156e2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	681b      	ldr	r3, [r3, #0]
 80156ce:	2201      	movs	r2, #1
 80156d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80156d8:	f043 0201 	orr.w	r2, r3, #1
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80156e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80156e6:	f003 0302 	and.w	r3, r3, #2
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d011      	beq.n	8015712 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80156ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80156f2:	f003 0301 	and.w	r3, r3, #1
 80156f6:	2b00      	cmp	r3, #0
 80156f8:	d00b      	beq.n	8015712 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80156fa:	687b      	ldr	r3, [r7, #4]
 80156fc:	681b      	ldr	r3, [r3, #0]
 80156fe:	2202      	movs	r2, #2
 8015700:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015702:	687b      	ldr	r3, [r7, #4]
 8015704:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015708:	f043 0204 	orr.w	r2, r3, #4
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015712:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8015716:	f003 0304 	and.w	r3, r3, #4
 801571a:	2b00      	cmp	r3, #0
 801571c:	d011      	beq.n	8015742 <UART_RxISR_16BIT_FIFOEN+0x12e>
 801571e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8015722:	f003 0301 	and.w	r3, r3, #1
 8015726:	2b00      	cmp	r3, #0
 8015728:	d00b      	beq.n	8015742 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	2204      	movs	r2, #4
 8015730:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015738:	f043 0202 	orr.w	r2, r3, #2
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015748:	2b00      	cmp	r3, #0
 801574a:	d006      	beq.n	801575a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801574c:	6878      	ldr	r0, [r7, #4]
 801574e:	f7fe fdeb 	bl	8014328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015752:	687b      	ldr	r3, [r7, #4]
 8015754:	2200      	movs	r2, #0
 8015756:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8015760:	b29b      	uxth	r3, r3
 8015762:	2b00      	cmp	r3, #0
 8015764:	d175      	bne.n	8015852 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015766:	687b      	ldr	r3, [r7, #4]
 8015768:	681b      	ldr	r3, [r3, #0]
 801576a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801576c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801576e:	e853 3f00 	ldrex	r3, [r3]
 8015772:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8015774:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015776:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801577a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	681b      	ldr	r3, [r3, #0]
 8015782:	461a      	mov	r2, r3
 8015784:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8015788:	66fb      	str	r3, [r7, #108]	; 0x6c
 801578a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801578c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 801578e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8015790:	e841 2300 	strex	r3, r2, [r1]
 8015794:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8015796:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8015798:	2b00      	cmp	r3, #0
 801579a:	d1e4      	bne.n	8015766 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	681b      	ldr	r3, [r3, #0]
 80157a0:	3308      	adds	r3, #8
 80157a2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80157a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80157a6:	e853 3f00 	ldrex	r3, [r3]
 80157aa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80157ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80157ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80157b2:	f023 0301 	bic.w	r3, r3, #1
 80157b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80157ba:	687b      	ldr	r3, [r7, #4]
 80157bc:	681b      	ldr	r3, [r3, #0]
 80157be:	3308      	adds	r3, #8
 80157c0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80157c4:	65ba      	str	r2, [r7, #88]	; 0x58
 80157c6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80157c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80157ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80157cc:	e841 2300 	strex	r3, r2, [r1]
 80157d0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80157d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d1e1      	bne.n	801579c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80157d8:	687b      	ldr	r3, [r7, #4]
 80157da:	2220      	movs	r2, #32
 80157dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	2200      	movs	r2, #0
 80157e4:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80157ea:	2b01      	cmp	r3, #1
 80157ec:	d12e      	bne.n	801584c <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	2200      	movs	r2, #0
 80157f2:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	681b      	ldr	r3, [r3, #0]
 80157f8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80157fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157fc:	e853 3f00 	ldrex	r3, [r3]
 8015800:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8015802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015804:	f023 0310 	bic.w	r3, r3, #16
 8015808:	67fb      	str	r3, [r7, #124]	; 0x7c
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	681b      	ldr	r3, [r3, #0]
 801580e:	461a      	mov	r2, r3
 8015810:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8015812:	647b      	str	r3, [r7, #68]	; 0x44
 8015814:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015816:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015818:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801581a:	e841 2300 	strex	r3, r2, [r1]
 801581e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8015820:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015822:	2b00      	cmp	r3, #0
 8015824:	d1e6      	bne.n	80157f4 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	681b      	ldr	r3, [r3, #0]
 801582a:	69db      	ldr	r3, [r3, #28]
 801582c:	f003 0310 	and.w	r3, r3, #16
 8015830:	2b10      	cmp	r3, #16
 8015832:	d103      	bne.n	801583c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	681b      	ldr	r3, [r3, #0]
 8015838:	2210      	movs	r2, #16
 801583a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801583c:	687b      	ldr	r3, [r7, #4]
 801583e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8015842:	4619      	mov	r1, r3
 8015844:	6878      	ldr	r0, [r7, #4]
 8015846:	f7fe fd79 	bl	801433c <HAL_UARTEx_RxEventCallback>
 801584a:	e002      	b.n	8015852 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 801584c:	6878      	ldr	r0, [r7, #4]
 801584e:	f7fe fd61 	bl	8014314 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015852:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8015856:	2b00      	cmp	r3, #0
 8015858:	d006      	beq.n	8015868 <UART_RxISR_16BIT_FIFOEN+0x254>
 801585a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801585e:	f003 0320 	and.w	r3, r3, #32
 8015862:	2b00      	cmp	r3, #0
 8015864:	f47f aefa 	bne.w	801565c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801586e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015872:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8015876:	2b00      	cmp	r3, #0
 8015878:	d045      	beq.n	8015906 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8015880:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8015884:	429a      	cmp	r2, r3
 8015886:	d23e      	bcs.n	8015906 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	681b      	ldr	r3, [r3, #0]
 801588c:	3308      	adds	r3, #8
 801588e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015892:	e853 3f00 	ldrex	r3, [r3]
 8015896:	623b      	str	r3, [r7, #32]
   return(result);
 8015898:	6a3b      	ldr	r3, [r7, #32]
 801589a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801589e:	677b      	str	r3, [r7, #116]	; 0x74
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	3308      	adds	r3, #8
 80158a6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80158a8:	633a      	str	r2, [r7, #48]	; 0x30
 80158aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80158ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80158ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80158b0:	e841 2300 	strex	r3, r2, [r1]
 80158b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80158b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d1e5      	bne.n	8015888 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	4a14      	ldr	r2, [pc, #80]	; (8015910 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 80158c0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80158c2:	687b      	ldr	r3, [r7, #4]
 80158c4:	681b      	ldr	r3, [r3, #0]
 80158c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80158c8:	693b      	ldr	r3, [r7, #16]
 80158ca:	e853 3f00 	ldrex	r3, [r3]
 80158ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80158d0:	68fb      	ldr	r3, [r7, #12]
 80158d2:	f043 0320 	orr.w	r3, r3, #32
 80158d6:	673b      	str	r3, [r7, #112]	; 0x70
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	461a      	mov	r2, r3
 80158de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80158e0:	61fb      	str	r3, [r7, #28]
 80158e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80158e4:	69b9      	ldr	r1, [r7, #24]
 80158e6:	69fa      	ldr	r2, [r7, #28]
 80158e8:	e841 2300 	strex	r3, r2, [r1]
 80158ec:	617b      	str	r3, [r7, #20]
   return(result);
 80158ee:	697b      	ldr	r3, [r7, #20]
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	d1e6      	bne.n	80158c2 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80158f4:	e007      	b.n	8015906 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80158f6:	687b      	ldr	r3, [r7, #4]
 80158f8:	681b      	ldr	r3, [r3, #0]
 80158fa:	699a      	ldr	r2, [r3, #24]
 80158fc:	687b      	ldr	r3, [r7, #4]
 80158fe:	681b      	ldr	r3, [r3, #0]
 8015900:	f042 0208 	orr.w	r2, r2, #8
 8015904:	619a      	str	r2, [r3, #24]
}
 8015906:	bf00      	nop
 8015908:	37a0      	adds	r7, #160	; 0xa0
 801590a:	46bd      	mov	sp, r7
 801590c:	bd80      	pop	{r7, pc}
 801590e:	bf00      	nop
 8015910:	080151bb 	.word	0x080151bb

08015914 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8015914:	b480      	push	{r7}
 8015916:	b083      	sub	sp, #12
 8015918:	af00      	add	r7, sp, #0
 801591a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801591c:	bf00      	nop
 801591e:	370c      	adds	r7, #12
 8015920:	46bd      	mov	sp, r7
 8015922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015926:	4770      	bx	lr

08015928 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8015928:	b480      	push	{r7}
 801592a:	b083      	sub	sp, #12
 801592c:	af00      	add	r7, sp, #0
 801592e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8015930:	bf00      	nop
 8015932:	370c      	adds	r7, #12
 8015934:	46bd      	mov	sp, r7
 8015936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801593a:	4770      	bx	lr

0801593c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801593c:	b480      	push	{r7}
 801593e:	b083      	sub	sp, #12
 8015940:	af00      	add	r7, sp, #0
 8015942:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8015944:	bf00      	nop
 8015946:	370c      	adds	r7, #12
 8015948:	46bd      	mov	sp, r7
 801594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801594e:	4770      	bx	lr

08015950 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8015950:	b480      	push	{r7}
 8015952:	b085      	sub	sp, #20
 8015954:	af00      	add	r7, sp, #0
 8015956:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801595e:	2b01      	cmp	r3, #1
 8015960:	d101      	bne.n	8015966 <HAL_UARTEx_DisableFifoMode+0x16>
 8015962:	2302      	movs	r3, #2
 8015964:	e027      	b.n	80159b6 <HAL_UARTEx_DisableFifoMode+0x66>
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	2201      	movs	r2, #1
 801596a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	2224      	movs	r2, #36	; 0x24
 8015972:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	681b      	ldr	r3, [r3, #0]
 801597a:	681b      	ldr	r3, [r3, #0]
 801597c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	681b      	ldr	r3, [r3, #0]
 8015982:	681a      	ldr	r2, [r3, #0]
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	681b      	ldr	r3, [r3, #0]
 8015988:	f022 0201 	bic.w	r2, r2, #1
 801598c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801598e:	68fb      	ldr	r3, [r7, #12]
 8015990:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8015994:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8015996:	687b      	ldr	r3, [r7, #4]
 8015998:	2200      	movs	r2, #0
 801599a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	681b      	ldr	r3, [r3, #0]
 80159a0:	68fa      	ldr	r2, [r7, #12]
 80159a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	2220      	movs	r2, #32
 80159a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	2200      	movs	r2, #0
 80159b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80159b4:	2300      	movs	r3, #0
}
 80159b6:	4618      	mov	r0, r3
 80159b8:	3714      	adds	r7, #20
 80159ba:	46bd      	mov	sp, r7
 80159bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159c0:	4770      	bx	lr

080159c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80159c2:	b580      	push	{r7, lr}
 80159c4:	b084      	sub	sp, #16
 80159c6:	af00      	add	r7, sp, #0
 80159c8:	6078      	str	r0, [r7, #4]
 80159ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80159d2:	2b01      	cmp	r3, #1
 80159d4:	d101      	bne.n	80159da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80159d6:	2302      	movs	r3, #2
 80159d8:	e02d      	b.n	8015a36 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	2201      	movs	r2, #1
 80159de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	2224      	movs	r2, #36	; 0x24
 80159e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	681b      	ldr	r3, [r3, #0]
 80159ee:	681b      	ldr	r3, [r3, #0]
 80159f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	681b      	ldr	r3, [r3, #0]
 80159f6:	681a      	ldr	r2, [r3, #0]
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	681b      	ldr	r3, [r3, #0]
 80159fc:	f022 0201 	bic.w	r2, r2, #1
 8015a00:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	689b      	ldr	r3, [r3, #8]
 8015a08:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	681b      	ldr	r3, [r3, #0]
 8015a10:	683a      	ldr	r2, [r7, #0]
 8015a12:	430a      	orrs	r2, r1
 8015a14:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015a16:	6878      	ldr	r0, [r7, #4]
 8015a18:	f000 f850 	bl	8015abc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	681b      	ldr	r3, [r3, #0]
 8015a20:	68fa      	ldr	r2, [r7, #12]
 8015a22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	2220      	movs	r2, #32
 8015a28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	2200      	movs	r2, #0
 8015a30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015a34:	2300      	movs	r3, #0
}
 8015a36:	4618      	mov	r0, r3
 8015a38:	3710      	adds	r7, #16
 8015a3a:	46bd      	mov	sp, r7
 8015a3c:	bd80      	pop	{r7, pc}

08015a3e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015a3e:	b580      	push	{r7, lr}
 8015a40:	b084      	sub	sp, #16
 8015a42:	af00      	add	r7, sp, #0
 8015a44:	6078      	str	r0, [r7, #4]
 8015a46:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8015a4e:	2b01      	cmp	r3, #1
 8015a50:	d101      	bne.n	8015a56 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8015a52:	2302      	movs	r3, #2
 8015a54:	e02d      	b.n	8015ab2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8015a56:	687b      	ldr	r3, [r7, #4]
 8015a58:	2201      	movs	r2, #1
 8015a5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	2224      	movs	r2, #36	; 0x24
 8015a62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015a66:	687b      	ldr	r3, [r7, #4]
 8015a68:	681b      	ldr	r3, [r3, #0]
 8015a6a:	681b      	ldr	r3, [r3, #0]
 8015a6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015a6e:	687b      	ldr	r3, [r7, #4]
 8015a70:	681b      	ldr	r3, [r3, #0]
 8015a72:	681a      	ldr	r2, [r3, #0]
 8015a74:	687b      	ldr	r3, [r7, #4]
 8015a76:	681b      	ldr	r3, [r3, #0]
 8015a78:	f022 0201 	bic.w	r2, r2, #1
 8015a7c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	681b      	ldr	r3, [r3, #0]
 8015a82:	689b      	ldr	r3, [r3, #8]
 8015a84:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8015a88:	687b      	ldr	r3, [r7, #4]
 8015a8a:	681b      	ldr	r3, [r3, #0]
 8015a8c:	683a      	ldr	r2, [r7, #0]
 8015a8e:	430a      	orrs	r2, r1
 8015a90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015a92:	6878      	ldr	r0, [r7, #4]
 8015a94:	f000 f812 	bl	8015abc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	681b      	ldr	r3, [r3, #0]
 8015a9c:	68fa      	ldr	r2, [r7, #12]
 8015a9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015aa0:	687b      	ldr	r3, [r7, #4]
 8015aa2:	2220      	movs	r2, #32
 8015aa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	2200      	movs	r2, #0
 8015aac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015ab0:	2300      	movs	r3, #0
}
 8015ab2:	4618      	mov	r0, r3
 8015ab4:	3710      	adds	r7, #16
 8015ab6:	46bd      	mov	sp, r7
 8015ab8:	bd80      	pop	{r7, pc}
	...

08015abc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8015abc:	b480      	push	{r7}
 8015abe:	b085      	sub	sp, #20
 8015ac0:	af00      	add	r7, sp, #0
 8015ac2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d108      	bne.n	8015ade <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	2201      	movs	r2, #1
 8015ad0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8015ad4:	687b      	ldr	r3, [r7, #4]
 8015ad6:	2201      	movs	r2, #1
 8015ad8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8015adc:	e031      	b.n	8015b42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8015ade:	2308      	movs	r3, #8
 8015ae0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8015ae2:	2308      	movs	r3, #8
 8015ae4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	681b      	ldr	r3, [r3, #0]
 8015aea:	689b      	ldr	r3, [r3, #8]
 8015aec:	0e5b      	lsrs	r3, r3, #25
 8015aee:	b2db      	uxtb	r3, r3
 8015af0:	f003 0307 	and.w	r3, r3, #7
 8015af4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8015af6:	687b      	ldr	r3, [r7, #4]
 8015af8:	681b      	ldr	r3, [r3, #0]
 8015afa:	689b      	ldr	r3, [r3, #8]
 8015afc:	0f5b      	lsrs	r3, r3, #29
 8015afe:	b2db      	uxtb	r3, r3
 8015b00:	f003 0307 	and.w	r3, r3, #7
 8015b04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015b06:	7bbb      	ldrb	r3, [r7, #14]
 8015b08:	7b3a      	ldrb	r2, [r7, #12]
 8015b0a:	4911      	ldr	r1, [pc, #68]	; (8015b50 <UARTEx_SetNbDataToProcess+0x94>)
 8015b0c:	5c8a      	ldrb	r2, [r1, r2]
 8015b0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8015b12:	7b3a      	ldrb	r2, [r7, #12]
 8015b14:	490f      	ldr	r1, [pc, #60]	; (8015b54 <UARTEx_SetNbDataToProcess+0x98>)
 8015b16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015b18:	fb93 f3f2 	sdiv	r3, r3, r2
 8015b1c:	b29a      	uxth	r2, r3
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015b24:	7bfb      	ldrb	r3, [r7, #15]
 8015b26:	7b7a      	ldrb	r2, [r7, #13]
 8015b28:	4909      	ldr	r1, [pc, #36]	; (8015b50 <UARTEx_SetNbDataToProcess+0x94>)
 8015b2a:	5c8a      	ldrb	r2, [r1, r2]
 8015b2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8015b30:	7b7a      	ldrb	r2, [r7, #13]
 8015b32:	4908      	ldr	r1, [pc, #32]	; (8015b54 <UARTEx_SetNbDataToProcess+0x98>)
 8015b34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015b36:	fb93 f3f2 	sdiv	r3, r3, r2
 8015b3a:	b29a      	uxth	r2, r3
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8015b42:	bf00      	nop
 8015b44:	3714      	adds	r7, #20
 8015b46:	46bd      	mov	sp, r7
 8015b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b4c:	4770      	bx	lr
 8015b4e:	bf00      	nop
 8015b50:	08019218 	.word	0x08019218
 8015b54:	08019220 	.word	0x08019220

08015b58 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8015b58:	b480      	push	{r7}
 8015b5a:	b085      	sub	sp, #20
 8015b5c:	af00      	add	r7, sp, #0
 8015b5e:	4603      	mov	r3, r0
 8015b60:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8015b62:	2300      	movs	r3, #0
 8015b64:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8015b66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015b6a:	2b84      	cmp	r3, #132	; 0x84
 8015b6c:	d005      	beq.n	8015b7a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8015b6e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8015b72:	68fb      	ldr	r3, [r7, #12]
 8015b74:	4413      	add	r3, r2
 8015b76:	3303      	adds	r3, #3
 8015b78:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8015b7a:	68fb      	ldr	r3, [r7, #12]
}
 8015b7c:	4618      	mov	r0, r3
 8015b7e:	3714      	adds	r7, #20
 8015b80:	46bd      	mov	sp, r7
 8015b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b86:	4770      	bx	lr

08015b88 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8015b88:	b580      	push	{r7, lr}
 8015b8a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8015b8c:	f000 fee8 	bl	8016960 <vTaskStartScheduler>
  
  return osOK;
 8015b90:	2300      	movs	r3, #0
}
 8015b92:	4618      	mov	r0, r3
 8015b94:	bd80      	pop	{r7, pc}

08015b96 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8015b96:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015b98:	b087      	sub	sp, #28
 8015b9a:	af02      	add	r7, sp, #8
 8015b9c:	6078      	str	r0, [r7, #4]
 8015b9e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	685c      	ldr	r4, [r3, #4]
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015ba8:	687b      	ldr	r3, [r7, #4]
 8015baa:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015bac:	b29e      	uxth	r6, r3
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8015bb4:	4618      	mov	r0, r3
 8015bb6:	f7ff ffcf 	bl	8015b58 <makeFreeRtosPriority>
 8015bba:	4602      	mov	r2, r0
 8015bbc:	f107 030c 	add.w	r3, r7, #12
 8015bc0:	9301      	str	r3, [sp, #4]
 8015bc2:	9200      	str	r2, [sp, #0]
 8015bc4:	683b      	ldr	r3, [r7, #0]
 8015bc6:	4632      	mov	r2, r6
 8015bc8:	4629      	mov	r1, r5
 8015bca:	4620      	mov	r0, r4
 8015bcc:	f000 fd54 	bl	8016678 <xTaskCreate>
 8015bd0:	4603      	mov	r3, r0
 8015bd2:	2b01      	cmp	r3, #1
 8015bd4:	d001      	beq.n	8015bda <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8015bd6:	2300      	movs	r3, #0
 8015bd8:	e000      	b.n	8015bdc <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8015bda:	68fb      	ldr	r3, [r7, #12]
}
 8015bdc:	4618      	mov	r0, r3
 8015bde:	3714      	adds	r7, #20
 8015be0:	46bd      	mov	sp, r7
 8015be2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015be4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8015be4:	b580      	push	{r7, lr}
 8015be6:	b084      	sub	sp, #16
 8015be8:	af00      	add	r7, sp, #0
 8015bea:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8015bf0:	68fb      	ldr	r3, [r7, #12]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d001      	beq.n	8015bfa <osDelay+0x16>
 8015bf6:	68fb      	ldr	r3, [r7, #12]
 8015bf8:	e000      	b.n	8015bfc <osDelay+0x18>
 8015bfa:	2301      	movs	r3, #1
 8015bfc:	4618      	mov	r0, r3
 8015bfe:	f000 fe7b 	bl	80168f8 <vTaskDelay>
  
  return osOK;
 8015c02:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8015c04:	4618      	mov	r0, r3
 8015c06:	3710      	adds	r7, #16
 8015c08:	46bd      	mov	sp, r7
 8015c0a:	bd80      	pop	{r7, pc}

08015c0c <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8015c0c:	b580      	push	{r7, lr}
 8015c0e:	b082      	sub	sp, #8
 8015c10:	af00      	add	r7, sp, #0
 8015c12:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8015c14:	2001      	movs	r0, #1
 8015c16:	f000 f9a1 	bl	8015f5c <xQueueCreateMutex>
 8015c1a:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 8015c1c:	4618      	mov	r0, r3
 8015c1e:	3708      	adds	r7, #8
 8015c20:	46bd      	mov	sp, r7
 8015c22:	bd80      	pop	{r7, pc}

08015c24 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8015c24:	b580      	push	{r7, lr}
 8015c26:	b084      	sub	sp, #16
 8015c28:	af00      	add	r7, sp, #0
 8015c2a:	6078      	str	r0, [r7, #4]
 8015c2c:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8015c2e:	683b      	ldr	r3, [r7, #0]
 8015c30:	2b01      	cmp	r3, #1
 8015c32:	d110      	bne.n	8015c56 <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 8015c34:	2203      	movs	r2, #3
 8015c36:	2100      	movs	r1, #0
 8015c38:	2001      	movs	r0, #1
 8015c3a:	f000 f920 	bl	8015e7e <xQueueGenericCreate>
 8015c3e:	60f8      	str	r0, [r7, #12]
 8015c40:	68fb      	ldr	r3, [r7, #12]
 8015c42:	2b00      	cmp	r3, #0
 8015c44:	d005      	beq.n	8015c52 <osSemaphoreCreate+0x2e>
 8015c46:	2300      	movs	r3, #0
 8015c48:	2200      	movs	r2, #0
 8015c4a:	2100      	movs	r1, #0
 8015c4c:	68f8      	ldr	r0, [r7, #12]
 8015c4e:	f000 f99d 	bl	8015f8c <xQueueGenericSend>
    return sema;
 8015c52:	68fb      	ldr	r3, [r7, #12]
 8015c54:	e000      	b.n	8015c58 <osSemaphoreCreate+0x34>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 8015c56:	2300      	movs	r3, #0
#endif
  }
#endif
}
 8015c58:	4618      	mov	r0, r3
 8015c5a:	3710      	adds	r7, #16
 8015c5c:	46bd      	mov	sp, r7
 8015c5e:	bd80      	pop	{r7, pc}

08015c60 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8015c60:	b480      	push	{r7}
 8015c62:	b083      	sub	sp, #12
 8015c64:	af00      	add	r7, sp, #0
 8015c66:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	f103 0208 	add.w	r2, r3, #8
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	f04f 32ff 	mov.w	r2, #4294967295
 8015c78:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015c7a:	687b      	ldr	r3, [r7, #4]
 8015c7c:	f103 0208 	add.w	r2, r3, #8
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	f103 0208 	add.w	r2, r3, #8
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	2200      	movs	r2, #0
 8015c92:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8015c94:	bf00      	nop
 8015c96:	370c      	adds	r7, #12
 8015c98:	46bd      	mov	sp, r7
 8015c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c9e:	4770      	bx	lr

08015ca0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8015ca0:	b480      	push	{r7}
 8015ca2:	b083      	sub	sp, #12
 8015ca4:	af00      	add	r7, sp, #0
 8015ca6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	2200      	movs	r2, #0
 8015cac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8015cae:	bf00      	nop
 8015cb0:	370c      	adds	r7, #12
 8015cb2:	46bd      	mov	sp, r7
 8015cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cb8:	4770      	bx	lr

08015cba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015cba:	b480      	push	{r7}
 8015cbc:	b085      	sub	sp, #20
 8015cbe:	af00      	add	r7, sp, #0
 8015cc0:	6078      	str	r0, [r7, #4]
 8015cc2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8015cc4:	687b      	ldr	r3, [r7, #4]
 8015cc6:	685b      	ldr	r3, [r3, #4]
 8015cc8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015cca:	683b      	ldr	r3, [r7, #0]
 8015ccc:	68fa      	ldr	r2, [r7, #12]
 8015cce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015cd0:	68fb      	ldr	r3, [r7, #12]
 8015cd2:	689a      	ldr	r2, [r3, #8]
 8015cd4:	683b      	ldr	r3, [r7, #0]
 8015cd6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015cd8:	68fb      	ldr	r3, [r7, #12]
 8015cda:	689b      	ldr	r3, [r3, #8]
 8015cdc:	683a      	ldr	r2, [r7, #0]
 8015cde:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015ce0:	68fb      	ldr	r3, [r7, #12]
 8015ce2:	683a      	ldr	r2, [r7, #0]
 8015ce4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8015ce6:	683b      	ldr	r3, [r7, #0]
 8015ce8:	687a      	ldr	r2, [r7, #4]
 8015cea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	1c5a      	adds	r2, r3, #1
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	601a      	str	r2, [r3, #0]
}
 8015cf6:	bf00      	nop
 8015cf8:	3714      	adds	r7, #20
 8015cfa:	46bd      	mov	sp, r7
 8015cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d00:	4770      	bx	lr

08015d02 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015d02:	b480      	push	{r7}
 8015d04:	b085      	sub	sp, #20
 8015d06:	af00      	add	r7, sp, #0
 8015d08:	6078      	str	r0, [r7, #4]
 8015d0a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015d0c:	683b      	ldr	r3, [r7, #0]
 8015d0e:	681b      	ldr	r3, [r3, #0]
 8015d10:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8015d12:	68bb      	ldr	r3, [r7, #8]
 8015d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015d18:	d103      	bne.n	8015d22 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	691b      	ldr	r3, [r3, #16]
 8015d1e:	60fb      	str	r3, [r7, #12]
 8015d20:	e00c      	b.n	8015d3c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	3308      	adds	r3, #8
 8015d26:	60fb      	str	r3, [r7, #12]
 8015d28:	e002      	b.n	8015d30 <vListInsert+0x2e>
 8015d2a:	68fb      	ldr	r3, [r7, #12]
 8015d2c:	685b      	ldr	r3, [r3, #4]
 8015d2e:	60fb      	str	r3, [r7, #12]
 8015d30:	68fb      	ldr	r3, [r7, #12]
 8015d32:	685b      	ldr	r3, [r3, #4]
 8015d34:	681b      	ldr	r3, [r3, #0]
 8015d36:	68ba      	ldr	r2, [r7, #8]
 8015d38:	429a      	cmp	r2, r3
 8015d3a:	d2f6      	bcs.n	8015d2a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8015d3c:	68fb      	ldr	r3, [r7, #12]
 8015d3e:	685a      	ldr	r2, [r3, #4]
 8015d40:	683b      	ldr	r3, [r7, #0]
 8015d42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8015d44:	683b      	ldr	r3, [r7, #0]
 8015d46:	685b      	ldr	r3, [r3, #4]
 8015d48:	683a      	ldr	r2, [r7, #0]
 8015d4a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8015d4c:	683b      	ldr	r3, [r7, #0]
 8015d4e:	68fa      	ldr	r2, [r7, #12]
 8015d50:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8015d52:	68fb      	ldr	r3, [r7, #12]
 8015d54:	683a      	ldr	r2, [r7, #0]
 8015d56:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8015d58:	683b      	ldr	r3, [r7, #0]
 8015d5a:	687a      	ldr	r2, [r7, #4]
 8015d5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	681b      	ldr	r3, [r3, #0]
 8015d62:	1c5a      	adds	r2, r3, #1
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	601a      	str	r2, [r3, #0]
}
 8015d68:	bf00      	nop
 8015d6a:	3714      	adds	r7, #20
 8015d6c:	46bd      	mov	sp, r7
 8015d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d72:	4770      	bx	lr

08015d74 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8015d74:	b480      	push	{r7}
 8015d76:	b085      	sub	sp, #20
 8015d78:	af00      	add	r7, sp, #0
 8015d7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	691b      	ldr	r3, [r3, #16]
 8015d80:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	685b      	ldr	r3, [r3, #4]
 8015d86:	687a      	ldr	r2, [r7, #4]
 8015d88:	6892      	ldr	r2, [r2, #8]
 8015d8a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	689b      	ldr	r3, [r3, #8]
 8015d90:	687a      	ldr	r2, [r7, #4]
 8015d92:	6852      	ldr	r2, [r2, #4]
 8015d94:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	685b      	ldr	r3, [r3, #4]
 8015d9a:	687a      	ldr	r2, [r7, #4]
 8015d9c:	429a      	cmp	r2, r3
 8015d9e:	d103      	bne.n	8015da8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	689a      	ldr	r2, [r3, #8]
 8015da4:	68fb      	ldr	r3, [r7, #12]
 8015da6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015da8:	687b      	ldr	r3, [r7, #4]
 8015daa:	2200      	movs	r2, #0
 8015dac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	681b      	ldr	r3, [r3, #0]
 8015db2:	1e5a      	subs	r2, r3, #1
 8015db4:	68fb      	ldr	r3, [r7, #12]
 8015db6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015db8:	68fb      	ldr	r3, [r7, #12]
 8015dba:	681b      	ldr	r3, [r3, #0]
}
 8015dbc:	4618      	mov	r0, r3
 8015dbe:	3714      	adds	r7, #20
 8015dc0:	46bd      	mov	sp, r7
 8015dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dc6:	4770      	bx	lr

08015dc8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015dc8:	b580      	push	{r7, lr}
 8015dca:	b084      	sub	sp, #16
 8015dcc:	af00      	add	r7, sp, #0
 8015dce:	6078      	str	r0, [r7, #4]
 8015dd0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015dd6:	68fb      	ldr	r3, [r7, #12]
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d10a      	bne.n	8015df2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015de0:	f383 8811 	msr	BASEPRI, r3
 8015de4:	f3bf 8f6f 	isb	sy
 8015de8:	f3bf 8f4f 	dsb	sy
 8015dec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8015dee:	bf00      	nop
 8015df0:	e7fe      	b.n	8015df0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8015df2:	f001 fcbf 	bl	8017774 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	681a      	ldr	r2, [r3, #0]
 8015dfa:	68fb      	ldr	r3, [r7, #12]
 8015dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015dfe:	68f9      	ldr	r1, [r7, #12]
 8015e00:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8015e02:	fb01 f303 	mul.w	r3, r1, r3
 8015e06:	441a      	add	r2, r3
 8015e08:	68fb      	ldr	r3, [r7, #12]
 8015e0a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015e0c:	68fb      	ldr	r3, [r7, #12]
 8015e0e:	2200      	movs	r2, #0
 8015e10:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015e12:	68fb      	ldr	r3, [r7, #12]
 8015e14:	681a      	ldr	r2, [r3, #0]
 8015e16:	68fb      	ldr	r3, [r7, #12]
 8015e18:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015e1a:	68fb      	ldr	r3, [r7, #12]
 8015e1c:	681a      	ldr	r2, [r3, #0]
 8015e1e:	68fb      	ldr	r3, [r7, #12]
 8015e20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015e22:	3b01      	subs	r3, #1
 8015e24:	68f9      	ldr	r1, [r7, #12]
 8015e26:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8015e28:	fb01 f303 	mul.w	r3, r1, r3
 8015e2c:	441a      	add	r2, r3
 8015e2e:	68fb      	ldr	r3, [r7, #12]
 8015e30:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015e32:	68fb      	ldr	r3, [r7, #12]
 8015e34:	22ff      	movs	r2, #255	; 0xff
 8015e36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015e3a:	68fb      	ldr	r3, [r7, #12]
 8015e3c:	22ff      	movs	r2, #255	; 0xff
 8015e3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8015e42:	683b      	ldr	r3, [r7, #0]
 8015e44:	2b00      	cmp	r3, #0
 8015e46:	d109      	bne.n	8015e5c <xQueueGenericReset+0x94>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015e48:	68fb      	ldr	r3, [r7, #12]
 8015e4a:	691b      	ldr	r3, [r3, #16]
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	d00f      	beq.n	8015e70 <xQueueGenericReset+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015e50:	68fb      	ldr	r3, [r7, #12]
 8015e52:	3310      	adds	r3, #16
 8015e54:	4618      	mov	r0, r3
 8015e56:	f000 ff8b 	bl	8016d70 <xTaskRemoveFromEventList>
 8015e5a:	e009      	b.n	8015e70 <xQueueGenericReset+0xa8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8015e5c:	68fb      	ldr	r3, [r7, #12]
 8015e5e:	3310      	adds	r3, #16
 8015e60:	4618      	mov	r0, r3
 8015e62:	f7ff fefd 	bl	8015c60 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8015e66:	68fb      	ldr	r3, [r7, #12]
 8015e68:	3324      	adds	r3, #36	; 0x24
 8015e6a:	4618      	mov	r0, r3
 8015e6c:	f7ff fef8 	bl	8015c60 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8015e70:	f001 fcb0 	bl	80177d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8015e74:	2301      	movs	r3, #1
}
 8015e76:	4618      	mov	r0, r3
 8015e78:	3710      	adds	r7, #16
 8015e7a:	46bd      	mov	sp, r7
 8015e7c:	bd80      	pop	{r7, pc}

08015e7e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015e7e:	b580      	push	{r7, lr}
 8015e80:	b08a      	sub	sp, #40	; 0x28
 8015e82:	af02      	add	r7, sp, #8
 8015e84:	60f8      	str	r0, [r7, #12]
 8015e86:	60b9      	str	r1, [r7, #8]
 8015e88:	4613      	mov	r3, r2
 8015e8a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015e8c:	68fb      	ldr	r3, [r7, #12]
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	d10a      	bne.n	8015ea8 <xQueueGenericCreate+0x2a>
	__asm volatile
 8015e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e96:	f383 8811 	msr	BASEPRI, r3
 8015e9a:	f3bf 8f6f 	isb	sy
 8015e9e:	f3bf 8f4f 	dsb	sy
 8015ea2:	613b      	str	r3, [r7, #16]
}
 8015ea4:	bf00      	nop
 8015ea6:	e7fe      	b.n	8015ea6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015ea8:	68fb      	ldr	r3, [r7, #12]
 8015eaa:	68ba      	ldr	r2, [r7, #8]
 8015eac:	fb02 f303 	mul.w	r3, r2, r3
 8015eb0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015eb2:	69fb      	ldr	r3, [r7, #28]
 8015eb4:	3348      	adds	r3, #72	; 0x48
 8015eb6:	4618      	mov	r0, r3
 8015eb8:	f001 fd7e 	bl	80179b8 <pvPortMalloc>
 8015ebc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015ebe:	69bb      	ldr	r3, [r7, #24]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d00d      	beq.n	8015ee0 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8015ec4:	69bb      	ldr	r3, [r7, #24]
 8015ec6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015ec8:	697b      	ldr	r3, [r7, #20]
 8015eca:	3348      	adds	r3, #72	; 0x48
 8015ecc:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015ece:	79fa      	ldrb	r2, [r7, #7]
 8015ed0:	69bb      	ldr	r3, [r7, #24]
 8015ed2:	9300      	str	r3, [sp, #0]
 8015ed4:	4613      	mov	r3, r2
 8015ed6:	697a      	ldr	r2, [r7, #20]
 8015ed8:	68b9      	ldr	r1, [r7, #8]
 8015eda:	68f8      	ldr	r0, [r7, #12]
 8015edc:	f000 f805 	bl	8015eea <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015ee0:	69bb      	ldr	r3, [r7, #24]
	}
 8015ee2:	4618      	mov	r0, r3
 8015ee4:	3720      	adds	r7, #32
 8015ee6:	46bd      	mov	sp, r7
 8015ee8:	bd80      	pop	{r7, pc}

08015eea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015eea:	b580      	push	{r7, lr}
 8015eec:	b084      	sub	sp, #16
 8015eee:	af00      	add	r7, sp, #0
 8015ef0:	60f8      	str	r0, [r7, #12]
 8015ef2:	60b9      	str	r1, [r7, #8]
 8015ef4:	607a      	str	r2, [r7, #4]
 8015ef6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8015ef8:	68bb      	ldr	r3, [r7, #8]
 8015efa:	2b00      	cmp	r3, #0
 8015efc:	d103      	bne.n	8015f06 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015efe:	69bb      	ldr	r3, [r7, #24]
 8015f00:	69ba      	ldr	r2, [r7, #24]
 8015f02:	601a      	str	r2, [r3, #0]
 8015f04:	e002      	b.n	8015f0c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8015f06:	69bb      	ldr	r3, [r7, #24]
 8015f08:	687a      	ldr	r2, [r7, #4]
 8015f0a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8015f0c:	69bb      	ldr	r3, [r7, #24]
 8015f0e:	68fa      	ldr	r2, [r7, #12]
 8015f10:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8015f12:	69bb      	ldr	r3, [r7, #24]
 8015f14:	68ba      	ldr	r2, [r7, #8]
 8015f16:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015f18:	2101      	movs	r1, #1
 8015f1a:	69b8      	ldr	r0, [r7, #24]
 8015f1c:	f7ff ff54 	bl	8015dc8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8015f20:	bf00      	nop
 8015f22:	3710      	adds	r7, #16
 8015f24:	46bd      	mov	sp, r7
 8015f26:	bd80      	pop	{r7, pc}

08015f28 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8015f28:	b580      	push	{r7, lr}
 8015f2a:	b082      	sub	sp, #8
 8015f2c:	af00      	add	r7, sp, #0
 8015f2e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	2b00      	cmp	r3, #0
 8015f34:	d00e      	beq.n	8015f54 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	2200      	movs	r2, #0
 8015f3a:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8015f3c:	687b      	ldr	r3, [r7, #4]
 8015f3e:	2200      	movs	r2, #0
 8015f40:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	2200      	movs	r2, #0
 8015f46:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8015f48:	2300      	movs	r3, #0
 8015f4a:	2200      	movs	r2, #0
 8015f4c:	2100      	movs	r1, #0
 8015f4e:	6878      	ldr	r0, [r7, #4]
 8015f50:	f000 f81c 	bl	8015f8c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8015f54:	bf00      	nop
 8015f56:	3708      	adds	r7, #8
 8015f58:	46bd      	mov	sp, r7
 8015f5a:	bd80      	pop	{r7, pc}

08015f5c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8015f5c:	b580      	push	{r7, lr}
 8015f5e:	b086      	sub	sp, #24
 8015f60:	af00      	add	r7, sp, #0
 8015f62:	4603      	mov	r3, r0
 8015f64:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8015f66:	2301      	movs	r3, #1
 8015f68:	617b      	str	r3, [r7, #20]
 8015f6a:	2300      	movs	r3, #0
 8015f6c:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8015f6e:	79fb      	ldrb	r3, [r7, #7]
 8015f70:	461a      	mov	r2, r3
 8015f72:	6939      	ldr	r1, [r7, #16]
 8015f74:	6978      	ldr	r0, [r7, #20]
 8015f76:	f7ff ff82 	bl	8015e7e <xQueueGenericCreate>
 8015f7a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8015f7c:	68f8      	ldr	r0, [r7, #12]
 8015f7e:	f7ff ffd3 	bl	8015f28 <prvInitialiseMutex>

		return xNewQueue;
 8015f82:	68fb      	ldr	r3, [r7, #12]
	}
 8015f84:	4618      	mov	r0, r3
 8015f86:	3718      	adds	r7, #24
 8015f88:	46bd      	mov	sp, r7
 8015f8a:	bd80      	pop	{r7, pc}

08015f8c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015f8c:	b580      	push	{r7, lr}
 8015f8e:	b08e      	sub	sp, #56	; 0x38
 8015f90:	af00      	add	r7, sp, #0
 8015f92:	60f8      	str	r0, [r7, #12]
 8015f94:	60b9      	str	r1, [r7, #8]
 8015f96:	607a      	str	r2, [r7, #4]
 8015f98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8015f9a:	2300      	movs	r3, #0
 8015f9c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015f9e:	68fb      	ldr	r3, [r7, #12]
 8015fa0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d10a      	bne.n	8015fbe <xQueueGenericSend+0x32>
	__asm volatile
 8015fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fac:	f383 8811 	msr	BASEPRI, r3
 8015fb0:	f3bf 8f6f 	isb	sy
 8015fb4:	f3bf 8f4f 	dsb	sy
 8015fb8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8015fba:	bf00      	nop
 8015fbc:	e7fe      	b.n	8015fbc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015fbe:	68bb      	ldr	r3, [r7, #8]
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d103      	bne.n	8015fcc <xQueueGenericSend+0x40>
 8015fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d101      	bne.n	8015fd0 <xQueueGenericSend+0x44>
 8015fcc:	2301      	movs	r3, #1
 8015fce:	e000      	b.n	8015fd2 <xQueueGenericSend+0x46>
 8015fd0:	2300      	movs	r3, #0
 8015fd2:	2b00      	cmp	r3, #0
 8015fd4:	d10a      	bne.n	8015fec <xQueueGenericSend+0x60>
	__asm volatile
 8015fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fda:	f383 8811 	msr	BASEPRI, r3
 8015fde:	f3bf 8f6f 	isb	sy
 8015fe2:	f3bf 8f4f 	dsb	sy
 8015fe6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8015fe8:	bf00      	nop
 8015fea:	e7fe      	b.n	8015fea <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015fec:	683b      	ldr	r3, [r7, #0]
 8015fee:	2b02      	cmp	r3, #2
 8015ff0:	d103      	bne.n	8015ffa <xQueueGenericSend+0x6e>
 8015ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015ff6:	2b01      	cmp	r3, #1
 8015ff8:	d101      	bne.n	8015ffe <xQueueGenericSend+0x72>
 8015ffa:	2301      	movs	r3, #1
 8015ffc:	e000      	b.n	8016000 <xQueueGenericSend+0x74>
 8015ffe:	2300      	movs	r3, #0
 8016000:	2b00      	cmp	r3, #0
 8016002:	d10a      	bne.n	801601a <xQueueGenericSend+0x8e>
	__asm volatile
 8016004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016008:	f383 8811 	msr	BASEPRI, r3
 801600c:	f3bf 8f6f 	isb	sy
 8016010:	f3bf 8f4f 	dsb	sy
 8016014:	623b      	str	r3, [r7, #32]
}
 8016016:	bf00      	nop
 8016018:	e7fe      	b.n	8016018 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801601a:	f001 f855 	bl	80170c8 <xTaskGetSchedulerState>
 801601e:	4603      	mov	r3, r0
 8016020:	2b00      	cmp	r3, #0
 8016022:	d102      	bne.n	801602a <xQueueGenericSend+0x9e>
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	2b00      	cmp	r3, #0
 8016028:	d101      	bne.n	801602e <xQueueGenericSend+0xa2>
 801602a:	2301      	movs	r3, #1
 801602c:	e000      	b.n	8016030 <xQueueGenericSend+0xa4>
 801602e:	2300      	movs	r3, #0
 8016030:	2b00      	cmp	r3, #0
 8016032:	d10a      	bne.n	801604a <xQueueGenericSend+0xbe>
	__asm volatile
 8016034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016038:	f383 8811 	msr	BASEPRI, r3
 801603c:	f3bf 8f6f 	isb	sy
 8016040:	f3bf 8f4f 	dsb	sy
 8016044:	61fb      	str	r3, [r7, #28]
}
 8016046:	bf00      	nop
 8016048:	e7fe      	b.n	8016048 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801604a:	f001 fb93 	bl	8017774 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801604e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016050:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016056:	429a      	cmp	r2, r3
 8016058:	d302      	bcc.n	8016060 <xQueueGenericSend+0xd4>
 801605a:	683b      	ldr	r3, [r7, #0]
 801605c:	2b02      	cmp	r3, #2
 801605e:	d112      	bne.n	8016086 <xQueueGenericSend+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016060:	683a      	ldr	r2, [r7, #0]
 8016062:	68b9      	ldr	r1, [r7, #8]
 8016064:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016066:	f000 fa1d 	bl	80164a4 <prvCopyDataToQueue>
 801606a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801606c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801606e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016070:	2b00      	cmp	r3, #0
 8016072:	d004      	beq.n	801607e <xQueueGenericSend+0xf2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016076:	3324      	adds	r3, #36	; 0x24
 8016078:	4618      	mov	r0, r3
 801607a:	f000 fe79 	bl	8016d70 <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801607e:	f001 fba9 	bl	80177d4 <vPortExitCritical>
				return pdPASS;
 8016082:	2301      	movs	r3, #1
 8016084:	e062      	b.n	801614c <xQueueGenericSend+0x1c0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016086:	687b      	ldr	r3, [r7, #4]
 8016088:	2b00      	cmp	r3, #0
 801608a:	d103      	bne.n	8016094 <xQueueGenericSend+0x108>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801608c:	f001 fba2 	bl	80177d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8016090:	2300      	movs	r3, #0
 8016092:	e05b      	b.n	801614c <xQueueGenericSend+0x1c0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016096:	2b00      	cmp	r3, #0
 8016098:	d106      	bne.n	80160a8 <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801609a:	f107 0314 	add.w	r3, r7, #20
 801609e:	4618      	mov	r0, r3
 80160a0:	f000 fec8 	bl	8016e34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80160a4:	2301      	movs	r3, #1
 80160a6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80160a8:	f001 fb94 	bl	80177d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80160ac:	f000 fca8 	bl	8016a00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80160b0:	f001 fb60 	bl	8017774 <vPortEnterCritical>
 80160b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80160ba:	b25b      	sxtb	r3, r3
 80160bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80160c0:	d103      	bne.n	80160ca <xQueueGenericSend+0x13e>
 80160c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160c4:	2200      	movs	r2, #0
 80160c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80160ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80160d0:	b25b      	sxtb	r3, r3
 80160d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80160d6:	d103      	bne.n	80160e0 <xQueueGenericSend+0x154>
 80160d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160da:	2200      	movs	r2, #0
 80160dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80160e0:	f001 fb78 	bl	80177d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80160e4:	1d3a      	adds	r2, r7, #4
 80160e6:	f107 0314 	add.w	r3, r7, #20
 80160ea:	4611      	mov	r1, r2
 80160ec:	4618      	mov	r0, r3
 80160ee:	f000 feb7 	bl	8016e60 <xTaskCheckForTimeOut>
 80160f2:	4603      	mov	r3, r0
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d123      	bne.n	8016140 <xQueueGenericSend+0x1b4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80160f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80160fa:	f000 faa5 	bl	8016648 <prvIsQueueFull>
 80160fe:	4603      	mov	r3, r0
 8016100:	2b00      	cmp	r3, #0
 8016102:	d017      	beq.n	8016134 <xQueueGenericSend+0x1a8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8016104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016106:	3310      	adds	r3, #16
 8016108:	687a      	ldr	r2, [r7, #4]
 801610a:	4611      	mov	r1, r2
 801610c:	4618      	mov	r0, r3
 801610e:	f000 fe0b 	bl	8016d28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8016112:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016114:	f000 fa30 	bl	8016578 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016118:	f000 fc80 	bl	8016a1c <xTaskResumeAll>
 801611c:	4603      	mov	r3, r0
 801611e:	2b00      	cmp	r3, #0
 8016120:	d193      	bne.n	801604a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8016122:	4b0c      	ldr	r3, [pc, #48]	; (8016154 <xQueueGenericSend+0x1c8>)
 8016124:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016128:	601a      	str	r2, [r3, #0]
 801612a:	f3bf 8f4f 	dsb	sy
 801612e:	f3bf 8f6f 	isb	sy
 8016132:	e78a      	b.n	801604a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016134:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016136:	f000 fa1f 	bl	8016578 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801613a:	f000 fc6f 	bl	8016a1c <xTaskResumeAll>
 801613e:	e784      	b.n	801604a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8016140:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016142:	f000 fa19 	bl	8016578 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016146:	f000 fc69 	bl	8016a1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801614a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801614c:	4618      	mov	r0, r3
 801614e:	3738      	adds	r7, #56	; 0x38
 8016150:	46bd      	mov	sp, r7
 8016152:	bd80      	pop	{r7, pc}
 8016154:	e000ed04 	.word	0xe000ed04

08016158 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8016158:	b580      	push	{r7, lr}
 801615a:	b08e      	sub	sp, #56	; 0x38
 801615c:	af00      	add	r7, sp, #0
 801615e:	6078      	str	r0, [r7, #4]
 8016160:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016162:	687b      	ldr	r3, [r7, #4]
 8016164:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8016166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016168:	2b00      	cmp	r3, #0
 801616a:	d10a      	bne.n	8016182 <xQueueGiveFromISR+0x2a>
	__asm volatile
 801616c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016170:	f383 8811 	msr	BASEPRI, r3
 8016174:	f3bf 8f6f 	isb	sy
 8016178:	f3bf 8f4f 	dsb	sy
 801617c:	623b      	str	r3, [r7, #32]
}
 801617e:	bf00      	nop
 8016180:	e7fe      	b.n	8016180 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8016182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016186:	2b00      	cmp	r3, #0
 8016188:	d00a      	beq.n	80161a0 <xQueueGiveFromISR+0x48>
	__asm volatile
 801618a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801618e:	f383 8811 	msr	BASEPRI, r3
 8016192:	f3bf 8f6f 	isb	sy
 8016196:	f3bf 8f4f 	dsb	sy
 801619a:	61fb      	str	r3, [r7, #28]
}
 801619c:	bf00      	nop
 801619e:	e7fe      	b.n	801619e <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80161a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80161a2:	681b      	ldr	r3, [r3, #0]
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	d103      	bne.n	80161b0 <xQueueGiveFromISR+0x58>
 80161a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80161aa:	689b      	ldr	r3, [r3, #8]
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	d101      	bne.n	80161b4 <xQueueGiveFromISR+0x5c>
 80161b0:	2301      	movs	r3, #1
 80161b2:	e000      	b.n	80161b6 <xQueueGiveFromISR+0x5e>
 80161b4:	2300      	movs	r3, #0
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d10a      	bne.n	80161d0 <xQueueGiveFromISR+0x78>
	__asm volatile
 80161ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80161be:	f383 8811 	msr	BASEPRI, r3
 80161c2:	f3bf 8f6f 	isb	sy
 80161c6:	f3bf 8f4f 	dsb	sy
 80161ca:	61bb      	str	r3, [r7, #24]
}
 80161cc:	bf00      	nop
 80161ce:	e7fe      	b.n	80161ce <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80161d0:	f001 fbb2 	bl	8017938 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80161d4:	f3ef 8211 	mrs	r2, BASEPRI
 80161d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80161dc:	f383 8811 	msr	BASEPRI, r3
 80161e0:	f3bf 8f6f 	isb	sy
 80161e4:	f3bf 8f4f 	dsb	sy
 80161e8:	617a      	str	r2, [r7, #20]
 80161ea:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80161ec:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80161ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80161f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80161f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80161f4:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80161f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80161f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80161fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80161fc:	429a      	cmp	r2, r3
 80161fe:	d22b      	bcs.n	8016258 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016202:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016206:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801620a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801620c:	1c5a      	adds	r2, r3, #1
 801620e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016210:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016212:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016216:	f1b3 3fff 	cmp.w	r3, #4294967295
 801621a:	d112      	bne.n	8016242 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801621c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801621e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016220:	2b00      	cmp	r3, #0
 8016222:	d016      	beq.n	8016252 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016226:	3324      	adds	r3, #36	; 0x24
 8016228:	4618      	mov	r0, r3
 801622a:	f000 fda1 	bl	8016d70 <xTaskRemoveFromEventList>
 801622e:	4603      	mov	r3, r0
 8016230:	2b00      	cmp	r3, #0
 8016232:	d00e      	beq.n	8016252 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016234:	683b      	ldr	r3, [r7, #0]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d00b      	beq.n	8016252 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801623a:	683b      	ldr	r3, [r7, #0]
 801623c:	2201      	movs	r2, #1
 801623e:	601a      	str	r2, [r3, #0]
 8016240:	e007      	b.n	8016252 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016242:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016246:	3301      	adds	r3, #1
 8016248:	b2db      	uxtb	r3, r3
 801624a:	b25a      	sxtb	r2, r3
 801624c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801624e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8016252:	2301      	movs	r3, #1
 8016254:	637b      	str	r3, [r7, #52]	; 0x34
 8016256:	e001      	b.n	801625c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016258:	2300      	movs	r3, #0
 801625a:	637b      	str	r3, [r7, #52]	; 0x34
 801625c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801625e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016260:	68fb      	ldr	r3, [r7, #12]
 8016262:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8016266:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801626a:	4618      	mov	r0, r3
 801626c:	3738      	adds	r7, #56	; 0x38
 801626e:	46bd      	mov	sp, r7
 8016270:	bd80      	pop	{r7, pc}
	...

08016274 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8016274:	b580      	push	{r7, lr}
 8016276:	b08e      	sub	sp, #56	; 0x38
 8016278:	af00      	add	r7, sp, #0
 801627a:	6078      	str	r0, [r7, #4]
 801627c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801627e:	2300      	movs	r3, #0
 8016280:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8016286:	2300      	movs	r3, #0
 8016288:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801628a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801628c:	2b00      	cmp	r3, #0
 801628e:	d10a      	bne.n	80162a6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8016290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016294:	f383 8811 	msr	BASEPRI, r3
 8016298:	f3bf 8f6f 	isb	sy
 801629c:	f3bf 8f4f 	dsb	sy
 80162a0:	623b      	str	r3, [r7, #32]
}
 80162a2:	bf00      	nop
 80162a4:	e7fe      	b.n	80162a4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80162a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80162aa:	2b00      	cmp	r3, #0
 80162ac:	d00a      	beq.n	80162c4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80162ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162b2:	f383 8811 	msr	BASEPRI, r3
 80162b6:	f3bf 8f6f 	isb	sy
 80162ba:	f3bf 8f4f 	dsb	sy
 80162be:	61fb      	str	r3, [r7, #28]
}
 80162c0:	bf00      	nop
 80162c2:	e7fe      	b.n	80162c2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80162c4:	f000 ff00 	bl	80170c8 <xTaskGetSchedulerState>
 80162c8:	4603      	mov	r3, r0
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	d102      	bne.n	80162d4 <xQueueSemaphoreTake+0x60>
 80162ce:	683b      	ldr	r3, [r7, #0]
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	d101      	bne.n	80162d8 <xQueueSemaphoreTake+0x64>
 80162d4:	2301      	movs	r3, #1
 80162d6:	e000      	b.n	80162da <xQueueSemaphoreTake+0x66>
 80162d8:	2300      	movs	r3, #0
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d10a      	bne.n	80162f4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80162de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162e2:	f383 8811 	msr	BASEPRI, r3
 80162e6:	f3bf 8f6f 	isb	sy
 80162ea:	f3bf 8f4f 	dsb	sy
 80162ee:	61bb      	str	r3, [r7, #24]
}
 80162f0:	bf00      	nop
 80162f2:	e7fe      	b.n	80162f2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80162f4:	f001 fa3e 	bl	8017774 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80162f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80162fc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80162fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016300:	2b00      	cmp	r3, #0
 8016302:	d019      	beq.n	8016338 <xQueueSemaphoreTake+0xc4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8016304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016306:	1e5a      	subs	r2, r3, #1
 8016308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801630a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801630c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801630e:	681b      	ldr	r3, [r3, #0]
 8016310:	2b00      	cmp	r3, #0
 8016312:	d104      	bne.n	801631e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8016314:	f001 f880 	bl	8017418 <pvTaskIncrementMutexHeldCount>
 8016318:	4602      	mov	r2, r0
 801631a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801631c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801631e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016320:	691b      	ldr	r3, [r3, #16]
 8016322:	2b00      	cmp	r3, #0
 8016324:	d004      	beq.n	8016330 <xQueueSemaphoreTake+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016328:	3310      	adds	r3, #16
 801632a:	4618      	mov	r0, r3
 801632c:	f000 fd20 	bl	8016d70 <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016330:	f001 fa50 	bl	80177d4 <vPortExitCritical>
				return pdPASS;
 8016334:	2301      	movs	r3, #1
 8016336:	e097      	b.n	8016468 <xQueueSemaphoreTake+0x1f4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016338:	683b      	ldr	r3, [r7, #0]
 801633a:	2b00      	cmp	r3, #0
 801633c:	d111      	bne.n	8016362 <xQueueSemaphoreTake+0xee>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801633e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016340:	2b00      	cmp	r3, #0
 8016342:	d00a      	beq.n	801635a <xQueueSemaphoreTake+0xe6>
	__asm volatile
 8016344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016348:	f383 8811 	msr	BASEPRI, r3
 801634c:	f3bf 8f6f 	isb	sy
 8016350:	f3bf 8f4f 	dsb	sy
 8016354:	617b      	str	r3, [r7, #20]
}
 8016356:	bf00      	nop
 8016358:	e7fe      	b.n	8016358 <xQueueSemaphoreTake+0xe4>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 801635a:	f001 fa3b 	bl	80177d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801635e:	2300      	movs	r3, #0
 8016360:	e082      	b.n	8016468 <xQueueSemaphoreTake+0x1f4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016362:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016364:	2b00      	cmp	r3, #0
 8016366:	d106      	bne.n	8016376 <xQueueSemaphoreTake+0x102>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016368:	f107 030c 	add.w	r3, r7, #12
 801636c:	4618      	mov	r0, r3
 801636e:	f000 fd61 	bl	8016e34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016372:	2301      	movs	r3, #1
 8016374:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016376:	f001 fa2d 	bl	80177d4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801637a:	f000 fb41 	bl	8016a00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801637e:	f001 f9f9 	bl	8017774 <vPortEnterCritical>
 8016382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016384:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016388:	b25b      	sxtb	r3, r3
 801638a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801638e:	d103      	bne.n	8016398 <xQueueSemaphoreTake+0x124>
 8016390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016392:	2200      	movs	r2, #0
 8016394:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801639a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801639e:	b25b      	sxtb	r3, r3
 80163a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163a4:	d103      	bne.n	80163ae <xQueueSemaphoreTake+0x13a>
 80163a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80163a8:	2200      	movs	r2, #0
 80163aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80163ae:	f001 fa11 	bl	80177d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80163b2:	463a      	mov	r2, r7
 80163b4:	f107 030c 	add.w	r3, r7, #12
 80163b8:	4611      	mov	r1, r2
 80163ba:	4618      	mov	r0, r3
 80163bc:	f000 fd50 	bl	8016e60 <xTaskCheckForTimeOut>
 80163c0:	4603      	mov	r3, r0
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d132      	bne.n	801642c <xQueueSemaphoreTake+0x1b8>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80163c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80163c8:	f000 f928 	bl	801661c <prvIsQueueEmpty>
 80163cc:	4603      	mov	r3, r0
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d026      	beq.n	8016420 <xQueueSemaphoreTake+0x1ac>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80163d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80163d4:	681b      	ldr	r3, [r3, #0]
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d109      	bne.n	80163ee <xQueueSemaphoreTake+0x17a>
					{
						taskENTER_CRITICAL();
 80163da:	f001 f9cb 	bl	8017774 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80163de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80163e0:	689b      	ldr	r3, [r3, #8]
 80163e2:	4618      	mov	r0, r3
 80163e4:	f000 fe8e 	bl	8017104 <xTaskPriorityInherit>
 80163e8:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80163ea:	f001 f9f3 	bl	80177d4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80163ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80163f0:	3324      	adds	r3, #36	; 0x24
 80163f2:	683a      	ldr	r2, [r7, #0]
 80163f4:	4611      	mov	r1, r2
 80163f6:	4618      	mov	r0, r3
 80163f8:	f000 fc96 	bl	8016d28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80163fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80163fe:	f000 f8bb 	bl	8016578 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016402:	f000 fb0b 	bl	8016a1c <xTaskResumeAll>
 8016406:	4603      	mov	r3, r0
 8016408:	2b00      	cmp	r3, #0
 801640a:	f47f af73 	bne.w	80162f4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 801640e:	4b18      	ldr	r3, [pc, #96]	; (8016470 <xQueueSemaphoreTake+0x1fc>)
 8016410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016414:	601a      	str	r2, [r3, #0]
 8016416:	f3bf 8f4f 	dsb	sy
 801641a:	f3bf 8f6f 	isb	sy
 801641e:	e769      	b.n	80162f4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8016420:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016422:	f000 f8a9 	bl	8016578 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016426:	f000 faf9 	bl	8016a1c <xTaskResumeAll>
 801642a:	e763      	b.n	80162f4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801642c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801642e:	f000 f8a3 	bl	8016578 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016432:	f000 faf3 	bl	8016a1c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016436:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016438:	f000 f8f0 	bl	801661c <prvIsQueueEmpty>
 801643c:	4603      	mov	r3, r0
 801643e:	2b00      	cmp	r3, #0
 8016440:	f43f af58 	beq.w	80162f4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8016444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016446:	2b00      	cmp	r3, #0
 8016448:	d00d      	beq.n	8016466 <xQueueSemaphoreTake+0x1f2>
					{
						taskENTER_CRITICAL();
 801644a:	f001 f993 	bl	8017774 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801644e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016450:	f000 f810 	bl	8016474 <prvGetDisinheritPriorityAfterTimeout>
 8016454:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8016456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016458:	689b      	ldr	r3, [r3, #8]
 801645a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801645c:	4618      	mov	r0, r3
 801645e:	f000 ff4d 	bl	80172fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8016462:	f001 f9b7 	bl	80177d4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016466:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016468:	4618      	mov	r0, r3
 801646a:	3738      	adds	r7, #56	; 0x38
 801646c:	46bd      	mov	sp, r7
 801646e:	bd80      	pop	{r7, pc}
 8016470:	e000ed04 	.word	0xe000ed04

08016474 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8016474:	b480      	push	{r7}
 8016476:	b085      	sub	sp, #20
 8016478:	af00      	add	r7, sp, #0
 801647a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016480:	2b00      	cmp	r3, #0
 8016482:	d006      	beq.n	8016492 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016488:	681b      	ldr	r3, [r3, #0]
 801648a:	f1c3 0307 	rsb	r3, r3, #7
 801648e:	60fb      	str	r3, [r7, #12]
 8016490:	e001      	b.n	8016496 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8016492:	2300      	movs	r3, #0
 8016494:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8016496:	68fb      	ldr	r3, [r7, #12]
	}
 8016498:	4618      	mov	r0, r3
 801649a:	3714      	adds	r7, #20
 801649c:	46bd      	mov	sp, r7
 801649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164a2:	4770      	bx	lr

080164a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80164a4:	b580      	push	{r7, lr}
 80164a6:	b086      	sub	sp, #24
 80164a8:	af00      	add	r7, sp, #0
 80164aa:	60f8      	str	r0, [r7, #12]
 80164ac:	60b9      	str	r1, [r7, #8]
 80164ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80164b0:	2300      	movs	r3, #0
 80164b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80164b4:	68fb      	ldr	r3, [r7, #12]
 80164b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80164b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80164ba:	68fb      	ldr	r3, [r7, #12]
 80164bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d10d      	bne.n	80164de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80164c2:	68fb      	ldr	r3, [r7, #12]
 80164c4:	681b      	ldr	r3, [r3, #0]
 80164c6:	2b00      	cmp	r3, #0
 80164c8:	d14d      	bne.n	8016566 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80164ca:	68fb      	ldr	r3, [r7, #12]
 80164cc:	689b      	ldr	r3, [r3, #8]
 80164ce:	4618      	mov	r0, r3
 80164d0:	f000 fe8e 	bl	80171f0 <xTaskPriorityDisinherit>
 80164d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80164d6:	68fb      	ldr	r3, [r7, #12]
 80164d8:	2200      	movs	r2, #0
 80164da:	609a      	str	r2, [r3, #8]
 80164dc:	e043      	b.n	8016566 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d119      	bne.n	8016518 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80164e4:	68fb      	ldr	r3, [r7, #12]
 80164e6:	6858      	ldr	r0, [r3, #4]
 80164e8:	68fb      	ldr	r3, [r7, #12]
 80164ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80164ec:	461a      	mov	r2, r3
 80164ee:	68b9      	ldr	r1, [r7, #8]
 80164f0:	f001 fca6 	bl	8017e40 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80164f4:	68fb      	ldr	r3, [r7, #12]
 80164f6:	685a      	ldr	r2, [r3, #4]
 80164f8:	68fb      	ldr	r3, [r7, #12]
 80164fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80164fc:	441a      	add	r2, r3
 80164fe:	68fb      	ldr	r3, [r7, #12]
 8016500:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016502:	68fb      	ldr	r3, [r7, #12]
 8016504:	685a      	ldr	r2, [r3, #4]
 8016506:	68fb      	ldr	r3, [r7, #12]
 8016508:	689b      	ldr	r3, [r3, #8]
 801650a:	429a      	cmp	r2, r3
 801650c:	d32b      	bcc.n	8016566 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801650e:	68fb      	ldr	r3, [r7, #12]
 8016510:	681a      	ldr	r2, [r3, #0]
 8016512:	68fb      	ldr	r3, [r7, #12]
 8016514:	605a      	str	r2, [r3, #4]
 8016516:	e026      	b.n	8016566 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8016518:	68fb      	ldr	r3, [r7, #12]
 801651a:	68d8      	ldr	r0, [r3, #12]
 801651c:	68fb      	ldr	r3, [r7, #12]
 801651e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016520:	461a      	mov	r2, r3
 8016522:	68b9      	ldr	r1, [r7, #8]
 8016524:	f001 fc8c 	bl	8017e40 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	68da      	ldr	r2, [r3, #12]
 801652c:	68fb      	ldr	r3, [r7, #12]
 801652e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016530:	425b      	negs	r3, r3
 8016532:	441a      	add	r2, r3
 8016534:	68fb      	ldr	r3, [r7, #12]
 8016536:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016538:	68fb      	ldr	r3, [r7, #12]
 801653a:	68da      	ldr	r2, [r3, #12]
 801653c:	68fb      	ldr	r3, [r7, #12]
 801653e:	681b      	ldr	r3, [r3, #0]
 8016540:	429a      	cmp	r2, r3
 8016542:	d207      	bcs.n	8016554 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8016544:	68fb      	ldr	r3, [r7, #12]
 8016546:	689a      	ldr	r2, [r3, #8]
 8016548:	68fb      	ldr	r3, [r7, #12]
 801654a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801654c:	425b      	negs	r3, r3
 801654e:	441a      	add	r2, r3
 8016550:	68fb      	ldr	r3, [r7, #12]
 8016552:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8016554:	687b      	ldr	r3, [r7, #4]
 8016556:	2b02      	cmp	r3, #2
 8016558:	d105      	bne.n	8016566 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801655a:	693b      	ldr	r3, [r7, #16]
 801655c:	2b00      	cmp	r3, #0
 801655e:	d002      	beq.n	8016566 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8016560:	693b      	ldr	r3, [r7, #16]
 8016562:	3b01      	subs	r3, #1
 8016564:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016566:	693b      	ldr	r3, [r7, #16]
 8016568:	1c5a      	adds	r2, r3, #1
 801656a:	68fb      	ldr	r3, [r7, #12]
 801656c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801656e:	697b      	ldr	r3, [r7, #20]
}
 8016570:	4618      	mov	r0, r3
 8016572:	3718      	adds	r7, #24
 8016574:	46bd      	mov	sp, r7
 8016576:	bd80      	pop	{r7, pc}

08016578 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8016578:	b580      	push	{r7, lr}
 801657a:	b084      	sub	sp, #16
 801657c:	af00      	add	r7, sp, #0
 801657e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8016580:	f001 f8f8 	bl	8017774 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801658a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801658c:	e011      	b.n	80165b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016592:	2b00      	cmp	r3, #0
 8016594:	d012      	beq.n	80165bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	3324      	adds	r3, #36	; 0x24
 801659a:	4618      	mov	r0, r3
 801659c:	f000 fbe8 	bl	8016d70 <xTaskRemoveFromEventList>
 80165a0:	4603      	mov	r3, r0
 80165a2:	2b00      	cmp	r3, #0
 80165a4:	d001      	beq.n	80165aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80165a6:	f000 fccd 	bl	8016f44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80165aa:	7bfb      	ldrb	r3, [r7, #15]
 80165ac:	3b01      	subs	r3, #1
 80165ae:	b2db      	uxtb	r3, r3
 80165b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80165b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80165b6:	2b00      	cmp	r3, #0
 80165b8:	dce9      	bgt.n	801658e <prvUnlockQueue+0x16>
 80165ba:	e000      	b.n	80165be <prvUnlockQueue+0x46>
					break;
 80165bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	22ff      	movs	r2, #255	; 0xff
 80165c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80165c6:	f001 f905 	bl	80177d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80165ca:	f001 f8d3 	bl	8017774 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80165d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80165d6:	e011      	b.n	80165fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80165d8:	687b      	ldr	r3, [r7, #4]
 80165da:	691b      	ldr	r3, [r3, #16]
 80165dc:	2b00      	cmp	r3, #0
 80165de:	d012      	beq.n	8016606 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80165e0:	687b      	ldr	r3, [r7, #4]
 80165e2:	3310      	adds	r3, #16
 80165e4:	4618      	mov	r0, r3
 80165e6:	f000 fbc3 	bl	8016d70 <xTaskRemoveFromEventList>
 80165ea:	4603      	mov	r3, r0
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d001      	beq.n	80165f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80165f0:	f000 fca8 	bl	8016f44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80165f4:	7bbb      	ldrb	r3, [r7, #14]
 80165f6:	3b01      	subs	r3, #1
 80165f8:	b2db      	uxtb	r3, r3
 80165fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80165fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016600:	2b00      	cmp	r3, #0
 8016602:	dce9      	bgt.n	80165d8 <prvUnlockQueue+0x60>
 8016604:	e000      	b.n	8016608 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8016606:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	22ff      	movs	r2, #255	; 0xff
 801660c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8016610:	f001 f8e0 	bl	80177d4 <vPortExitCritical>
}
 8016614:	bf00      	nop
 8016616:	3710      	adds	r7, #16
 8016618:	46bd      	mov	sp, r7
 801661a:	bd80      	pop	{r7, pc}

0801661c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801661c:	b580      	push	{r7, lr}
 801661e:	b084      	sub	sp, #16
 8016620:	af00      	add	r7, sp, #0
 8016622:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016624:	f001 f8a6 	bl	8017774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8016628:	687b      	ldr	r3, [r7, #4]
 801662a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801662c:	2b00      	cmp	r3, #0
 801662e:	d102      	bne.n	8016636 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8016630:	2301      	movs	r3, #1
 8016632:	60fb      	str	r3, [r7, #12]
 8016634:	e001      	b.n	801663a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8016636:	2300      	movs	r3, #0
 8016638:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801663a:	f001 f8cb 	bl	80177d4 <vPortExitCritical>

	return xReturn;
 801663e:	68fb      	ldr	r3, [r7, #12]
}
 8016640:	4618      	mov	r0, r3
 8016642:	3710      	adds	r7, #16
 8016644:	46bd      	mov	sp, r7
 8016646:	bd80      	pop	{r7, pc}

08016648 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8016648:	b580      	push	{r7, lr}
 801664a:	b084      	sub	sp, #16
 801664c:	af00      	add	r7, sp, #0
 801664e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016650:	f001 f890 	bl	8017774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016658:	687b      	ldr	r3, [r7, #4]
 801665a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801665c:	429a      	cmp	r2, r3
 801665e:	d102      	bne.n	8016666 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8016660:	2301      	movs	r3, #1
 8016662:	60fb      	str	r3, [r7, #12]
 8016664:	e001      	b.n	801666a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8016666:	2300      	movs	r3, #0
 8016668:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801666a:	f001 f8b3 	bl	80177d4 <vPortExitCritical>

	return xReturn;
 801666e:	68fb      	ldr	r3, [r7, #12]
}
 8016670:	4618      	mov	r0, r3
 8016672:	3710      	adds	r7, #16
 8016674:	46bd      	mov	sp, r7
 8016676:	bd80      	pop	{r7, pc}

08016678 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8016678:	b580      	push	{r7, lr}
 801667a:	b08c      	sub	sp, #48	; 0x30
 801667c:	af04      	add	r7, sp, #16
 801667e:	60f8      	str	r0, [r7, #12]
 8016680:	60b9      	str	r1, [r7, #8]
 8016682:	603b      	str	r3, [r7, #0]
 8016684:	4613      	mov	r3, r2
 8016686:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8016688:	88fb      	ldrh	r3, [r7, #6]
 801668a:	009b      	lsls	r3, r3, #2
 801668c:	4618      	mov	r0, r3
 801668e:	f001 f993 	bl	80179b8 <pvPortMalloc>
 8016692:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8016694:	697b      	ldr	r3, [r7, #20]
 8016696:	2b00      	cmp	r3, #0
 8016698:	d00e      	beq.n	80166b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801669a:	20b4      	movs	r0, #180	; 0xb4
 801669c:	f001 f98c 	bl	80179b8 <pvPortMalloc>
 80166a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80166a2:	69fb      	ldr	r3, [r7, #28]
 80166a4:	2b00      	cmp	r3, #0
 80166a6:	d003      	beq.n	80166b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80166a8:	69fb      	ldr	r3, [r7, #28]
 80166aa:	697a      	ldr	r2, [r7, #20]
 80166ac:	631a      	str	r2, [r3, #48]	; 0x30
 80166ae:	e005      	b.n	80166bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80166b0:	6978      	ldr	r0, [r7, #20]
 80166b2:	f001 fa4d 	bl	8017b50 <vPortFree>
 80166b6:	e001      	b.n	80166bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80166b8:	2300      	movs	r3, #0
 80166ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80166bc:	69fb      	ldr	r3, [r7, #28]
 80166be:	2b00      	cmp	r3, #0
 80166c0:	d013      	beq.n	80166ea <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80166c2:	88fa      	ldrh	r2, [r7, #6]
 80166c4:	2300      	movs	r3, #0
 80166c6:	9303      	str	r3, [sp, #12]
 80166c8:	69fb      	ldr	r3, [r7, #28]
 80166ca:	9302      	str	r3, [sp, #8]
 80166cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80166ce:	9301      	str	r3, [sp, #4]
 80166d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80166d2:	9300      	str	r3, [sp, #0]
 80166d4:	683b      	ldr	r3, [r7, #0]
 80166d6:	68b9      	ldr	r1, [r7, #8]
 80166d8:	68f8      	ldr	r0, [r7, #12]
 80166da:	f000 f80f 	bl	80166fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80166de:	69f8      	ldr	r0, [r7, #28]
 80166e0:	f000 f8ae 	bl	8016840 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80166e4:	2301      	movs	r3, #1
 80166e6:	61bb      	str	r3, [r7, #24]
 80166e8:	e002      	b.n	80166f0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80166ea:	f04f 33ff 	mov.w	r3, #4294967295
 80166ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80166f0:	69bb      	ldr	r3, [r7, #24]
	}
 80166f2:	4618      	mov	r0, r3
 80166f4:	3720      	adds	r7, #32
 80166f6:	46bd      	mov	sp, r7
 80166f8:	bd80      	pop	{r7, pc}
	...

080166fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80166fc:	b580      	push	{r7, lr}
 80166fe:	b088      	sub	sp, #32
 8016700:	af00      	add	r7, sp, #0
 8016702:	60f8      	str	r0, [r7, #12]
 8016704:	60b9      	str	r1, [r7, #8]
 8016706:	607a      	str	r2, [r7, #4]
 8016708:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801670a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801670c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801670e:	687b      	ldr	r3, [r7, #4]
 8016710:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8016714:	3b01      	subs	r3, #1
 8016716:	009b      	lsls	r3, r3, #2
 8016718:	4413      	add	r3, r2
 801671a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801671c:	69bb      	ldr	r3, [r7, #24]
 801671e:	f023 0307 	bic.w	r3, r3, #7
 8016722:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8016724:	69bb      	ldr	r3, [r7, #24]
 8016726:	f003 0307 	and.w	r3, r3, #7
 801672a:	2b00      	cmp	r3, #0
 801672c:	d00a      	beq.n	8016744 <prvInitialiseNewTask+0x48>
	__asm volatile
 801672e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016732:	f383 8811 	msr	BASEPRI, r3
 8016736:	f3bf 8f6f 	isb	sy
 801673a:	f3bf 8f4f 	dsb	sy
 801673e:	617b      	str	r3, [r7, #20]
}
 8016740:	bf00      	nop
 8016742:	e7fe      	b.n	8016742 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8016744:	68bb      	ldr	r3, [r7, #8]
 8016746:	2b00      	cmp	r3, #0
 8016748:	d01f      	beq.n	801678a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801674a:	2300      	movs	r3, #0
 801674c:	61fb      	str	r3, [r7, #28]
 801674e:	e012      	b.n	8016776 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016750:	68ba      	ldr	r2, [r7, #8]
 8016752:	69fb      	ldr	r3, [r7, #28]
 8016754:	4413      	add	r3, r2
 8016756:	7819      	ldrb	r1, [r3, #0]
 8016758:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801675a:	69fb      	ldr	r3, [r7, #28]
 801675c:	4413      	add	r3, r2
 801675e:	3334      	adds	r3, #52	; 0x34
 8016760:	460a      	mov	r2, r1
 8016762:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8016764:	68ba      	ldr	r2, [r7, #8]
 8016766:	69fb      	ldr	r3, [r7, #28]
 8016768:	4413      	add	r3, r2
 801676a:	781b      	ldrb	r3, [r3, #0]
 801676c:	2b00      	cmp	r3, #0
 801676e:	d006      	beq.n	801677e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016770:	69fb      	ldr	r3, [r7, #28]
 8016772:	3301      	adds	r3, #1
 8016774:	61fb      	str	r3, [r7, #28]
 8016776:	69fb      	ldr	r3, [r7, #28]
 8016778:	2b0f      	cmp	r3, #15
 801677a:	d9e9      	bls.n	8016750 <prvInitialiseNewTask+0x54>
 801677c:	e000      	b.n	8016780 <prvInitialiseNewTask+0x84>
			{
				break;
 801677e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8016780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016782:	2200      	movs	r2, #0
 8016784:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8016788:	e003      	b.n	8016792 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801678a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801678c:	2200      	movs	r2, #0
 801678e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8016792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016794:	2b06      	cmp	r3, #6
 8016796:	d901      	bls.n	801679c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8016798:	2306      	movs	r3, #6
 801679a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801679c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801679e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80167a0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80167a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80167a6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80167a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167aa:	2200      	movs	r2, #0
 80167ac:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80167ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167b0:	3304      	adds	r3, #4
 80167b2:	4618      	mov	r0, r3
 80167b4:	f7ff fa74 	bl	8015ca0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80167b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167ba:	3318      	adds	r3, #24
 80167bc:	4618      	mov	r0, r3
 80167be:	f7ff fa6f 	bl	8015ca0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80167c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80167c6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80167c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80167ca:	f1c3 0207 	rsb	r2, r3, #7
 80167ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167d0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80167d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80167d6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80167d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167da:	2200      	movs	r2, #0
 80167dc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80167e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167e2:	2200      	movs	r2, #0
 80167e4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80167e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167ea:	334c      	adds	r3, #76	; 0x4c
 80167ec:	2260      	movs	r2, #96	; 0x60
 80167ee:	2100      	movs	r1, #0
 80167f0:	4618      	mov	r0, r3
 80167f2:	f001 fb33 	bl	8017e5c <memset>
 80167f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167f8:	4a0e      	ldr	r2, [pc, #56]	; (8016834 <prvInitialiseNewTask+0x138>)
 80167fa:	651a      	str	r2, [r3, #80]	; 0x50
 80167fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167fe:	4a0e      	ldr	r2, [pc, #56]	; (8016838 <prvInitialiseNewTask+0x13c>)
 8016800:	655a      	str	r2, [r3, #84]	; 0x54
 8016802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016804:	4a0d      	ldr	r2, [pc, #52]	; (801683c <prvInitialiseNewTask+0x140>)
 8016806:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 8016808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801680a:	2200      	movs	r2, #0
 801680c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016810:	683a      	ldr	r2, [r7, #0]
 8016812:	68f9      	ldr	r1, [r7, #12]
 8016814:	69b8      	ldr	r0, [r7, #24]
 8016816:	f000 fe7d 	bl	8017514 <pxPortInitialiseStack>
 801681a:	4602      	mov	r2, r0
 801681c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801681e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016822:	2b00      	cmp	r3, #0
 8016824:	d002      	beq.n	801682c <prvInitialiseNewTask+0x130>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8016826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016828:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801682a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801682c:	bf00      	nop
 801682e:	3720      	adds	r7, #32
 8016830:	46bd      	mov	sp, r7
 8016832:	bd80      	pop	{r7, pc}
 8016834:	08019248 	.word	0x08019248
 8016838:	08019268 	.word	0x08019268
 801683c:	08019228 	.word	0x08019228

08016840 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016840:	b580      	push	{r7, lr}
 8016842:	b082      	sub	sp, #8
 8016844:	af00      	add	r7, sp, #0
 8016846:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016848:	f000 ff94 	bl	8017774 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801684c:	4b24      	ldr	r3, [pc, #144]	; (80168e0 <prvAddNewTaskToReadyList+0xa0>)
 801684e:	681b      	ldr	r3, [r3, #0]
 8016850:	3301      	adds	r3, #1
 8016852:	4a23      	ldr	r2, [pc, #140]	; (80168e0 <prvAddNewTaskToReadyList+0xa0>)
 8016854:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016856:	4b23      	ldr	r3, [pc, #140]	; (80168e4 <prvAddNewTaskToReadyList+0xa4>)
 8016858:	681b      	ldr	r3, [r3, #0]
 801685a:	2b00      	cmp	r3, #0
 801685c:	d109      	bne.n	8016872 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801685e:	4a21      	ldr	r2, [pc, #132]	; (80168e4 <prvAddNewTaskToReadyList+0xa4>)
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016864:	4b1e      	ldr	r3, [pc, #120]	; (80168e0 <prvAddNewTaskToReadyList+0xa0>)
 8016866:	681b      	ldr	r3, [r3, #0]
 8016868:	2b01      	cmp	r3, #1
 801686a:	d110      	bne.n	801688e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801686c:	f000 fb88 	bl	8016f80 <prvInitialiseTaskLists>
 8016870:	e00d      	b.n	801688e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8016872:	4b1d      	ldr	r3, [pc, #116]	; (80168e8 <prvAddNewTaskToReadyList+0xa8>)
 8016874:	681b      	ldr	r3, [r3, #0]
 8016876:	2b00      	cmp	r3, #0
 8016878:	d109      	bne.n	801688e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801687a:	4b1a      	ldr	r3, [pc, #104]	; (80168e4 <prvAddNewTaskToReadyList+0xa4>)
 801687c:	681b      	ldr	r3, [r3, #0]
 801687e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016884:	429a      	cmp	r2, r3
 8016886:	d802      	bhi.n	801688e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016888:	4a16      	ldr	r2, [pc, #88]	; (80168e4 <prvAddNewTaskToReadyList+0xa4>)
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801688e:	4b17      	ldr	r3, [pc, #92]	; (80168ec <prvAddNewTaskToReadyList+0xac>)
 8016890:	681b      	ldr	r3, [r3, #0]
 8016892:	3301      	adds	r3, #1
 8016894:	4a15      	ldr	r2, [pc, #84]	; (80168ec <prvAddNewTaskToReadyList+0xac>)
 8016896:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801689c:	2201      	movs	r2, #1
 801689e:	409a      	lsls	r2, r3
 80168a0:	4b13      	ldr	r3, [pc, #76]	; (80168f0 <prvAddNewTaskToReadyList+0xb0>)
 80168a2:	681b      	ldr	r3, [r3, #0]
 80168a4:	4313      	orrs	r3, r2
 80168a6:	4a12      	ldr	r2, [pc, #72]	; (80168f0 <prvAddNewTaskToReadyList+0xb0>)
 80168a8:	6013      	str	r3, [r2, #0]
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80168ae:	4613      	mov	r3, r2
 80168b0:	009b      	lsls	r3, r3, #2
 80168b2:	4413      	add	r3, r2
 80168b4:	009b      	lsls	r3, r3, #2
 80168b6:	4a0f      	ldr	r2, [pc, #60]	; (80168f4 <prvAddNewTaskToReadyList+0xb4>)
 80168b8:	441a      	add	r2, r3
 80168ba:	687b      	ldr	r3, [r7, #4]
 80168bc:	3304      	adds	r3, #4
 80168be:	4619      	mov	r1, r3
 80168c0:	4610      	mov	r0, r2
 80168c2:	f7ff f9fa 	bl	8015cba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80168c6:	f000 ff85 	bl	80177d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80168ca:	4b07      	ldr	r3, [pc, #28]	; (80168e8 <prvAddNewTaskToReadyList+0xa8>)
 80168cc:	681b      	ldr	r3, [r3, #0]
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d001      	beq.n	80168d6 <prvAddNewTaskToReadyList+0x96>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80168d2:	4b04      	ldr	r3, [pc, #16]	; (80168e4 <prvAddNewTaskToReadyList+0xa4>)
 80168d4:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80168d6:	bf00      	nop
 80168d8:	3708      	adds	r7, #8
 80168da:	46bd      	mov	sp, r7
 80168dc:	bd80      	pop	{r7, pc}
 80168de:	bf00      	nop
 80168e0:	20000b24 	.word	0x20000b24
 80168e4:	20000a24 	.word	0x20000a24
 80168e8:	20000b30 	.word	0x20000b30
 80168ec:	20000b40 	.word	0x20000b40
 80168f0:	20000b2c 	.word	0x20000b2c
 80168f4:	20000a28 	.word	0x20000a28

080168f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80168f8:	b580      	push	{r7, lr}
 80168fa:	b084      	sub	sp, #16
 80168fc:	af00      	add	r7, sp, #0
 80168fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016900:	2300      	movs	r3, #0
 8016902:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016904:	687b      	ldr	r3, [r7, #4]
 8016906:	2b00      	cmp	r3, #0
 8016908:	d017      	beq.n	801693a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801690a:	4b13      	ldr	r3, [pc, #76]	; (8016958 <vTaskDelay+0x60>)
 801690c:	681b      	ldr	r3, [r3, #0]
 801690e:	2b00      	cmp	r3, #0
 8016910:	d00a      	beq.n	8016928 <vTaskDelay+0x30>
	__asm volatile
 8016912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016916:	f383 8811 	msr	BASEPRI, r3
 801691a:	f3bf 8f6f 	isb	sy
 801691e:	f3bf 8f4f 	dsb	sy
 8016922:	60bb      	str	r3, [r7, #8]
}
 8016924:	bf00      	nop
 8016926:	e7fe      	b.n	8016926 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8016928:	f000 f86a 	bl	8016a00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801692c:	2100      	movs	r1, #0
 801692e:	6878      	ldr	r0, [r7, #4]
 8016930:	f000 fd86 	bl	8017440 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8016934:	f000 f872 	bl	8016a1c <xTaskResumeAll>
 8016938:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801693a:	68fb      	ldr	r3, [r7, #12]
 801693c:	2b00      	cmp	r3, #0
 801693e:	d107      	bne.n	8016950 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8016940:	4b06      	ldr	r3, [pc, #24]	; (801695c <vTaskDelay+0x64>)
 8016942:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016946:	601a      	str	r2, [r3, #0]
 8016948:	f3bf 8f4f 	dsb	sy
 801694c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016950:	bf00      	nop
 8016952:	3710      	adds	r7, #16
 8016954:	46bd      	mov	sp, r7
 8016956:	bd80      	pop	{r7, pc}
 8016958:	20000b4c 	.word	0x20000b4c
 801695c:	e000ed04 	.word	0xe000ed04

08016960 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8016960:	b580      	push	{r7, lr}
 8016962:	b086      	sub	sp, #24
 8016964:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8016966:	4b1e      	ldr	r3, [pc, #120]	; (80169e0 <vTaskStartScheduler+0x80>)
 8016968:	9301      	str	r3, [sp, #4]
 801696a:	2300      	movs	r3, #0
 801696c:	9300      	str	r3, [sp, #0]
 801696e:	2300      	movs	r3, #0
 8016970:	2280      	movs	r2, #128	; 0x80
 8016972:	491c      	ldr	r1, [pc, #112]	; (80169e4 <vTaskStartScheduler+0x84>)
 8016974:	481c      	ldr	r0, [pc, #112]	; (80169e8 <vTaskStartScheduler+0x88>)
 8016976:	f7ff fe7f 	bl	8016678 <xTaskCreate>
 801697a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801697c:	68fb      	ldr	r3, [r7, #12]
 801697e:	2b01      	cmp	r3, #1
 8016980:	d11b      	bne.n	80169ba <vTaskStartScheduler+0x5a>
	__asm volatile
 8016982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016986:	f383 8811 	msr	BASEPRI, r3
 801698a:	f3bf 8f6f 	isb	sy
 801698e:	f3bf 8f4f 	dsb	sy
 8016992:	60bb      	str	r3, [r7, #8]
}
 8016994:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016996:	4b15      	ldr	r3, [pc, #84]	; (80169ec <vTaskStartScheduler+0x8c>)
 8016998:	681b      	ldr	r3, [r3, #0]
 801699a:	334c      	adds	r3, #76	; 0x4c
 801699c:	4a14      	ldr	r2, [pc, #80]	; (80169f0 <vTaskStartScheduler+0x90>)
 801699e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80169a0:	4b14      	ldr	r3, [pc, #80]	; (80169f4 <vTaskStartScheduler+0x94>)
 80169a2:	f04f 32ff 	mov.w	r2, #4294967295
 80169a6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80169a8:	4b13      	ldr	r3, [pc, #76]	; (80169f8 <vTaskStartScheduler+0x98>)
 80169aa:	2201      	movs	r2, #1
 80169ac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80169ae:	4b13      	ldr	r3, [pc, #76]	; (80169fc <vTaskStartScheduler+0x9c>)
 80169b0:	2200      	movs	r2, #0
 80169b2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80169b4:	f000 fe3c 	bl	8017630 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80169b8:	e00e      	b.n	80169d8 <vTaskStartScheduler+0x78>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80169ba:	68fb      	ldr	r3, [r7, #12]
 80169bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80169c0:	d10a      	bne.n	80169d8 <vTaskStartScheduler+0x78>
	__asm volatile
 80169c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80169c6:	f383 8811 	msr	BASEPRI, r3
 80169ca:	f3bf 8f6f 	isb	sy
 80169ce:	f3bf 8f4f 	dsb	sy
 80169d2:	607b      	str	r3, [r7, #4]
}
 80169d4:	bf00      	nop
 80169d6:	e7fe      	b.n	80169d6 <vTaskStartScheduler+0x76>
}
 80169d8:	bf00      	nop
 80169da:	3710      	adds	r7, #16
 80169dc:	46bd      	mov	sp, r7
 80169de:	bd80      	pop	{r7, pc}
 80169e0:	20000b48 	.word	0x20000b48
 80169e4:	080191e0 	.word	0x080191e0
 80169e8:	08016f5d 	.word	0x08016f5d
 80169ec:	20000a24 	.word	0x20000a24
 80169f0:	20000014 	.word	0x20000014
 80169f4:	20000b44 	.word	0x20000b44
 80169f8:	20000b30 	.word	0x20000b30
 80169fc:	20000b28 	.word	0x20000b28

08016a00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016a00:	b480      	push	{r7}
 8016a02:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8016a04:	4b04      	ldr	r3, [pc, #16]	; (8016a18 <vTaskSuspendAll+0x18>)
 8016a06:	681b      	ldr	r3, [r3, #0]
 8016a08:	3301      	adds	r3, #1
 8016a0a:	4a03      	ldr	r2, [pc, #12]	; (8016a18 <vTaskSuspendAll+0x18>)
 8016a0c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8016a0e:	bf00      	nop
 8016a10:	46bd      	mov	sp, r7
 8016a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a16:	4770      	bx	lr
 8016a18:	20000b4c 	.word	0x20000b4c

08016a1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016a1c:	b580      	push	{r7, lr}
 8016a1e:	b084      	sub	sp, #16
 8016a20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8016a22:	2300      	movs	r3, #0
 8016a24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8016a26:	2300      	movs	r3, #0
 8016a28:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8016a2a:	4b3b      	ldr	r3, [pc, #236]	; (8016b18 <xTaskResumeAll+0xfc>)
 8016a2c:	681b      	ldr	r3, [r3, #0]
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d10a      	bne.n	8016a48 <xTaskResumeAll+0x2c>
	__asm volatile
 8016a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a36:	f383 8811 	msr	BASEPRI, r3
 8016a3a:	f3bf 8f6f 	isb	sy
 8016a3e:	f3bf 8f4f 	dsb	sy
 8016a42:	603b      	str	r3, [r7, #0]
}
 8016a44:	bf00      	nop
 8016a46:	e7fe      	b.n	8016a46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8016a48:	f000 fe94 	bl	8017774 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8016a4c:	4b32      	ldr	r3, [pc, #200]	; (8016b18 <xTaskResumeAll+0xfc>)
 8016a4e:	681b      	ldr	r3, [r3, #0]
 8016a50:	3b01      	subs	r3, #1
 8016a52:	4a31      	ldr	r2, [pc, #196]	; (8016b18 <xTaskResumeAll+0xfc>)
 8016a54:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016a56:	4b30      	ldr	r3, [pc, #192]	; (8016b18 <xTaskResumeAll+0xfc>)
 8016a58:	681b      	ldr	r3, [r3, #0]
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	d155      	bne.n	8016b0a <xTaskResumeAll+0xee>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8016a5e:	4b2f      	ldr	r3, [pc, #188]	; (8016b1c <xTaskResumeAll+0x100>)
 8016a60:	681b      	ldr	r3, [r3, #0]
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	d051      	beq.n	8016b0a <xTaskResumeAll+0xee>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016a66:	e02e      	b.n	8016ac6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016a68:	4b2d      	ldr	r3, [pc, #180]	; (8016b20 <xTaskResumeAll+0x104>)
 8016a6a:	68db      	ldr	r3, [r3, #12]
 8016a6c:	68db      	ldr	r3, [r3, #12]
 8016a6e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016a70:	68fb      	ldr	r3, [r7, #12]
 8016a72:	3318      	adds	r3, #24
 8016a74:	4618      	mov	r0, r3
 8016a76:	f7ff f97d 	bl	8015d74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016a7a:	68fb      	ldr	r3, [r7, #12]
 8016a7c:	3304      	adds	r3, #4
 8016a7e:	4618      	mov	r0, r3
 8016a80:	f7ff f978 	bl	8015d74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8016a84:	68fb      	ldr	r3, [r7, #12]
 8016a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016a88:	2201      	movs	r2, #1
 8016a8a:	409a      	lsls	r2, r3
 8016a8c:	4b25      	ldr	r3, [pc, #148]	; (8016b24 <xTaskResumeAll+0x108>)
 8016a8e:	681b      	ldr	r3, [r3, #0]
 8016a90:	4313      	orrs	r3, r2
 8016a92:	4a24      	ldr	r2, [pc, #144]	; (8016b24 <xTaskResumeAll+0x108>)
 8016a94:	6013      	str	r3, [r2, #0]
 8016a96:	68fb      	ldr	r3, [r7, #12]
 8016a98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016a9a:	4613      	mov	r3, r2
 8016a9c:	009b      	lsls	r3, r3, #2
 8016a9e:	4413      	add	r3, r2
 8016aa0:	009b      	lsls	r3, r3, #2
 8016aa2:	4a21      	ldr	r2, [pc, #132]	; (8016b28 <xTaskResumeAll+0x10c>)
 8016aa4:	441a      	add	r2, r3
 8016aa6:	68fb      	ldr	r3, [r7, #12]
 8016aa8:	3304      	adds	r3, #4
 8016aaa:	4619      	mov	r1, r3
 8016aac:	4610      	mov	r0, r2
 8016aae:	f7ff f904 	bl	8015cba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016ab2:	68fb      	ldr	r3, [r7, #12]
 8016ab4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016ab6:	4b1d      	ldr	r3, [pc, #116]	; (8016b2c <xTaskResumeAll+0x110>)
 8016ab8:	681b      	ldr	r3, [r3, #0]
 8016aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016abc:	429a      	cmp	r2, r3
 8016abe:	d302      	bcc.n	8016ac6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8016ac0:	4b1b      	ldr	r3, [pc, #108]	; (8016b30 <xTaskResumeAll+0x114>)
 8016ac2:	2201      	movs	r2, #1
 8016ac4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016ac6:	4b16      	ldr	r3, [pc, #88]	; (8016b20 <xTaskResumeAll+0x104>)
 8016ac8:	681b      	ldr	r3, [r3, #0]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d1cc      	bne.n	8016a68 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8016ace:	68fb      	ldr	r3, [r7, #12]
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d001      	beq.n	8016ad8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016ad4:	f000 fad8 	bl	8017088 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8016ad8:	4b16      	ldr	r3, [pc, #88]	; (8016b34 <xTaskResumeAll+0x118>)
 8016ada:	681b      	ldr	r3, [r3, #0]
 8016adc:	60bb      	str	r3, [r7, #8]

					if( xPendedCounts > ( TickType_t ) 0U )
 8016ade:	68bb      	ldr	r3, [r7, #8]
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d010      	beq.n	8016b06 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016ae4:	f000 f828 	bl	8016b38 <xTaskIncrementTick>
 8016ae8:	4603      	mov	r3, r0
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d002      	beq.n	8016af4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8016aee:	4b10      	ldr	r3, [pc, #64]	; (8016b30 <xTaskResumeAll+0x114>)
 8016af0:	2201      	movs	r2, #1
 8016af2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8016af4:	68bb      	ldr	r3, [r7, #8]
 8016af6:	3b01      	subs	r3, #1
 8016af8:	60bb      	str	r3, [r7, #8]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8016afa:	68bb      	ldr	r3, [r7, #8]
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	d1f1      	bne.n	8016ae4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8016b00:	4b0c      	ldr	r3, [pc, #48]	; (8016b34 <xTaskResumeAll+0x118>)
 8016b02:	2200      	movs	r2, #0
 8016b04:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016b06:	4b0a      	ldr	r3, [pc, #40]	; (8016b30 <xTaskResumeAll+0x114>)
 8016b08:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016b0a:	f000 fe63 	bl	80177d4 <vPortExitCritical>

	return xAlreadyYielded;
 8016b0e:	687b      	ldr	r3, [r7, #4]
}
 8016b10:	4618      	mov	r0, r3
 8016b12:	3710      	adds	r7, #16
 8016b14:	46bd      	mov	sp, r7
 8016b16:	bd80      	pop	{r7, pc}
 8016b18:	20000b4c 	.word	0x20000b4c
 8016b1c:	20000b24 	.word	0x20000b24
 8016b20:	20000ae4 	.word	0x20000ae4
 8016b24:	20000b2c 	.word	0x20000b2c
 8016b28:	20000a28 	.word	0x20000a28
 8016b2c:	20000a24 	.word	0x20000a24
 8016b30:	20000b38 	.word	0x20000b38
 8016b34:	20000b34 	.word	0x20000b34

08016b38 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016b38:	b580      	push	{r7, lr}
 8016b3a:	b086      	sub	sp, #24
 8016b3c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8016b3e:	2300      	movs	r3, #0
 8016b40:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016b42:	4b3f      	ldr	r3, [pc, #252]	; (8016c40 <xTaskIncrementTick+0x108>)
 8016b44:	681b      	ldr	r3, [r3, #0]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d16f      	bne.n	8016c2a <xTaskIncrementTick+0xf2>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016b4a:	4b3e      	ldr	r3, [pc, #248]	; (8016c44 <xTaskIncrementTick+0x10c>)
 8016b4c:	681b      	ldr	r3, [r3, #0]
 8016b4e:	3301      	adds	r3, #1
 8016b50:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016b52:	4a3c      	ldr	r2, [pc, #240]	; (8016c44 <xTaskIncrementTick+0x10c>)
 8016b54:	693b      	ldr	r3, [r7, #16]
 8016b56:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8016b58:	693b      	ldr	r3, [r7, #16]
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	d120      	bne.n	8016ba0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8016b5e:	4b3a      	ldr	r3, [pc, #232]	; (8016c48 <xTaskIncrementTick+0x110>)
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	681b      	ldr	r3, [r3, #0]
 8016b64:	2b00      	cmp	r3, #0
 8016b66:	d00a      	beq.n	8016b7e <xTaskIncrementTick+0x46>
	__asm volatile
 8016b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b6c:	f383 8811 	msr	BASEPRI, r3
 8016b70:	f3bf 8f6f 	isb	sy
 8016b74:	f3bf 8f4f 	dsb	sy
 8016b78:	603b      	str	r3, [r7, #0]
}
 8016b7a:	bf00      	nop
 8016b7c:	e7fe      	b.n	8016b7c <xTaskIncrementTick+0x44>
 8016b7e:	4b32      	ldr	r3, [pc, #200]	; (8016c48 <xTaskIncrementTick+0x110>)
 8016b80:	681b      	ldr	r3, [r3, #0]
 8016b82:	60fb      	str	r3, [r7, #12]
 8016b84:	4b31      	ldr	r3, [pc, #196]	; (8016c4c <xTaskIncrementTick+0x114>)
 8016b86:	681b      	ldr	r3, [r3, #0]
 8016b88:	4a2f      	ldr	r2, [pc, #188]	; (8016c48 <xTaskIncrementTick+0x110>)
 8016b8a:	6013      	str	r3, [r2, #0]
 8016b8c:	4a2f      	ldr	r2, [pc, #188]	; (8016c4c <xTaskIncrementTick+0x114>)
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	6013      	str	r3, [r2, #0]
 8016b92:	4b2f      	ldr	r3, [pc, #188]	; (8016c50 <xTaskIncrementTick+0x118>)
 8016b94:	681b      	ldr	r3, [r3, #0]
 8016b96:	3301      	adds	r3, #1
 8016b98:	4a2d      	ldr	r2, [pc, #180]	; (8016c50 <xTaskIncrementTick+0x118>)
 8016b9a:	6013      	str	r3, [r2, #0]
 8016b9c:	f000 fa74 	bl	8017088 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016ba0:	4b2c      	ldr	r3, [pc, #176]	; (8016c54 <xTaskIncrementTick+0x11c>)
 8016ba2:	681b      	ldr	r3, [r3, #0]
 8016ba4:	693a      	ldr	r2, [r7, #16]
 8016ba6:	429a      	cmp	r2, r3
 8016ba8:	d344      	bcc.n	8016c34 <xTaskIncrementTick+0xfc>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016baa:	4b27      	ldr	r3, [pc, #156]	; (8016c48 <xTaskIncrementTick+0x110>)
 8016bac:	681b      	ldr	r3, [r3, #0]
 8016bae:	681b      	ldr	r3, [r3, #0]
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d104      	bne.n	8016bbe <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016bb4:	4b27      	ldr	r3, [pc, #156]	; (8016c54 <xTaskIncrementTick+0x11c>)
 8016bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8016bba:	601a      	str	r2, [r3, #0]
					break;
 8016bbc:	e03a      	b.n	8016c34 <xTaskIncrementTick+0xfc>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016bbe:	4b22      	ldr	r3, [pc, #136]	; (8016c48 <xTaskIncrementTick+0x110>)
 8016bc0:	681b      	ldr	r3, [r3, #0]
 8016bc2:	68db      	ldr	r3, [r3, #12]
 8016bc4:	68db      	ldr	r3, [r3, #12]
 8016bc6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016bc8:	68bb      	ldr	r3, [r7, #8]
 8016bca:	685b      	ldr	r3, [r3, #4]
 8016bcc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8016bce:	693a      	ldr	r2, [r7, #16]
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	429a      	cmp	r2, r3
 8016bd4:	d203      	bcs.n	8016bde <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016bd6:	4a1f      	ldr	r2, [pc, #124]	; (8016c54 <xTaskIncrementTick+0x11c>)
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016bdc:	e02a      	b.n	8016c34 <xTaskIncrementTick+0xfc>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016bde:	68bb      	ldr	r3, [r7, #8]
 8016be0:	3304      	adds	r3, #4
 8016be2:	4618      	mov	r0, r3
 8016be4:	f7ff f8c6 	bl	8015d74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016be8:	68bb      	ldr	r3, [r7, #8]
 8016bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016bec:	2b00      	cmp	r3, #0
 8016bee:	d004      	beq.n	8016bfa <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016bf0:	68bb      	ldr	r3, [r7, #8]
 8016bf2:	3318      	adds	r3, #24
 8016bf4:	4618      	mov	r0, r3
 8016bf6:	f7ff f8bd 	bl	8015d74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8016bfa:	68bb      	ldr	r3, [r7, #8]
 8016bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016bfe:	2201      	movs	r2, #1
 8016c00:	409a      	lsls	r2, r3
 8016c02:	4b15      	ldr	r3, [pc, #84]	; (8016c58 <xTaskIncrementTick+0x120>)
 8016c04:	681b      	ldr	r3, [r3, #0]
 8016c06:	4313      	orrs	r3, r2
 8016c08:	4a13      	ldr	r2, [pc, #76]	; (8016c58 <xTaskIncrementTick+0x120>)
 8016c0a:	6013      	str	r3, [r2, #0]
 8016c0c:	68bb      	ldr	r3, [r7, #8]
 8016c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016c10:	4613      	mov	r3, r2
 8016c12:	009b      	lsls	r3, r3, #2
 8016c14:	4413      	add	r3, r2
 8016c16:	009b      	lsls	r3, r3, #2
 8016c18:	4a10      	ldr	r2, [pc, #64]	; (8016c5c <xTaskIncrementTick+0x124>)
 8016c1a:	441a      	add	r2, r3
 8016c1c:	68bb      	ldr	r3, [r7, #8]
 8016c1e:	3304      	adds	r3, #4
 8016c20:	4619      	mov	r1, r3
 8016c22:	4610      	mov	r0, r2
 8016c24:	f7ff f849 	bl	8015cba <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016c28:	e7bf      	b.n	8016baa <xTaskIncrementTick+0x72>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8016c2a:	4b0d      	ldr	r3, [pc, #52]	; (8016c60 <xTaskIncrementTick+0x128>)
 8016c2c:	681b      	ldr	r3, [r3, #0]
 8016c2e:	3301      	adds	r3, #1
 8016c30:	4a0b      	ldr	r2, [pc, #44]	; (8016c60 <xTaskIncrementTick+0x128>)
 8016c32:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8016c34:	697b      	ldr	r3, [r7, #20]
}
 8016c36:	4618      	mov	r0, r3
 8016c38:	3718      	adds	r7, #24
 8016c3a:	46bd      	mov	sp, r7
 8016c3c:	bd80      	pop	{r7, pc}
 8016c3e:	bf00      	nop
 8016c40:	20000b4c 	.word	0x20000b4c
 8016c44:	20000b28 	.word	0x20000b28
 8016c48:	20000adc 	.word	0x20000adc
 8016c4c:	20000ae0 	.word	0x20000ae0
 8016c50:	20000b3c 	.word	0x20000b3c
 8016c54:	20000b44 	.word	0x20000b44
 8016c58:	20000b2c 	.word	0x20000b2c
 8016c5c:	20000a28 	.word	0x20000a28
 8016c60:	20000b34 	.word	0x20000b34

08016c64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016c64:	b480      	push	{r7}
 8016c66:	b087      	sub	sp, #28
 8016c68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8016c6a:	4b29      	ldr	r3, [pc, #164]	; (8016d10 <vTaskSwitchContext+0xac>)
 8016c6c:	681b      	ldr	r3, [r3, #0]
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	d003      	beq.n	8016c7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016c72:	4b28      	ldr	r3, [pc, #160]	; (8016d14 <vTaskSwitchContext+0xb0>)
 8016c74:	2201      	movs	r2, #1
 8016c76:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016c78:	e044      	b.n	8016d04 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8016c7a:	4b26      	ldr	r3, [pc, #152]	; (8016d14 <vTaskSwitchContext+0xb0>)
 8016c7c:	2200      	movs	r2, #0
 8016c7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016c80:	4b25      	ldr	r3, [pc, #148]	; (8016d18 <vTaskSwitchContext+0xb4>)
 8016c82:	681b      	ldr	r3, [r3, #0]
 8016c84:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8016c86:	68fb      	ldr	r3, [r7, #12]
 8016c88:	fab3 f383 	clz	r3, r3
 8016c8c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8016c8e:	7afb      	ldrb	r3, [r7, #11]
 8016c90:	f1c3 031f 	rsb	r3, r3, #31
 8016c94:	617b      	str	r3, [r7, #20]
 8016c96:	4921      	ldr	r1, [pc, #132]	; (8016d1c <vTaskSwitchContext+0xb8>)
 8016c98:	697a      	ldr	r2, [r7, #20]
 8016c9a:	4613      	mov	r3, r2
 8016c9c:	009b      	lsls	r3, r3, #2
 8016c9e:	4413      	add	r3, r2
 8016ca0:	009b      	lsls	r3, r3, #2
 8016ca2:	440b      	add	r3, r1
 8016ca4:	681b      	ldr	r3, [r3, #0]
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	d10a      	bne.n	8016cc0 <vTaskSwitchContext+0x5c>
	__asm volatile
 8016caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cae:	f383 8811 	msr	BASEPRI, r3
 8016cb2:	f3bf 8f6f 	isb	sy
 8016cb6:	f3bf 8f4f 	dsb	sy
 8016cba:	607b      	str	r3, [r7, #4]
}
 8016cbc:	bf00      	nop
 8016cbe:	e7fe      	b.n	8016cbe <vTaskSwitchContext+0x5a>
 8016cc0:	697a      	ldr	r2, [r7, #20]
 8016cc2:	4613      	mov	r3, r2
 8016cc4:	009b      	lsls	r3, r3, #2
 8016cc6:	4413      	add	r3, r2
 8016cc8:	009b      	lsls	r3, r3, #2
 8016cca:	4a14      	ldr	r2, [pc, #80]	; (8016d1c <vTaskSwitchContext+0xb8>)
 8016ccc:	4413      	add	r3, r2
 8016cce:	613b      	str	r3, [r7, #16]
 8016cd0:	693b      	ldr	r3, [r7, #16]
 8016cd2:	685b      	ldr	r3, [r3, #4]
 8016cd4:	685a      	ldr	r2, [r3, #4]
 8016cd6:	693b      	ldr	r3, [r7, #16]
 8016cd8:	605a      	str	r2, [r3, #4]
 8016cda:	693b      	ldr	r3, [r7, #16]
 8016cdc:	685a      	ldr	r2, [r3, #4]
 8016cde:	693b      	ldr	r3, [r7, #16]
 8016ce0:	3308      	adds	r3, #8
 8016ce2:	429a      	cmp	r2, r3
 8016ce4:	d104      	bne.n	8016cf0 <vTaskSwitchContext+0x8c>
 8016ce6:	693b      	ldr	r3, [r7, #16]
 8016ce8:	685b      	ldr	r3, [r3, #4]
 8016cea:	685a      	ldr	r2, [r3, #4]
 8016cec:	693b      	ldr	r3, [r7, #16]
 8016cee:	605a      	str	r2, [r3, #4]
 8016cf0:	693b      	ldr	r3, [r7, #16]
 8016cf2:	685b      	ldr	r3, [r3, #4]
 8016cf4:	68db      	ldr	r3, [r3, #12]
 8016cf6:	4a0a      	ldr	r2, [pc, #40]	; (8016d20 <vTaskSwitchContext+0xbc>)
 8016cf8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016cfa:	4b09      	ldr	r3, [pc, #36]	; (8016d20 <vTaskSwitchContext+0xbc>)
 8016cfc:	681b      	ldr	r3, [r3, #0]
 8016cfe:	334c      	adds	r3, #76	; 0x4c
 8016d00:	4a08      	ldr	r2, [pc, #32]	; (8016d24 <vTaskSwitchContext+0xc0>)
 8016d02:	6013      	str	r3, [r2, #0]
}
 8016d04:	bf00      	nop
 8016d06:	371c      	adds	r7, #28
 8016d08:	46bd      	mov	sp, r7
 8016d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d0e:	4770      	bx	lr
 8016d10:	20000b4c 	.word	0x20000b4c
 8016d14:	20000b38 	.word	0x20000b38
 8016d18:	20000b2c 	.word	0x20000b2c
 8016d1c:	20000a28 	.word	0x20000a28
 8016d20:	20000a24 	.word	0x20000a24
 8016d24:	20000014 	.word	0x20000014

08016d28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016d28:	b580      	push	{r7, lr}
 8016d2a:	b084      	sub	sp, #16
 8016d2c:	af00      	add	r7, sp, #0
 8016d2e:	6078      	str	r0, [r7, #4]
 8016d30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	2b00      	cmp	r3, #0
 8016d36:	d10a      	bne.n	8016d4e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8016d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d3c:	f383 8811 	msr	BASEPRI, r3
 8016d40:	f3bf 8f6f 	isb	sy
 8016d44:	f3bf 8f4f 	dsb	sy
 8016d48:	60fb      	str	r3, [r7, #12]
}
 8016d4a:	bf00      	nop
 8016d4c:	e7fe      	b.n	8016d4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016d4e:	4b07      	ldr	r3, [pc, #28]	; (8016d6c <vTaskPlaceOnEventList+0x44>)
 8016d50:	681b      	ldr	r3, [r3, #0]
 8016d52:	3318      	adds	r3, #24
 8016d54:	4619      	mov	r1, r3
 8016d56:	6878      	ldr	r0, [r7, #4]
 8016d58:	f7fe ffd3 	bl	8015d02 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016d5c:	2101      	movs	r1, #1
 8016d5e:	6838      	ldr	r0, [r7, #0]
 8016d60:	f000 fb6e 	bl	8017440 <prvAddCurrentTaskToDelayedList>
}
 8016d64:	bf00      	nop
 8016d66:	3710      	adds	r7, #16
 8016d68:	46bd      	mov	sp, r7
 8016d6a:	bd80      	pop	{r7, pc}
 8016d6c:	20000a24 	.word	0x20000a24

08016d70 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016d70:	b580      	push	{r7, lr}
 8016d72:	b086      	sub	sp, #24
 8016d74:	af00      	add	r7, sp, #0
 8016d76:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	68db      	ldr	r3, [r3, #12]
 8016d7c:	68db      	ldr	r3, [r3, #12]
 8016d7e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016d80:	693b      	ldr	r3, [r7, #16]
 8016d82:	2b00      	cmp	r3, #0
 8016d84:	d10a      	bne.n	8016d9c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8016d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d8a:	f383 8811 	msr	BASEPRI, r3
 8016d8e:	f3bf 8f6f 	isb	sy
 8016d92:	f3bf 8f4f 	dsb	sy
 8016d96:	60fb      	str	r3, [r7, #12]
}
 8016d98:	bf00      	nop
 8016d9a:	e7fe      	b.n	8016d9a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016d9c:	693b      	ldr	r3, [r7, #16]
 8016d9e:	3318      	adds	r3, #24
 8016da0:	4618      	mov	r0, r3
 8016da2:	f7fe ffe7 	bl	8015d74 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016da6:	4b1d      	ldr	r3, [pc, #116]	; (8016e1c <xTaskRemoveFromEventList+0xac>)
 8016da8:	681b      	ldr	r3, [r3, #0]
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d11c      	bne.n	8016de8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016dae:	693b      	ldr	r3, [r7, #16]
 8016db0:	3304      	adds	r3, #4
 8016db2:	4618      	mov	r0, r3
 8016db4:	f7fe ffde 	bl	8015d74 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016db8:	693b      	ldr	r3, [r7, #16]
 8016dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016dbc:	2201      	movs	r2, #1
 8016dbe:	409a      	lsls	r2, r3
 8016dc0:	4b17      	ldr	r3, [pc, #92]	; (8016e20 <xTaskRemoveFromEventList+0xb0>)
 8016dc2:	681b      	ldr	r3, [r3, #0]
 8016dc4:	4313      	orrs	r3, r2
 8016dc6:	4a16      	ldr	r2, [pc, #88]	; (8016e20 <xTaskRemoveFromEventList+0xb0>)
 8016dc8:	6013      	str	r3, [r2, #0]
 8016dca:	693b      	ldr	r3, [r7, #16]
 8016dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016dce:	4613      	mov	r3, r2
 8016dd0:	009b      	lsls	r3, r3, #2
 8016dd2:	4413      	add	r3, r2
 8016dd4:	009b      	lsls	r3, r3, #2
 8016dd6:	4a13      	ldr	r2, [pc, #76]	; (8016e24 <xTaskRemoveFromEventList+0xb4>)
 8016dd8:	441a      	add	r2, r3
 8016dda:	693b      	ldr	r3, [r7, #16]
 8016ddc:	3304      	adds	r3, #4
 8016dde:	4619      	mov	r1, r3
 8016de0:	4610      	mov	r0, r2
 8016de2:	f7fe ff6a 	bl	8015cba <vListInsertEnd>
 8016de6:	e005      	b.n	8016df4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016de8:	693b      	ldr	r3, [r7, #16]
 8016dea:	3318      	adds	r3, #24
 8016dec:	4619      	mov	r1, r3
 8016dee:	480e      	ldr	r0, [pc, #56]	; (8016e28 <xTaskRemoveFromEventList+0xb8>)
 8016df0:	f7fe ff63 	bl	8015cba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016df4:	693b      	ldr	r3, [r7, #16]
 8016df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016df8:	4b0c      	ldr	r3, [pc, #48]	; (8016e2c <xTaskRemoveFromEventList+0xbc>)
 8016dfa:	681b      	ldr	r3, [r3, #0]
 8016dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016dfe:	429a      	cmp	r2, r3
 8016e00:	d905      	bls.n	8016e0e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016e02:	2301      	movs	r3, #1
 8016e04:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016e06:	4b0a      	ldr	r3, [pc, #40]	; (8016e30 <xTaskRemoveFromEventList+0xc0>)
 8016e08:	2201      	movs	r2, #1
 8016e0a:	601a      	str	r2, [r3, #0]
 8016e0c:	e001      	b.n	8016e12 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8016e0e:	2300      	movs	r3, #0
 8016e10:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016e12:	697b      	ldr	r3, [r7, #20]
}
 8016e14:	4618      	mov	r0, r3
 8016e16:	3718      	adds	r7, #24
 8016e18:	46bd      	mov	sp, r7
 8016e1a:	bd80      	pop	{r7, pc}
 8016e1c:	20000b4c 	.word	0x20000b4c
 8016e20:	20000b2c 	.word	0x20000b2c
 8016e24:	20000a28 	.word	0x20000a28
 8016e28:	20000ae4 	.word	0x20000ae4
 8016e2c:	20000a24 	.word	0x20000a24
 8016e30:	20000b38 	.word	0x20000b38

08016e34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016e34:	b480      	push	{r7}
 8016e36:	b083      	sub	sp, #12
 8016e38:	af00      	add	r7, sp, #0
 8016e3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016e3c:	4b06      	ldr	r3, [pc, #24]	; (8016e58 <vTaskInternalSetTimeOutState+0x24>)
 8016e3e:	681a      	ldr	r2, [r3, #0]
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016e44:	4b05      	ldr	r3, [pc, #20]	; (8016e5c <vTaskInternalSetTimeOutState+0x28>)
 8016e46:	681a      	ldr	r2, [r3, #0]
 8016e48:	687b      	ldr	r3, [r7, #4]
 8016e4a:	605a      	str	r2, [r3, #4]
}
 8016e4c:	bf00      	nop
 8016e4e:	370c      	adds	r7, #12
 8016e50:	46bd      	mov	sp, r7
 8016e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e56:	4770      	bx	lr
 8016e58:	20000b3c 	.word	0x20000b3c
 8016e5c:	20000b28 	.word	0x20000b28

08016e60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016e60:	b580      	push	{r7, lr}
 8016e62:	b088      	sub	sp, #32
 8016e64:	af00      	add	r7, sp, #0
 8016e66:	6078      	str	r0, [r7, #4]
 8016e68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016e6a:	687b      	ldr	r3, [r7, #4]
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d10a      	bne.n	8016e86 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8016e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e74:	f383 8811 	msr	BASEPRI, r3
 8016e78:	f3bf 8f6f 	isb	sy
 8016e7c:	f3bf 8f4f 	dsb	sy
 8016e80:	613b      	str	r3, [r7, #16]
}
 8016e82:	bf00      	nop
 8016e84:	e7fe      	b.n	8016e84 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8016e86:	683b      	ldr	r3, [r7, #0]
 8016e88:	2b00      	cmp	r3, #0
 8016e8a:	d10a      	bne.n	8016ea2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8016e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e90:	f383 8811 	msr	BASEPRI, r3
 8016e94:	f3bf 8f6f 	isb	sy
 8016e98:	f3bf 8f4f 	dsb	sy
 8016e9c:	60fb      	str	r3, [r7, #12]
}
 8016e9e:	bf00      	nop
 8016ea0:	e7fe      	b.n	8016ea0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8016ea2:	f000 fc67 	bl	8017774 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016ea6:	4b24      	ldr	r3, [pc, #144]	; (8016f38 <xTaskCheckForTimeOut+0xd8>)
 8016ea8:	681b      	ldr	r3, [r3, #0]
 8016eaa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	685b      	ldr	r3, [r3, #4]
 8016eb0:	69ba      	ldr	r2, [r7, #24]
 8016eb2:	1ad3      	subs	r3, r2, r3
 8016eb4:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8016eb6:	4b21      	ldr	r3, [pc, #132]	; (8016f3c <xTaskCheckForTimeOut+0xdc>)
 8016eb8:	681b      	ldr	r3, [r3, #0]
 8016eba:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8016ebe:	2b00      	cmp	r3, #0
 8016ec0:	d007      	beq.n	8016ed2 <xTaskCheckForTimeOut+0x72>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 8016ec2:	4b1e      	ldr	r3, [pc, #120]	; (8016f3c <xTaskCheckForTimeOut+0xdc>)
 8016ec4:	681b      	ldr	r3, [r3, #0]
 8016ec6:	2200      	movs	r2, #0
 8016ec8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
				xReturn = pdTRUE;
 8016ecc:	2301      	movs	r3, #1
 8016ece:	61fb      	str	r3, [r7, #28]
 8016ed0:	e02b      	b.n	8016f2a <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016ed2:	683b      	ldr	r3, [r7, #0]
 8016ed4:	681b      	ldr	r3, [r3, #0]
 8016ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016eda:	d102      	bne.n	8016ee2 <xTaskCheckForTimeOut+0x82>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016edc:	2300      	movs	r3, #0
 8016ede:	61fb      	str	r3, [r7, #28]
 8016ee0:	e023      	b.n	8016f2a <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	681a      	ldr	r2, [r3, #0]
 8016ee6:	4b16      	ldr	r3, [pc, #88]	; (8016f40 <xTaskCheckForTimeOut+0xe0>)
 8016ee8:	681b      	ldr	r3, [r3, #0]
 8016eea:	429a      	cmp	r2, r3
 8016eec:	d007      	beq.n	8016efe <xTaskCheckForTimeOut+0x9e>
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	685b      	ldr	r3, [r3, #4]
 8016ef2:	69ba      	ldr	r2, [r7, #24]
 8016ef4:	429a      	cmp	r2, r3
 8016ef6:	d302      	bcc.n	8016efe <xTaskCheckForTimeOut+0x9e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016ef8:	2301      	movs	r3, #1
 8016efa:	61fb      	str	r3, [r7, #28]
 8016efc:	e015      	b.n	8016f2a <xTaskCheckForTimeOut+0xca>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016efe:	683b      	ldr	r3, [r7, #0]
 8016f00:	681b      	ldr	r3, [r3, #0]
 8016f02:	697a      	ldr	r2, [r7, #20]
 8016f04:	429a      	cmp	r2, r3
 8016f06:	d20b      	bcs.n	8016f20 <xTaskCheckForTimeOut+0xc0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016f08:	683b      	ldr	r3, [r7, #0]
 8016f0a:	681a      	ldr	r2, [r3, #0]
 8016f0c:	697b      	ldr	r3, [r7, #20]
 8016f0e:	1ad2      	subs	r2, r2, r3
 8016f10:	683b      	ldr	r3, [r7, #0]
 8016f12:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016f14:	6878      	ldr	r0, [r7, #4]
 8016f16:	f7ff ff8d 	bl	8016e34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016f1a:	2300      	movs	r3, #0
 8016f1c:	61fb      	str	r3, [r7, #28]
 8016f1e:	e004      	b.n	8016f2a <xTaskCheckForTimeOut+0xca>
		}
		else
		{
			*pxTicksToWait = 0;
 8016f20:	683b      	ldr	r3, [r7, #0]
 8016f22:	2200      	movs	r2, #0
 8016f24:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016f26:	2301      	movs	r3, #1
 8016f28:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016f2a:	f000 fc53 	bl	80177d4 <vPortExitCritical>

	return xReturn;
 8016f2e:	69fb      	ldr	r3, [r7, #28]
}
 8016f30:	4618      	mov	r0, r3
 8016f32:	3720      	adds	r7, #32
 8016f34:	46bd      	mov	sp, r7
 8016f36:	bd80      	pop	{r7, pc}
 8016f38:	20000b28 	.word	0x20000b28
 8016f3c:	20000a24 	.word	0x20000a24
 8016f40:	20000b3c 	.word	0x20000b3c

08016f44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016f44:	b480      	push	{r7}
 8016f46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016f48:	4b03      	ldr	r3, [pc, #12]	; (8016f58 <vTaskMissedYield+0x14>)
 8016f4a:	2201      	movs	r2, #1
 8016f4c:	601a      	str	r2, [r3, #0]
}
 8016f4e:	bf00      	nop
 8016f50:	46bd      	mov	sp, r7
 8016f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f56:	4770      	bx	lr
 8016f58:	20000b38 	.word	0x20000b38

08016f5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016f5c:	b580      	push	{r7, lr}
 8016f5e:	b082      	sub	sp, #8
 8016f60:	af00      	add	r7, sp, #0
 8016f62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016f64:	f000 f84c 	bl	8017000 <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 8016f68:	4b04      	ldr	r3, [pc, #16]	; (8016f7c <prvIdleTask+0x20>)
 8016f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016f6e:	601a      	str	r2, [r3, #0]
 8016f70:	f3bf 8f4f 	dsb	sy
 8016f74:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016f78:	e7f4      	b.n	8016f64 <prvIdleTask+0x8>
 8016f7a:	bf00      	nop
 8016f7c:	e000ed04 	.word	0xe000ed04

08016f80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016f80:	b580      	push	{r7, lr}
 8016f82:	b082      	sub	sp, #8
 8016f84:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016f86:	2300      	movs	r3, #0
 8016f88:	607b      	str	r3, [r7, #4]
 8016f8a:	e00c      	b.n	8016fa6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016f8c:	687a      	ldr	r2, [r7, #4]
 8016f8e:	4613      	mov	r3, r2
 8016f90:	009b      	lsls	r3, r3, #2
 8016f92:	4413      	add	r3, r2
 8016f94:	009b      	lsls	r3, r3, #2
 8016f96:	4a12      	ldr	r2, [pc, #72]	; (8016fe0 <prvInitialiseTaskLists+0x60>)
 8016f98:	4413      	add	r3, r2
 8016f9a:	4618      	mov	r0, r3
 8016f9c:	f7fe fe60 	bl	8015c60 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	3301      	adds	r3, #1
 8016fa4:	607b      	str	r3, [r7, #4]
 8016fa6:	687b      	ldr	r3, [r7, #4]
 8016fa8:	2b06      	cmp	r3, #6
 8016faa:	d9ef      	bls.n	8016f8c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016fac:	480d      	ldr	r0, [pc, #52]	; (8016fe4 <prvInitialiseTaskLists+0x64>)
 8016fae:	f7fe fe57 	bl	8015c60 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016fb2:	480d      	ldr	r0, [pc, #52]	; (8016fe8 <prvInitialiseTaskLists+0x68>)
 8016fb4:	f7fe fe54 	bl	8015c60 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016fb8:	480c      	ldr	r0, [pc, #48]	; (8016fec <prvInitialiseTaskLists+0x6c>)
 8016fba:	f7fe fe51 	bl	8015c60 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016fbe:	480c      	ldr	r0, [pc, #48]	; (8016ff0 <prvInitialiseTaskLists+0x70>)
 8016fc0:	f7fe fe4e 	bl	8015c60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016fc4:	480b      	ldr	r0, [pc, #44]	; (8016ff4 <prvInitialiseTaskLists+0x74>)
 8016fc6:	f7fe fe4b 	bl	8015c60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016fca:	4b0b      	ldr	r3, [pc, #44]	; (8016ff8 <prvInitialiseTaskLists+0x78>)
 8016fcc:	4a05      	ldr	r2, [pc, #20]	; (8016fe4 <prvInitialiseTaskLists+0x64>)
 8016fce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016fd0:	4b0a      	ldr	r3, [pc, #40]	; (8016ffc <prvInitialiseTaskLists+0x7c>)
 8016fd2:	4a05      	ldr	r2, [pc, #20]	; (8016fe8 <prvInitialiseTaskLists+0x68>)
 8016fd4:	601a      	str	r2, [r3, #0]
}
 8016fd6:	bf00      	nop
 8016fd8:	3708      	adds	r7, #8
 8016fda:	46bd      	mov	sp, r7
 8016fdc:	bd80      	pop	{r7, pc}
 8016fde:	bf00      	nop
 8016fe0:	20000a28 	.word	0x20000a28
 8016fe4:	20000ab4 	.word	0x20000ab4
 8016fe8:	20000ac8 	.word	0x20000ac8
 8016fec:	20000ae4 	.word	0x20000ae4
 8016ff0:	20000af8 	.word	0x20000af8
 8016ff4:	20000b10 	.word	0x20000b10
 8016ff8:	20000adc 	.word	0x20000adc
 8016ffc:	20000ae0 	.word	0x20000ae0

08017000 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8017000:	b580      	push	{r7, lr}
 8017002:	b082      	sub	sp, #8
 8017004:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017006:	e019      	b.n	801703c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8017008:	f000 fbb4 	bl	8017774 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801700c:	4b10      	ldr	r3, [pc, #64]	; (8017050 <prvCheckTasksWaitingTermination+0x50>)
 801700e:	68db      	ldr	r3, [r3, #12]
 8017010:	68db      	ldr	r3, [r3, #12]
 8017012:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017014:	687b      	ldr	r3, [r7, #4]
 8017016:	3304      	adds	r3, #4
 8017018:	4618      	mov	r0, r3
 801701a:	f7fe feab 	bl	8015d74 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801701e:	4b0d      	ldr	r3, [pc, #52]	; (8017054 <prvCheckTasksWaitingTermination+0x54>)
 8017020:	681b      	ldr	r3, [r3, #0]
 8017022:	3b01      	subs	r3, #1
 8017024:	4a0b      	ldr	r2, [pc, #44]	; (8017054 <prvCheckTasksWaitingTermination+0x54>)
 8017026:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8017028:	4b0b      	ldr	r3, [pc, #44]	; (8017058 <prvCheckTasksWaitingTermination+0x58>)
 801702a:	681b      	ldr	r3, [r3, #0]
 801702c:	3b01      	subs	r3, #1
 801702e:	4a0a      	ldr	r2, [pc, #40]	; (8017058 <prvCheckTasksWaitingTermination+0x58>)
 8017030:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8017032:	f000 fbcf 	bl	80177d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8017036:	6878      	ldr	r0, [r7, #4]
 8017038:	f000 f810 	bl	801705c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801703c:	4b06      	ldr	r3, [pc, #24]	; (8017058 <prvCheckTasksWaitingTermination+0x58>)
 801703e:	681b      	ldr	r3, [r3, #0]
 8017040:	2b00      	cmp	r3, #0
 8017042:	d1e1      	bne.n	8017008 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8017044:	bf00      	nop
 8017046:	bf00      	nop
 8017048:	3708      	adds	r7, #8
 801704a:	46bd      	mov	sp, r7
 801704c:	bd80      	pop	{r7, pc}
 801704e:	bf00      	nop
 8017050:	20000af8 	.word	0x20000af8
 8017054:	20000b24 	.word	0x20000b24
 8017058:	20000b0c 	.word	0x20000b0c

0801705c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801705c:	b580      	push	{r7, lr}
 801705e:	b082      	sub	sp, #8
 8017060:	af00      	add	r7, sp, #0
 8017062:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8017064:	687b      	ldr	r3, [r7, #4]
 8017066:	334c      	adds	r3, #76	; 0x4c
 8017068:	4618      	mov	r0, r3
 801706a:	f000 ffed 	bl	8018048 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 801706e:	687b      	ldr	r3, [r7, #4]
 8017070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017072:	4618      	mov	r0, r3
 8017074:	f000 fd6c 	bl	8017b50 <vPortFree>
			vPortFree( pxTCB );
 8017078:	6878      	ldr	r0, [r7, #4]
 801707a:	f000 fd69 	bl	8017b50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801707e:	bf00      	nop
 8017080:	3708      	adds	r7, #8
 8017082:	46bd      	mov	sp, r7
 8017084:	bd80      	pop	{r7, pc}
	...

08017088 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8017088:	b480      	push	{r7}
 801708a:	b083      	sub	sp, #12
 801708c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801708e:	4b0c      	ldr	r3, [pc, #48]	; (80170c0 <prvResetNextTaskUnblockTime+0x38>)
 8017090:	681b      	ldr	r3, [r3, #0]
 8017092:	681b      	ldr	r3, [r3, #0]
 8017094:	2b00      	cmp	r3, #0
 8017096:	d104      	bne.n	80170a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8017098:	4b0a      	ldr	r3, [pc, #40]	; (80170c4 <prvResetNextTaskUnblockTime+0x3c>)
 801709a:	f04f 32ff 	mov.w	r2, #4294967295
 801709e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80170a0:	e008      	b.n	80170b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80170a2:	4b07      	ldr	r3, [pc, #28]	; (80170c0 <prvResetNextTaskUnblockTime+0x38>)
 80170a4:	681b      	ldr	r3, [r3, #0]
 80170a6:	68db      	ldr	r3, [r3, #12]
 80170a8:	68db      	ldr	r3, [r3, #12]
 80170aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80170ac:	687b      	ldr	r3, [r7, #4]
 80170ae:	685b      	ldr	r3, [r3, #4]
 80170b0:	4a04      	ldr	r2, [pc, #16]	; (80170c4 <prvResetNextTaskUnblockTime+0x3c>)
 80170b2:	6013      	str	r3, [r2, #0]
}
 80170b4:	bf00      	nop
 80170b6:	370c      	adds	r7, #12
 80170b8:	46bd      	mov	sp, r7
 80170ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170be:	4770      	bx	lr
 80170c0:	20000adc 	.word	0x20000adc
 80170c4:	20000b44 	.word	0x20000b44

080170c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80170c8:	b480      	push	{r7}
 80170ca:	b083      	sub	sp, #12
 80170cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80170ce:	4b0b      	ldr	r3, [pc, #44]	; (80170fc <xTaskGetSchedulerState+0x34>)
 80170d0:	681b      	ldr	r3, [r3, #0]
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d102      	bne.n	80170dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80170d6:	2301      	movs	r3, #1
 80170d8:	607b      	str	r3, [r7, #4]
 80170da:	e008      	b.n	80170ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80170dc:	4b08      	ldr	r3, [pc, #32]	; (8017100 <xTaskGetSchedulerState+0x38>)
 80170de:	681b      	ldr	r3, [r3, #0]
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d102      	bne.n	80170ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80170e4:	2302      	movs	r3, #2
 80170e6:	607b      	str	r3, [r7, #4]
 80170e8:	e001      	b.n	80170ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80170ea:	2300      	movs	r3, #0
 80170ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80170ee:	687b      	ldr	r3, [r7, #4]
	}
 80170f0:	4618      	mov	r0, r3
 80170f2:	370c      	adds	r7, #12
 80170f4:	46bd      	mov	sp, r7
 80170f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170fa:	4770      	bx	lr
 80170fc:	20000b30 	.word	0x20000b30
 8017100:	20000b4c 	.word	0x20000b4c

08017104 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8017104:	b580      	push	{r7, lr}
 8017106:	b084      	sub	sp, #16
 8017108:	af00      	add	r7, sp, #0
 801710a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801710c:	687b      	ldr	r3, [r7, #4]
 801710e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8017110:	2300      	movs	r3, #0
 8017112:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	2b00      	cmp	r3, #0
 8017118:	d05e      	beq.n	80171d8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801711a:	68bb      	ldr	r3, [r7, #8]
 801711c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801711e:	4b31      	ldr	r3, [pc, #196]	; (80171e4 <xTaskPriorityInherit+0xe0>)
 8017120:	681b      	ldr	r3, [r3, #0]
 8017122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017124:	429a      	cmp	r2, r3
 8017126:	d24e      	bcs.n	80171c6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8017128:	68bb      	ldr	r3, [r7, #8]
 801712a:	699b      	ldr	r3, [r3, #24]
 801712c:	2b00      	cmp	r3, #0
 801712e:	db06      	blt.n	801713e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017130:	4b2c      	ldr	r3, [pc, #176]	; (80171e4 <xTaskPriorityInherit+0xe0>)
 8017132:	681b      	ldr	r3, [r3, #0]
 8017134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017136:	f1c3 0207 	rsb	r2, r3, #7
 801713a:	68bb      	ldr	r3, [r7, #8]
 801713c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801713e:	68bb      	ldr	r3, [r7, #8]
 8017140:	6959      	ldr	r1, [r3, #20]
 8017142:	68bb      	ldr	r3, [r7, #8]
 8017144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017146:	4613      	mov	r3, r2
 8017148:	009b      	lsls	r3, r3, #2
 801714a:	4413      	add	r3, r2
 801714c:	009b      	lsls	r3, r3, #2
 801714e:	4a26      	ldr	r2, [pc, #152]	; (80171e8 <xTaskPriorityInherit+0xe4>)
 8017150:	4413      	add	r3, r2
 8017152:	4299      	cmp	r1, r3
 8017154:	d12f      	bne.n	80171b6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017156:	68bb      	ldr	r3, [r7, #8]
 8017158:	3304      	adds	r3, #4
 801715a:	4618      	mov	r0, r3
 801715c:	f7fe fe0a 	bl	8015d74 <uxListRemove>
 8017160:	4603      	mov	r3, r0
 8017162:	2b00      	cmp	r3, #0
 8017164:	d10a      	bne.n	801717c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8017166:	68bb      	ldr	r3, [r7, #8]
 8017168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801716a:	2201      	movs	r2, #1
 801716c:	fa02 f303 	lsl.w	r3, r2, r3
 8017170:	43da      	mvns	r2, r3
 8017172:	4b1e      	ldr	r3, [pc, #120]	; (80171ec <xTaskPriorityInherit+0xe8>)
 8017174:	681b      	ldr	r3, [r3, #0]
 8017176:	4013      	ands	r3, r2
 8017178:	4a1c      	ldr	r2, [pc, #112]	; (80171ec <xTaskPriorityInherit+0xe8>)
 801717a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801717c:	4b19      	ldr	r3, [pc, #100]	; (80171e4 <xTaskPriorityInherit+0xe0>)
 801717e:	681b      	ldr	r3, [r3, #0]
 8017180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017182:	68bb      	ldr	r3, [r7, #8]
 8017184:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8017186:	68bb      	ldr	r3, [r7, #8]
 8017188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801718a:	2201      	movs	r2, #1
 801718c:	409a      	lsls	r2, r3
 801718e:	4b17      	ldr	r3, [pc, #92]	; (80171ec <xTaskPriorityInherit+0xe8>)
 8017190:	681b      	ldr	r3, [r3, #0]
 8017192:	4313      	orrs	r3, r2
 8017194:	4a15      	ldr	r2, [pc, #84]	; (80171ec <xTaskPriorityInherit+0xe8>)
 8017196:	6013      	str	r3, [r2, #0]
 8017198:	68bb      	ldr	r3, [r7, #8]
 801719a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801719c:	4613      	mov	r3, r2
 801719e:	009b      	lsls	r3, r3, #2
 80171a0:	4413      	add	r3, r2
 80171a2:	009b      	lsls	r3, r3, #2
 80171a4:	4a10      	ldr	r2, [pc, #64]	; (80171e8 <xTaskPriorityInherit+0xe4>)
 80171a6:	441a      	add	r2, r3
 80171a8:	68bb      	ldr	r3, [r7, #8]
 80171aa:	3304      	adds	r3, #4
 80171ac:	4619      	mov	r1, r3
 80171ae:	4610      	mov	r0, r2
 80171b0:	f7fe fd83 	bl	8015cba <vListInsertEnd>
 80171b4:	e004      	b.n	80171c0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80171b6:	4b0b      	ldr	r3, [pc, #44]	; (80171e4 <xTaskPriorityInherit+0xe0>)
 80171b8:	681b      	ldr	r3, [r3, #0]
 80171ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80171bc:	68bb      	ldr	r3, [r7, #8]
 80171be:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80171c0:	2301      	movs	r3, #1
 80171c2:	60fb      	str	r3, [r7, #12]
 80171c4:	e008      	b.n	80171d8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80171c6:	68bb      	ldr	r3, [r7, #8]
 80171c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80171ca:	4b06      	ldr	r3, [pc, #24]	; (80171e4 <xTaskPriorityInherit+0xe0>)
 80171cc:	681b      	ldr	r3, [r3, #0]
 80171ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80171d0:	429a      	cmp	r2, r3
 80171d2:	d201      	bcs.n	80171d8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80171d4:	2301      	movs	r3, #1
 80171d6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80171d8:	68fb      	ldr	r3, [r7, #12]
	}
 80171da:	4618      	mov	r0, r3
 80171dc:	3710      	adds	r7, #16
 80171de:	46bd      	mov	sp, r7
 80171e0:	bd80      	pop	{r7, pc}
 80171e2:	bf00      	nop
 80171e4:	20000a24 	.word	0x20000a24
 80171e8:	20000a28 	.word	0x20000a28
 80171ec:	20000b2c 	.word	0x20000b2c

080171f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80171f0:	b580      	push	{r7, lr}
 80171f2:	b086      	sub	sp, #24
 80171f4:	af00      	add	r7, sp, #0
 80171f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80171fc:	2300      	movs	r3, #0
 80171fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8017200:	687b      	ldr	r3, [r7, #4]
 8017202:	2b00      	cmp	r3, #0
 8017204:	d06e      	beq.n	80172e4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8017206:	4b3a      	ldr	r3, [pc, #232]	; (80172f0 <xTaskPriorityDisinherit+0x100>)
 8017208:	681b      	ldr	r3, [r3, #0]
 801720a:	693a      	ldr	r2, [r7, #16]
 801720c:	429a      	cmp	r2, r3
 801720e:	d00a      	beq.n	8017226 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8017210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017214:	f383 8811 	msr	BASEPRI, r3
 8017218:	f3bf 8f6f 	isb	sy
 801721c:	f3bf 8f4f 	dsb	sy
 8017220:	60fb      	str	r3, [r7, #12]
}
 8017222:	bf00      	nop
 8017224:	e7fe      	b.n	8017224 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8017226:	693b      	ldr	r3, [r7, #16]
 8017228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801722a:	2b00      	cmp	r3, #0
 801722c:	d10a      	bne.n	8017244 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801722e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017232:	f383 8811 	msr	BASEPRI, r3
 8017236:	f3bf 8f6f 	isb	sy
 801723a:	f3bf 8f4f 	dsb	sy
 801723e:	60bb      	str	r3, [r7, #8]
}
 8017240:	bf00      	nop
 8017242:	e7fe      	b.n	8017242 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8017244:	693b      	ldr	r3, [r7, #16]
 8017246:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8017248:	1e5a      	subs	r2, r3, #1
 801724a:	693b      	ldr	r3, [r7, #16]
 801724c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801724e:	693b      	ldr	r3, [r7, #16]
 8017250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017252:	693b      	ldr	r3, [r7, #16]
 8017254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017256:	429a      	cmp	r2, r3
 8017258:	d044      	beq.n	80172e4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801725a:	693b      	ldr	r3, [r7, #16]
 801725c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801725e:	2b00      	cmp	r3, #0
 8017260:	d140      	bne.n	80172e4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017262:	693b      	ldr	r3, [r7, #16]
 8017264:	3304      	adds	r3, #4
 8017266:	4618      	mov	r0, r3
 8017268:	f7fe fd84 	bl	8015d74 <uxListRemove>
 801726c:	4603      	mov	r3, r0
 801726e:	2b00      	cmp	r3, #0
 8017270:	d115      	bne.n	801729e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8017272:	693b      	ldr	r3, [r7, #16]
 8017274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017276:	491f      	ldr	r1, [pc, #124]	; (80172f4 <xTaskPriorityDisinherit+0x104>)
 8017278:	4613      	mov	r3, r2
 801727a:	009b      	lsls	r3, r3, #2
 801727c:	4413      	add	r3, r2
 801727e:	009b      	lsls	r3, r3, #2
 8017280:	440b      	add	r3, r1
 8017282:	681b      	ldr	r3, [r3, #0]
 8017284:	2b00      	cmp	r3, #0
 8017286:	d10a      	bne.n	801729e <xTaskPriorityDisinherit+0xae>
 8017288:	693b      	ldr	r3, [r7, #16]
 801728a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801728c:	2201      	movs	r2, #1
 801728e:	fa02 f303 	lsl.w	r3, r2, r3
 8017292:	43da      	mvns	r2, r3
 8017294:	4b18      	ldr	r3, [pc, #96]	; (80172f8 <xTaskPriorityDisinherit+0x108>)
 8017296:	681b      	ldr	r3, [r3, #0]
 8017298:	4013      	ands	r3, r2
 801729a:	4a17      	ldr	r2, [pc, #92]	; (80172f8 <xTaskPriorityDisinherit+0x108>)
 801729c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801729e:	693b      	ldr	r3, [r7, #16]
 80172a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80172a2:	693b      	ldr	r3, [r7, #16]
 80172a4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80172a6:	693b      	ldr	r3, [r7, #16]
 80172a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80172aa:	f1c3 0207 	rsb	r2, r3, #7
 80172ae:	693b      	ldr	r3, [r7, #16]
 80172b0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80172b2:	693b      	ldr	r3, [r7, #16]
 80172b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80172b6:	2201      	movs	r2, #1
 80172b8:	409a      	lsls	r2, r3
 80172ba:	4b0f      	ldr	r3, [pc, #60]	; (80172f8 <xTaskPriorityDisinherit+0x108>)
 80172bc:	681b      	ldr	r3, [r3, #0]
 80172be:	4313      	orrs	r3, r2
 80172c0:	4a0d      	ldr	r2, [pc, #52]	; (80172f8 <xTaskPriorityDisinherit+0x108>)
 80172c2:	6013      	str	r3, [r2, #0]
 80172c4:	693b      	ldr	r3, [r7, #16]
 80172c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80172c8:	4613      	mov	r3, r2
 80172ca:	009b      	lsls	r3, r3, #2
 80172cc:	4413      	add	r3, r2
 80172ce:	009b      	lsls	r3, r3, #2
 80172d0:	4a08      	ldr	r2, [pc, #32]	; (80172f4 <xTaskPriorityDisinherit+0x104>)
 80172d2:	441a      	add	r2, r3
 80172d4:	693b      	ldr	r3, [r7, #16]
 80172d6:	3304      	adds	r3, #4
 80172d8:	4619      	mov	r1, r3
 80172da:	4610      	mov	r0, r2
 80172dc:	f7fe fced 	bl	8015cba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80172e0:	2301      	movs	r3, #1
 80172e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80172e4:	697b      	ldr	r3, [r7, #20]
	}
 80172e6:	4618      	mov	r0, r3
 80172e8:	3718      	adds	r7, #24
 80172ea:	46bd      	mov	sp, r7
 80172ec:	bd80      	pop	{r7, pc}
 80172ee:	bf00      	nop
 80172f0:	20000a24 	.word	0x20000a24
 80172f4:	20000a28 	.word	0x20000a28
 80172f8:	20000b2c 	.word	0x20000b2c

080172fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80172fc:	b580      	push	{r7, lr}
 80172fe:	b088      	sub	sp, #32
 8017300:	af00      	add	r7, sp, #0
 8017302:	6078      	str	r0, [r7, #4]
 8017304:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801730a:	2301      	movs	r3, #1
 801730c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	2b00      	cmp	r3, #0
 8017312:	d077      	beq.n	8017404 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8017314:	69bb      	ldr	r3, [r7, #24]
 8017316:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8017318:	2b00      	cmp	r3, #0
 801731a:	d10a      	bne.n	8017332 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 801731c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017320:	f383 8811 	msr	BASEPRI, r3
 8017324:	f3bf 8f6f 	isb	sy
 8017328:	f3bf 8f4f 	dsb	sy
 801732c:	60fb      	str	r3, [r7, #12]
}
 801732e:	bf00      	nop
 8017330:	e7fe      	b.n	8017330 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8017332:	69bb      	ldr	r3, [r7, #24]
 8017334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017336:	683a      	ldr	r2, [r7, #0]
 8017338:	429a      	cmp	r2, r3
 801733a:	d902      	bls.n	8017342 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801733c:	683b      	ldr	r3, [r7, #0]
 801733e:	61fb      	str	r3, [r7, #28]
 8017340:	e002      	b.n	8017348 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8017342:	69bb      	ldr	r3, [r7, #24]
 8017344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017346:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8017348:	69bb      	ldr	r3, [r7, #24]
 801734a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801734c:	69fa      	ldr	r2, [r7, #28]
 801734e:	429a      	cmp	r2, r3
 8017350:	d058      	beq.n	8017404 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8017352:	69bb      	ldr	r3, [r7, #24]
 8017354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8017356:	697a      	ldr	r2, [r7, #20]
 8017358:	429a      	cmp	r2, r3
 801735a:	d153      	bne.n	8017404 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801735c:	4b2b      	ldr	r3, [pc, #172]	; (801740c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 801735e:	681b      	ldr	r3, [r3, #0]
 8017360:	69ba      	ldr	r2, [r7, #24]
 8017362:	429a      	cmp	r2, r3
 8017364:	d10a      	bne.n	801737c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8017366:	f04f 0350 	mov.w	r3, #80	; 0x50
 801736a:	f383 8811 	msr	BASEPRI, r3
 801736e:	f3bf 8f6f 	isb	sy
 8017372:	f3bf 8f4f 	dsb	sy
 8017376:	60bb      	str	r3, [r7, #8]
}
 8017378:	bf00      	nop
 801737a:	e7fe      	b.n	801737a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801737c:	69bb      	ldr	r3, [r7, #24]
 801737e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017380:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8017382:	69bb      	ldr	r3, [r7, #24]
 8017384:	69fa      	ldr	r2, [r7, #28]
 8017386:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8017388:	69bb      	ldr	r3, [r7, #24]
 801738a:	699b      	ldr	r3, [r3, #24]
 801738c:	2b00      	cmp	r3, #0
 801738e:	db04      	blt.n	801739a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017390:	69fb      	ldr	r3, [r7, #28]
 8017392:	f1c3 0207 	rsb	r2, r3, #7
 8017396:	69bb      	ldr	r3, [r7, #24]
 8017398:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801739a:	69bb      	ldr	r3, [r7, #24]
 801739c:	6959      	ldr	r1, [r3, #20]
 801739e:	693a      	ldr	r2, [r7, #16]
 80173a0:	4613      	mov	r3, r2
 80173a2:	009b      	lsls	r3, r3, #2
 80173a4:	4413      	add	r3, r2
 80173a6:	009b      	lsls	r3, r3, #2
 80173a8:	4a19      	ldr	r2, [pc, #100]	; (8017410 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80173aa:	4413      	add	r3, r2
 80173ac:	4299      	cmp	r1, r3
 80173ae:	d129      	bne.n	8017404 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80173b0:	69bb      	ldr	r3, [r7, #24]
 80173b2:	3304      	adds	r3, #4
 80173b4:	4618      	mov	r0, r3
 80173b6:	f7fe fcdd 	bl	8015d74 <uxListRemove>
 80173ba:	4603      	mov	r3, r0
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d10a      	bne.n	80173d6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80173c0:	69bb      	ldr	r3, [r7, #24]
 80173c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80173c4:	2201      	movs	r2, #1
 80173c6:	fa02 f303 	lsl.w	r3, r2, r3
 80173ca:	43da      	mvns	r2, r3
 80173cc:	4b11      	ldr	r3, [pc, #68]	; (8017414 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80173ce:	681b      	ldr	r3, [r3, #0]
 80173d0:	4013      	ands	r3, r2
 80173d2:	4a10      	ldr	r2, [pc, #64]	; (8017414 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80173d4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80173d6:	69bb      	ldr	r3, [r7, #24]
 80173d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80173da:	2201      	movs	r2, #1
 80173dc:	409a      	lsls	r2, r3
 80173de:	4b0d      	ldr	r3, [pc, #52]	; (8017414 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80173e0:	681b      	ldr	r3, [r3, #0]
 80173e2:	4313      	orrs	r3, r2
 80173e4:	4a0b      	ldr	r2, [pc, #44]	; (8017414 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80173e6:	6013      	str	r3, [r2, #0]
 80173e8:	69bb      	ldr	r3, [r7, #24]
 80173ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80173ec:	4613      	mov	r3, r2
 80173ee:	009b      	lsls	r3, r3, #2
 80173f0:	4413      	add	r3, r2
 80173f2:	009b      	lsls	r3, r3, #2
 80173f4:	4a06      	ldr	r2, [pc, #24]	; (8017410 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80173f6:	441a      	add	r2, r3
 80173f8:	69bb      	ldr	r3, [r7, #24]
 80173fa:	3304      	adds	r3, #4
 80173fc:	4619      	mov	r1, r3
 80173fe:	4610      	mov	r0, r2
 8017400:	f7fe fc5b 	bl	8015cba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017404:	bf00      	nop
 8017406:	3720      	adds	r7, #32
 8017408:	46bd      	mov	sp, r7
 801740a:	bd80      	pop	{r7, pc}
 801740c:	20000a24 	.word	0x20000a24
 8017410:	20000a28 	.word	0x20000a28
 8017414:	20000b2c 	.word	0x20000b2c

08017418 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8017418:	b480      	push	{r7}
 801741a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801741c:	4b07      	ldr	r3, [pc, #28]	; (801743c <pvTaskIncrementMutexHeldCount+0x24>)
 801741e:	681b      	ldr	r3, [r3, #0]
 8017420:	2b00      	cmp	r3, #0
 8017422:	d004      	beq.n	801742e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8017424:	4b05      	ldr	r3, [pc, #20]	; (801743c <pvTaskIncrementMutexHeldCount+0x24>)
 8017426:	681b      	ldr	r3, [r3, #0]
 8017428:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801742a:	3201      	adds	r2, #1
 801742c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 801742e:	4b03      	ldr	r3, [pc, #12]	; (801743c <pvTaskIncrementMutexHeldCount+0x24>)
 8017430:	681b      	ldr	r3, [r3, #0]
	}
 8017432:	4618      	mov	r0, r3
 8017434:	46bd      	mov	sp, r7
 8017436:	f85d 7b04 	ldr.w	r7, [sp], #4
 801743a:	4770      	bx	lr
 801743c:	20000a24 	.word	0x20000a24

08017440 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8017440:	b580      	push	{r7, lr}
 8017442:	b084      	sub	sp, #16
 8017444:	af00      	add	r7, sp, #0
 8017446:	6078      	str	r0, [r7, #4]
 8017448:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801744a:	4b2b      	ldr	r3, [pc, #172]	; (80174f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 801744c:	681b      	ldr	r3, [r3, #0]
 801744e:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8017450:	4b2a      	ldr	r3, [pc, #168]	; (80174fc <prvAddCurrentTaskToDelayedList+0xbc>)
 8017452:	681b      	ldr	r3, [r3, #0]
 8017454:	2200      	movs	r2, #0
 8017456:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801745a:	4b28      	ldr	r3, [pc, #160]	; (80174fc <prvAddCurrentTaskToDelayedList+0xbc>)
 801745c:	681b      	ldr	r3, [r3, #0]
 801745e:	3304      	adds	r3, #4
 8017460:	4618      	mov	r0, r3
 8017462:	f7fe fc87 	bl	8015d74 <uxListRemove>
 8017466:	4603      	mov	r3, r0
 8017468:	2b00      	cmp	r3, #0
 801746a:	d10b      	bne.n	8017484 <prvAddCurrentTaskToDelayedList+0x44>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801746c:	4b23      	ldr	r3, [pc, #140]	; (80174fc <prvAddCurrentTaskToDelayedList+0xbc>)
 801746e:	681b      	ldr	r3, [r3, #0]
 8017470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017472:	2201      	movs	r2, #1
 8017474:	fa02 f303 	lsl.w	r3, r2, r3
 8017478:	43da      	mvns	r2, r3
 801747a:	4b21      	ldr	r3, [pc, #132]	; (8017500 <prvAddCurrentTaskToDelayedList+0xc0>)
 801747c:	681b      	ldr	r3, [r3, #0]
 801747e:	4013      	ands	r3, r2
 8017480:	4a1f      	ldr	r2, [pc, #124]	; (8017500 <prvAddCurrentTaskToDelayedList+0xc0>)
 8017482:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	f1b3 3fff 	cmp.w	r3, #4294967295
 801748a:	d10a      	bne.n	80174a2 <prvAddCurrentTaskToDelayedList+0x62>
 801748c:	683b      	ldr	r3, [r7, #0]
 801748e:	2b00      	cmp	r3, #0
 8017490:	d007      	beq.n	80174a2 <prvAddCurrentTaskToDelayedList+0x62>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017492:	4b1a      	ldr	r3, [pc, #104]	; (80174fc <prvAddCurrentTaskToDelayedList+0xbc>)
 8017494:	681b      	ldr	r3, [r3, #0]
 8017496:	3304      	adds	r3, #4
 8017498:	4619      	mov	r1, r3
 801749a:	481a      	ldr	r0, [pc, #104]	; (8017504 <prvAddCurrentTaskToDelayedList+0xc4>)
 801749c:	f7fe fc0d 	bl	8015cba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80174a0:	e026      	b.n	80174f0 <prvAddCurrentTaskToDelayedList+0xb0>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80174a2:	68fa      	ldr	r2, [r7, #12]
 80174a4:	687b      	ldr	r3, [r7, #4]
 80174a6:	4413      	add	r3, r2
 80174a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80174aa:	4b14      	ldr	r3, [pc, #80]	; (80174fc <prvAddCurrentTaskToDelayedList+0xbc>)
 80174ac:	681b      	ldr	r3, [r3, #0]
 80174ae:	68ba      	ldr	r2, [r7, #8]
 80174b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80174b2:	68ba      	ldr	r2, [r7, #8]
 80174b4:	68fb      	ldr	r3, [r7, #12]
 80174b6:	429a      	cmp	r2, r3
 80174b8:	d209      	bcs.n	80174ce <prvAddCurrentTaskToDelayedList+0x8e>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80174ba:	4b13      	ldr	r3, [pc, #76]	; (8017508 <prvAddCurrentTaskToDelayedList+0xc8>)
 80174bc:	681a      	ldr	r2, [r3, #0]
 80174be:	4b0f      	ldr	r3, [pc, #60]	; (80174fc <prvAddCurrentTaskToDelayedList+0xbc>)
 80174c0:	681b      	ldr	r3, [r3, #0]
 80174c2:	3304      	adds	r3, #4
 80174c4:	4619      	mov	r1, r3
 80174c6:	4610      	mov	r0, r2
 80174c8:	f7fe fc1b 	bl	8015d02 <vListInsert>
}
 80174cc:	e010      	b.n	80174f0 <prvAddCurrentTaskToDelayedList+0xb0>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80174ce:	4b0f      	ldr	r3, [pc, #60]	; (801750c <prvAddCurrentTaskToDelayedList+0xcc>)
 80174d0:	681a      	ldr	r2, [r3, #0]
 80174d2:	4b0a      	ldr	r3, [pc, #40]	; (80174fc <prvAddCurrentTaskToDelayedList+0xbc>)
 80174d4:	681b      	ldr	r3, [r3, #0]
 80174d6:	3304      	adds	r3, #4
 80174d8:	4619      	mov	r1, r3
 80174da:	4610      	mov	r0, r2
 80174dc:	f7fe fc11 	bl	8015d02 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80174e0:	4b0b      	ldr	r3, [pc, #44]	; (8017510 <prvAddCurrentTaskToDelayedList+0xd0>)
 80174e2:	681b      	ldr	r3, [r3, #0]
 80174e4:	68ba      	ldr	r2, [r7, #8]
 80174e6:	429a      	cmp	r2, r3
 80174e8:	d202      	bcs.n	80174f0 <prvAddCurrentTaskToDelayedList+0xb0>
					xNextTaskUnblockTime = xTimeToWake;
 80174ea:	4a09      	ldr	r2, [pc, #36]	; (8017510 <prvAddCurrentTaskToDelayedList+0xd0>)
 80174ec:	68bb      	ldr	r3, [r7, #8]
 80174ee:	6013      	str	r3, [r2, #0]
}
 80174f0:	bf00      	nop
 80174f2:	3710      	adds	r7, #16
 80174f4:	46bd      	mov	sp, r7
 80174f6:	bd80      	pop	{r7, pc}
 80174f8:	20000b28 	.word	0x20000b28
 80174fc:	20000a24 	.word	0x20000a24
 8017500:	20000b2c 	.word	0x20000b2c
 8017504:	20000b10 	.word	0x20000b10
 8017508:	20000ae0 	.word	0x20000ae0
 801750c:	20000adc 	.word	0x20000adc
 8017510:	20000b44 	.word	0x20000b44

08017514 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8017514:	b480      	push	{r7}
 8017516:	b085      	sub	sp, #20
 8017518:	af00      	add	r7, sp, #0
 801751a:	60f8      	str	r0, [r7, #12]
 801751c:	60b9      	str	r1, [r7, #8]
 801751e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8017520:	68fb      	ldr	r3, [r7, #12]
 8017522:	3b04      	subs	r3, #4
 8017524:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8017526:	68fb      	ldr	r3, [r7, #12]
 8017528:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801752c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801752e:	68fb      	ldr	r3, [r7, #12]
 8017530:	3b04      	subs	r3, #4
 8017532:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8017534:	68bb      	ldr	r3, [r7, #8]
 8017536:	f023 0201 	bic.w	r2, r3, #1
 801753a:	68fb      	ldr	r3, [r7, #12]
 801753c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801753e:	68fb      	ldr	r3, [r7, #12]
 8017540:	3b04      	subs	r3, #4
 8017542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8017544:	4a0c      	ldr	r2, [pc, #48]	; (8017578 <pxPortInitialiseStack+0x64>)
 8017546:	68fb      	ldr	r3, [r7, #12]
 8017548:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801754a:	68fb      	ldr	r3, [r7, #12]
 801754c:	3b14      	subs	r3, #20
 801754e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8017550:	687a      	ldr	r2, [r7, #4]
 8017552:	68fb      	ldr	r3, [r7, #12]
 8017554:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8017556:	68fb      	ldr	r3, [r7, #12]
 8017558:	3b04      	subs	r3, #4
 801755a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801755c:	68fb      	ldr	r3, [r7, #12]
 801755e:	f06f 0202 	mvn.w	r2, #2
 8017562:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8017564:	68fb      	ldr	r3, [r7, #12]
 8017566:	3b20      	subs	r3, #32
 8017568:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801756a:	68fb      	ldr	r3, [r7, #12]
}
 801756c:	4618      	mov	r0, r3
 801756e:	3714      	adds	r7, #20
 8017570:	46bd      	mov	sp, r7
 8017572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017576:	4770      	bx	lr
 8017578:	0801757d 	.word	0x0801757d

0801757c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801757c:	b480      	push	{r7}
 801757e:	b085      	sub	sp, #20
 8017580:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8017582:	2300      	movs	r3, #0
 8017584:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8017586:	4b12      	ldr	r3, [pc, #72]	; (80175d0 <prvTaskExitError+0x54>)
 8017588:	681b      	ldr	r3, [r3, #0]
 801758a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801758e:	d00a      	beq.n	80175a6 <prvTaskExitError+0x2a>
	__asm volatile
 8017590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017594:	f383 8811 	msr	BASEPRI, r3
 8017598:	f3bf 8f6f 	isb	sy
 801759c:	f3bf 8f4f 	dsb	sy
 80175a0:	60fb      	str	r3, [r7, #12]
}
 80175a2:	bf00      	nop
 80175a4:	e7fe      	b.n	80175a4 <prvTaskExitError+0x28>
	__asm volatile
 80175a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80175aa:	f383 8811 	msr	BASEPRI, r3
 80175ae:	f3bf 8f6f 	isb	sy
 80175b2:	f3bf 8f4f 	dsb	sy
 80175b6:	60bb      	str	r3, [r7, #8]
}
 80175b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80175ba:	bf00      	nop
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	2b00      	cmp	r3, #0
 80175c0:	d0fc      	beq.n	80175bc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80175c2:	bf00      	nop
 80175c4:	bf00      	nop
 80175c6:	3714      	adds	r7, #20
 80175c8:	46bd      	mov	sp, r7
 80175ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175ce:	4770      	bx	lr
 80175d0:	20000010 	.word	0x20000010
	...

080175e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80175e0:	4b07      	ldr	r3, [pc, #28]	; (8017600 <pxCurrentTCBConst2>)
 80175e2:	6819      	ldr	r1, [r3, #0]
 80175e4:	6808      	ldr	r0, [r1, #0]
 80175e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175ea:	f380 8809 	msr	PSP, r0
 80175ee:	f3bf 8f6f 	isb	sy
 80175f2:	f04f 0000 	mov.w	r0, #0
 80175f6:	f380 8811 	msr	BASEPRI, r0
 80175fa:	4770      	bx	lr
 80175fc:	f3af 8000 	nop.w

08017600 <pxCurrentTCBConst2>:
 8017600:	20000a24 	.word	0x20000a24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8017604:	bf00      	nop
 8017606:	bf00      	nop

08017608 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8017608:	4808      	ldr	r0, [pc, #32]	; (801762c <prvPortStartFirstTask+0x24>)
 801760a:	6800      	ldr	r0, [r0, #0]
 801760c:	6800      	ldr	r0, [r0, #0]
 801760e:	f380 8808 	msr	MSP, r0
 8017612:	f04f 0000 	mov.w	r0, #0
 8017616:	f380 8814 	msr	CONTROL, r0
 801761a:	b662      	cpsie	i
 801761c:	b661      	cpsie	f
 801761e:	f3bf 8f4f 	dsb	sy
 8017622:	f3bf 8f6f 	isb	sy
 8017626:	df00      	svc	0
 8017628:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801762a:	bf00      	nop
 801762c:	e000ed08 	.word	0xe000ed08

08017630 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8017630:	b580      	push	{r7, lr}
 8017632:	b086      	sub	sp, #24
 8017634:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8017636:	4b46      	ldr	r3, [pc, #280]	; (8017750 <xPortStartScheduler+0x120>)
 8017638:	681b      	ldr	r3, [r3, #0]
 801763a:	4a46      	ldr	r2, [pc, #280]	; (8017754 <xPortStartScheduler+0x124>)
 801763c:	4293      	cmp	r3, r2
 801763e:	d10a      	bne.n	8017656 <xPortStartScheduler+0x26>
	__asm volatile
 8017640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017644:	f383 8811 	msr	BASEPRI, r3
 8017648:	f3bf 8f6f 	isb	sy
 801764c:	f3bf 8f4f 	dsb	sy
 8017650:	613b      	str	r3, [r7, #16]
}
 8017652:	bf00      	nop
 8017654:	e7fe      	b.n	8017654 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8017656:	4b3e      	ldr	r3, [pc, #248]	; (8017750 <xPortStartScheduler+0x120>)
 8017658:	681b      	ldr	r3, [r3, #0]
 801765a:	4a3f      	ldr	r2, [pc, #252]	; (8017758 <xPortStartScheduler+0x128>)
 801765c:	4293      	cmp	r3, r2
 801765e:	d10a      	bne.n	8017676 <xPortStartScheduler+0x46>
	__asm volatile
 8017660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017664:	f383 8811 	msr	BASEPRI, r3
 8017668:	f3bf 8f6f 	isb	sy
 801766c:	f3bf 8f4f 	dsb	sy
 8017670:	60fb      	str	r3, [r7, #12]
}
 8017672:	bf00      	nop
 8017674:	e7fe      	b.n	8017674 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8017676:	4b39      	ldr	r3, [pc, #228]	; (801775c <xPortStartScheduler+0x12c>)
 8017678:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801767a:	697b      	ldr	r3, [r7, #20]
 801767c:	781b      	ldrb	r3, [r3, #0]
 801767e:	b2db      	uxtb	r3, r3
 8017680:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8017682:	697b      	ldr	r3, [r7, #20]
 8017684:	22ff      	movs	r2, #255	; 0xff
 8017686:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8017688:	697b      	ldr	r3, [r7, #20]
 801768a:	781b      	ldrb	r3, [r3, #0]
 801768c:	b2db      	uxtb	r3, r3
 801768e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8017690:	78fb      	ldrb	r3, [r7, #3]
 8017692:	b2db      	uxtb	r3, r3
 8017694:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8017698:	b2da      	uxtb	r2, r3
 801769a:	4b31      	ldr	r3, [pc, #196]	; (8017760 <xPortStartScheduler+0x130>)
 801769c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801769e:	4b31      	ldr	r3, [pc, #196]	; (8017764 <xPortStartScheduler+0x134>)
 80176a0:	2207      	movs	r2, #7
 80176a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80176a4:	e009      	b.n	80176ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80176a6:	4b2f      	ldr	r3, [pc, #188]	; (8017764 <xPortStartScheduler+0x134>)
 80176a8:	681b      	ldr	r3, [r3, #0]
 80176aa:	3b01      	subs	r3, #1
 80176ac:	4a2d      	ldr	r2, [pc, #180]	; (8017764 <xPortStartScheduler+0x134>)
 80176ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80176b0:	78fb      	ldrb	r3, [r7, #3]
 80176b2:	b2db      	uxtb	r3, r3
 80176b4:	005b      	lsls	r3, r3, #1
 80176b6:	b2db      	uxtb	r3, r3
 80176b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80176ba:	78fb      	ldrb	r3, [r7, #3]
 80176bc:	b2db      	uxtb	r3, r3
 80176be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80176c2:	2b80      	cmp	r3, #128	; 0x80
 80176c4:	d0ef      	beq.n	80176a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80176c6:	4b27      	ldr	r3, [pc, #156]	; (8017764 <xPortStartScheduler+0x134>)
 80176c8:	681b      	ldr	r3, [r3, #0]
 80176ca:	f1c3 0307 	rsb	r3, r3, #7
 80176ce:	2b04      	cmp	r3, #4
 80176d0:	d00a      	beq.n	80176e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80176d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80176d6:	f383 8811 	msr	BASEPRI, r3
 80176da:	f3bf 8f6f 	isb	sy
 80176de:	f3bf 8f4f 	dsb	sy
 80176e2:	60bb      	str	r3, [r7, #8]
}
 80176e4:	bf00      	nop
 80176e6:	e7fe      	b.n	80176e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80176e8:	4b1e      	ldr	r3, [pc, #120]	; (8017764 <xPortStartScheduler+0x134>)
 80176ea:	681b      	ldr	r3, [r3, #0]
 80176ec:	021b      	lsls	r3, r3, #8
 80176ee:	4a1d      	ldr	r2, [pc, #116]	; (8017764 <xPortStartScheduler+0x134>)
 80176f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80176f2:	4b1c      	ldr	r3, [pc, #112]	; (8017764 <xPortStartScheduler+0x134>)
 80176f4:	681b      	ldr	r3, [r3, #0]
 80176f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80176fa:	4a1a      	ldr	r2, [pc, #104]	; (8017764 <xPortStartScheduler+0x134>)
 80176fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80176fe:	687b      	ldr	r3, [r7, #4]
 8017700:	b2da      	uxtb	r2, r3
 8017702:	697b      	ldr	r3, [r7, #20]
 8017704:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8017706:	4b18      	ldr	r3, [pc, #96]	; (8017768 <xPortStartScheduler+0x138>)
 8017708:	681b      	ldr	r3, [r3, #0]
 801770a:	4a17      	ldr	r2, [pc, #92]	; (8017768 <xPortStartScheduler+0x138>)
 801770c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8017710:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017712:	4b15      	ldr	r3, [pc, #84]	; (8017768 <xPortStartScheduler+0x138>)
 8017714:	681b      	ldr	r3, [r3, #0]
 8017716:	4a14      	ldr	r2, [pc, #80]	; (8017768 <xPortStartScheduler+0x138>)
 8017718:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801771c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801771e:	f000 f8dd 	bl	80178dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017722:	4b12      	ldr	r3, [pc, #72]	; (801776c <xPortStartScheduler+0x13c>)
 8017724:	2200      	movs	r2, #0
 8017726:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8017728:	f000 f8fc 	bl	8017924 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801772c:	4b10      	ldr	r3, [pc, #64]	; (8017770 <xPortStartScheduler+0x140>)
 801772e:	681b      	ldr	r3, [r3, #0]
 8017730:	4a0f      	ldr	r2, [pc, #60]	; (8017770 <xPortStartScheduler+0x140>)
 8017732:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8017736:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8017738:	f7ff ff66 	bl	8017608 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801773c:	f7ff fa92 	bl	8016c64 <vTaskSwitchContext>
	prvTaskExitError();
 8017740:	f7ff ff1c 	bl	801757c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8017744:	2300      	movs	r3, #0
}
 8017746:	4618      	mov	r0, r3
 8017748:	3718      	adds	r7, #24
 801774a:	46bd      	mov	sp, r7
 801774c:	bd80      	pop	{r7, pc}
 801774e:	bf00      	nop
 8017750:	e000ed00 	.word	0xe000ed00
 8017754:	410fc271 	.word	0x410fc271
 8017758:	410fc270 	.word	0x410fc270
 801775c:	e000e400 	.word	0xe000e400
 8017760:	20000b50 	.word	0x20000b50
 8017764:	20000b54 	.word	0x20000b54
 8017768:	e000ed20 	.word	0xe000ed20
 801776c:	20000010 	.word	0x20000010
 8017770:	e000ef34 	.word	0xe000ef34

08017774 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8017774:	b480      	push	{r7}
 8017776:	b083      	sub	sp, #12
 8017778:	af00      	add	r7, sp, #0
	__asm volatile
 801777a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801777e:	f383 8811 	msr	BASEPRI, r3
 8017782:	f3bf 8f6f 	isb	sy
 8017786:	f3bf 8f4f 	dsb	sy
 801778a:	607b      	str	r3, [r7, #4]
}
 801778c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801778e:	4b0f      	ldr	r3, [pc, #60]	; (80177cc <vPortEnterCritical+0x58>)
 8017790:	681b      	ldr	r3, [r3, #0]
 8017792:	3301      	adds	r3, #1
 8017794:	4a0d      	ldr	r2, [pc, #52]	; (80177cc <vPortEnterCritical+0x58>)
 8017796:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8017798:	4b0c      	ldr	r3, [pc, #48]	; (80177cc <vPortEnterCritical+0x58>)
 801779a:	681b      	ldr	r3, [r3, #0]
 801779c:	2b01      	cmp	r3, #1
 801779e:	d10f      	bne.n	80177c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80177a0:	4b0b      	ldr	r3, [pc, #44]	; (80177d0 <vPortEnterCritical+0x5c>)
 80177a2:	681b      	ldr	r3, [r3, #0]
 80177a4:	b2db      	uxtb	r3, r3
 80177a6:	2b00      	cmp	r3, #0
 80177a8:	d00a      	beq.n	80177c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80177aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80177ae:	f383 8811 	msr	BASEPRI, r3
 80177b2:	f3bf 8f6f 	isb	sy
 80177b6:	f3bf 8f4f 	dsb	sy
 80177ba:	603b      	str	r3, [r7, #0]
}
 80177bc:	bf00      	nop
 80177be:	e7fe      	b.n	80177be <vPortEnterCritical+0x4a>
	}
}
 80177c0:	bf00      	nop
 80177c2:	370c      	adds	r7, #12
 80177c4:	46bd      	mov	sp, r7
 80177c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177ca:	4770      	bx	lr
 80177cc:	20000010 	.word	0x20000010
 80177d0:	e000ed04 	.word	0xe000ed04

080177d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80177d4:	b480      	push	{r7}
 80177d6:	b083      	sub	sp, #12
 80177d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80177da:	4b12      	ldr	r3, [pc, #72]	; (8017824 <vPortExitCritical+0x50>)
 80177dc:	681b      	ldr	r3, [r3, #0]
 80177de:	2b00      	cmp	r3, #0
 80177e0:	d10a      	bne.n	80177f8 <vPortExitCritical+0x24>
	__asm volatile
 80177e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80177e6:	f383 8811 	msr	BASEPRI, r3
 80177ea:	f3bf 8f6f 	isb	sy
 80177ee:	f3bf 8f4f 	dsb	sy
 80177f2:	607b      	str	r3, [r7, #4]
}
 80177f4:	bf00      	nop
 80177f6:	e7fe      	b.n	80177f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80177f8:	4b0a      	ldr	r3, [pc, #40]	; (8017824 <vPortExitCritical+0x50>)
 80177fa:	681b      	ldr	r3, [r3, #0]
 80177fc:	3b01      	subs	r3, #1
 80177fe:	4a09      	ldr	r2, [pc, #36]	; (8017824 <vPortExitCritical+0x50>)
 8017800:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8017802:	4b08      	ldr	r3, [pc, #32]	; (8017824 <vPortExitCritical+0x50>)
 8017804:	681b      	ldr	r3, [r3, #0]
 8017806:	2b00      	cmp	r3, #0
 8017808:	d105      	bne.n	8017816 <vPortExitCritical+0x42>
 801780a:	2300      	movs	r3, #0
 801780c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801780e:	683b      	ldr	r3, [r7, #0]
 8017810:	f383 8811 	msr	BASEPRI, r3
}
 8017814:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017816:	bf00      	nop
 8017818:	370c      	adds	r7, #12
 801781a:	46bd      	mov	sp, r7
 801781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017820:	4770      	bx	lr
 8017822:	bf00      	nop
 8017824:	20000010 	.word	0x20000010
	...

08017830 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017830:	f3ef 8009 	mrs	r0, PSP
 8017834:	f3bf 8f6f 	isb	sy
 8017838:	4b15      	ldr	r3, [pc, #84]	; (8017890 <pxCurrentTCBConst>)
 801783a:	681a      	ldr	r2, [r3, #0]
 801783c:	f01e 0f10 	tst.w	lr, #16
 8017840:	bf08      	it	eq
 8017842:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017846:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801784a:	6010      	str	r0, [r2, #0]
 801784c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017850:	f04f 0050 	mov.w	r0, #80	; 0x50
 8017854:	f380 8811 	msr	BASEPRI, r0
 8017858:	f3bf 8f4f 	dsb	sy
 801785c:	f3bf 8f6f 	isb	sy
 8017860:	f7ff fa00 	bl	8016c64 <vTaskSwitchContext>
 8017864:	f04f 0000 	mov.w	r0, #0
 8017868:	f380 8811 	msr	BASEPRI, r0
 801786c:	bc09      	pop	{r0, r3}
 801786e:	6819      	ldr	r1, [r3, #0]
 8017870:	6808      	ldr	r0, [r1, #0]
 8017872:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017876:	f01e 0f10 	tst.w	lr, #16
 801787a:	bf08      	it	eq
 801787c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017880:	f380 8809 	msr	PSP, r0
 8017884:	f3bf 8f6f 	isb	sy
 8017888:	4770      	bx	lr
 801788a:	bf00      	nop
 801788c:	f3af 8000 	nop.w

08017890 <pxCurrentTCBConst>:
 8017890:	20000a24 	.word	0x20000a24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017894:	bf00      	nop
 8017896:	bf00      	nop

08017898 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017898:	b580      	push	{r7, lr}
 801789a:	b082      	sub	sp, #8
 801789c:	af00      	add	r7, sp, #0
	__asm volatile
 801789e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80178a2:	f383 8811 	msr	BASEPRI, r3
 80178a6:	f3bf 8f6f 	isb	sy
 80178aa:	f3bf 8f4f 	dsb	sy
 80178ae:	607b      	str	r3, [r7, #4]
}
 80178b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80178b2:	f7ff f941 	bl	8016b38 <xTaskIncrementTick>
 80178b6:	4603      	mov	r3, r0
 80178b8:	2b00      	cmp	r3, #0
 80178ba:	d003      	beq.n	80178c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80178bc:	4b06      	ldr	r3, [pc, #24]	; (80178d8 <SysTick_Handler+0x40>)
 80178be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80178c2:	601a      	str	r2, [r3, #0]
 80178c4:	2300      	movs	r3, #0
 80178c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80178c8:	683b      	ldr	r3, [r7, #0]
 80178ca:	f383 8811 	msr	BASEPRI, r3
}
 80178ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80178d0:	bf00      	nop
 80178d2:	3708      	adds	r7, #8
 80178d4:	46bd      	mov	sp, r7
 80178d6:	bd80      	pop	{r7, pc}
 80178d8:	e000ed04 	.word	0xe000ed04

080178dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80178dc:	b480      	push	{r7}
 80178de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80178e0:	4b0b      	ldr	r3, [pc, #44]	; (8017910 <vPortSetupTimerInterrupt+0x34>)
 80178e2:	2200      	movs	r2, #0
 80178e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80178e6:	4b0b      	ldr	r3, [pc, #44]	; (8017914 <vPortSetupTimerInterrupt+0x38>)
 80178e8:	2200      	movs	r2, #0
 80178ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80178ec:	4b0a      	ldr	r3, [pc, #40]	; (8017918 <vPortSetupTimerInterrupt+0x3c>)
 80178ee:	681b      	ldr	r3, [r3, #0]
 80178f0:	4a0a      	ldr	r2, [pc, #40]	; (801791c <vPortSetupTimerInterrupt+0x40>)
 80178f2:	fba2 2303 	umull	r2, r3, r2, r3
 80178f6:	099b      	lsrs	r3, r3, #6
 80178f8:	4a09      	ldr	r2, [pc, #36]	; (8017920 <vPortSetupTimerInterrupt+0x44>)
 80178fa:	3b01      	subs	r3, #1
 80178fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80178fe:	4b04      	ldr	r3, [pc, #16]	; (8017910 <vPortSetupTimerInterrupt+0x34>)
 8017900:	2207      	movs	r2, #7
 8017902:	601a      	str	r2, [r3, #0]
}
 8017904:	bf00      	nop
 8017906:	46bd      	mov	sp, r7
 8017908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801790c:	4770      	bx	lr
 801790e:	bf00      	nop
 8017910:	e000e010 	.word	0xe000e010
 8017914:	e000e018 	.word	0xe000e018
 8017918:	20000004 	.word	0x20000004
 801791c:	10624dd3 	.word	0x10624dd3
 8017920:	e000e014 	.word	0xe000e014

08017924 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017924:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8017934 <vPortEnableVFP+0x10>
 8017928:	6801      	ldr	r1, [r0, #0]
 801792a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801792e:	6001      	str	r1, [r0, #0]
 8017930:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017932:	bf00      	nop
 8017934:	e000ed88 	.word	0xe000ed88

08017938 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017938:	b480      	push	{r7}
 801793a:	b085      	sub	sp, #20
 801793c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801793e:	f3ef 8305 	mrs	r3, IPSR
 8017942:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017944:	68fb      	ldr	r3, [r7, #12]
 8017946:	2b0f      	cmp	r3, #15
 8017948:	d914      	bls.n	8017974 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801794a:	4a17      	ldr	r2, [pc, #92]	; (80179a8 <vPortValidateInterruptPriority+0x70>)
 801794c:	68fb      	ldr	r3, [r7, #12]
 801794e:	4413      	add	r3, r2
 8017950:	781b      	ldrb	r3, [r3, #0]
 8017952:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017954:	4b15      	ldr	r3, [pc, #84]	; (80179ac <vPortValidateInterruptPriority+0x74>)
 8017956:	781b      	ldrb	r3, [r3, #0]
 8017958:	7afa      	ldrb	r2, [r7, #11]
 801795a:	429a      	cmp	r2, r3
 801795c:	d20a      	bcs.n	8017974 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801795e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017962:	f383 8811 	msr	BASEPRI, r3
 8017966:	f3bf 8f6f 	isb	sy
 801796a:	f3bf 8f4f 	dsb	sy
 801796e:	607b      	str	r3, [r7, #4]
}
 8017970:	bf00      	nop
 8017972:	e7fe      	b.n	8017972 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8017974:	4b0e      	ldr	r3, [pc, #56]	; (80179b0 <vPortValidateInterruptPriority+0x78>)
 8017976:	681b      	ldr	r3, [r3, #0]
 8017978:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801797c:	4b0d      	ldr	r3, [pc, #52]	; (80179b4 <vPortValidateInterruptPriority+0x7c>)
 801797e:	681b      	ldr	r3, [r3, #0]
 8017980:	429a      	cmp	r2, r3
 8017982:	d90a      	bls.n	801799a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8017984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017988:	f383 8811 	msr	BASEPRI, r3
 801798c:	f3bf 8f6f 	isb	sy
 8017990:	f3bf 8f4f 	dsb	sy
 8017994:	603b      	str	r3, [r7, #0]
}
 8017996:	bf00      	nop
 8017998:	e7fe      	b.n	8017998 <vPortValidateInterruptPriority+0x60>
	}
 801799a:	bf00      	nop
 801799c:	3714      	adds	r7, #20
 801799e:	46bd      	mov	sp, r7
 80179a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179a4:	4770      	bx	lr
 80179a6:	bf00      	nop
 80179a8:	e000e3f0 	.word	0xe000e3f0
 80179ac:	20000b50 	.word	0x20000b50
 80179b0:	e000ed0c 	.word	0xe000ed0c
 80179b4:	20000b54 	.word	0x20000b54

080179b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80179b8:	b580      	push	{r7, lr}
 80179ba:	b08a      	sub	sp, #40	; 0x28
 80179bc:	af00      	add	r7, sp, #0
 80179be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80179c0:	2300      	movs	r3, #0
 80179c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80179c4:	f7ff f81c 	bl	8016a00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80179c8:	4b5b      	ldr	r3, [pc, #364]	; (8017b38 <pvPortMalloc+0x180>)
 80179ca:	681b      	ldr	r3, [r3, #0]
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d101      	bne.n	80179d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80179d0:	f000 f920 	bl	8017c14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80179d4:	4b59      	ldr	r3, [pc, #356]	; (8017b3c <pvPortMalloc+0x184>)
 80179d6:	681a      	ldr	r2, [r3, #0]
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	4013      	ands	r3, r2
 80179dc:	2b00      	cmp	r3, #0
 80179de:	f040 8093 	bne.w	8017b08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80179e2:	687b      	ldr	r3, [r7, #4]
 80179e4:	2b00      	cmp	r3, #0
 80179e6:	d01d      	beq.n	8017a24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80179e8:	2208      	movs	r2, #8
 80179ea:	687b      	ldr	r3, [r7, #4]
 80179ec:	4413      	add	r3, r2
 80179ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80179f0:	687b      	ldr	r3, [r7, #4]
 80179f2:	f003 0307 	and.w	r3, r3, #7
 80179f6:	2b00      	cmp	r3, #0
 80179f8:	d014      	beq.n	8017a24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	f023 0307 	bic.w	r3, r3, #7
 8017a00:	3308      	adds	r3, #8
 8017a02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	f003 0307 	and.w	r3, r3, #7
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	d00a      	beq.n	8017a24 <pvPortMalloc+0x6c>
	__asm volatile
 8017a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a12:	f383 8811 	msr	BASEPRI, r3
 8017a16:	f3bf 8f6f 	isb	sy
 8017a1a:	f3bf 8f4f 	dsb	sy
 8017a1e:	617b      	str	r3, [r7, #20]
}
 8017a20:	bf00      	nop
 8017a22:	e7fe      	b.n	8017a22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	2b00      	cmp	r3, #0
 8017a28:	d06e      	beq.n	8017b08 <pvPortMalloc+0x150>
 8017a2a:	4b45      	ldr	r3, [pc, #276]	; (8017b40 <pvPortMalloc+0x188>)
 8017a2c:	681b      	ldr	r3, [r3, #0]
 8017a2e:	687a      	ldr	r2, [r7, #4]
 8017a30:	429a      	cmp	r2, r3
 8017a32:	d869      	bhi.n	8017b08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8017a34:	4b43      	ldr	r3, [pc, #268]	; (8017b44 <pvPortMalloc+0x18c>)
 8017a36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8017a38:	4b42      	ldr	r3, [pc, #264]	; (8017b44 <pvPortMalloc+0x18c>)
 8017a3a:	681b      	ldr	r3, [r3, #0]
 8017a3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017a3e:	e004      	b.n	8017a4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8017a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8017a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a46:	681b      	ldr	r3, [r3, #0]
 8017a48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a4c:	685b      	ldr	r3, [r3, #4]
 8017a4e:	687a      	ldr	r2, [r7, #4]
 8017a50:	429a      	cmp	r2, r3
 8017a52:	d903      	bls.n	8017a5c <pvPortMalloc+0xa4>
 8017a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a56:	681b      	ldr	r3, [r3, #0]
 8017a58:	2b00      	cmp	r3, #0
 8017a5a:	d1f1      	bne.n	8017a40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017a5c:	4b36      	ldr	r3, [pc, #216]	; (8017b38 <pvPortMalloc+0x180>)
 8017a5e:	681b      	ldr	r3, [r3, #0]
 8017a60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017a62:	429a      	cmp	r2, r3
 8017a64:	d050      	beq.n	8017b08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8017a66:	6a3b      	ldr	r3, [r7, #32]
 8017a68:	681b      	ldr	r3, [r3, #0]
 8017a6a:	2208      	movs	r2, #8
 8017a6c:	4413      	add	r3, r2
 8017a6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a72:	681a      	ldr	r2, [r3, #0]
 8017a74:	6a3b      	ldr	r3, [r7, #32]
 8017a76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8017a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a7a:	685a      	ldr	r2, [r3, #4]
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	1ad2      	subs	r2, r2, r3
 8017a80:	2308      	movs	r3, #8
 8017a82:	005b      	lsls	r3, r3, #1
 8017a84:	429a      	cmp	r2, r3
 8017a86:	d91f      	bls.n	8017ac8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8017a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017a8a:	687b      	ldr	r3, [r7, #4]
 8017a8c:	4413      	add	r3, r2
 8017a8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017a90:	69bb      	ldr	r3, [r7, #24]
 8017a92:	f003 0307 	and.w	r3, r3, #7
 8017a96:	2b00      	cmp	r3, #0
 8017a98:	d00a      	beq.n	8017ab0 <pvPortMalloc+0xf8>
	__asm volatile
 8017a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a9e:	f383 8811 	msr	BASEPRI, r3
 8017aa2:	f3bf 8f6f 	isb	sy
 8017aa6:	f3bf 8f4f 	dsb	sy
 8017aaa:	613b      	str	r3, [r7, #16]
}
 8017aac:	bf00      	nop
 8017aae:	e7fe      	b.n	8017aae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8017ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ab2:	685a      	ldr	r2, [r3, #4]
 8017ab4:	687b      	ldr	r3, [r7, #4]
 8017ab6:	1ad2      	subs	r2, r2, r3
 8017ab8:	69bb      	ldr	r3, [r7, #24]
 8017aba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017abe:	687a      	ldr	r2, [r7, #4]
 8017ac0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8017ac2:	69b8      	ldr	r0, [r7, #24]
 8017ac4:	f000 f908 	bl	8017cd8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017ac8:	4b1d      	ldr	r3, [pc, #116]	; (8017b40 <pvPortMalloc+0x188>)
 8017aca:	681a      	ldr	r2, [r3, #0]
 8017acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ace:	685b      	ldr	r3, [r3, #4]
 8017ad0:	1ad3      	subs	r3, r2, r3
 8017ad2:	4a1b      	ldr	r2, [pc, #108]	; (8017b40 <pvPortMalloc+0x188>)
 8017ad4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017ad6:	4b1a      	ldr	r3, [pc, #104]	; (8017b40 <pvPortMalloc+0x188>)
 8017ad8:	681a      	ldr	r2, [r3, #0]
 8017ada:	4b1b      	ldr	r3, [pc, #108]	; (8017b48 <pvPortMalloc+0x190>)
 8017adc:	681b      	ldr	r3, [r3, #0]
 8017ade:	429a      	cmp	r2, r3
 8017ae0:	d203      	bcs.n	8017aea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8017ae2:	4b17      	ldr	r3, [pc, #92]	; (8017b40 <pvPortMalloc+0x188>)
 8017ae4:	681b      	ldr	r3, [r3, #0]
 8017ae6:	4a18      	ldr	r2, [pc, #96]	; (8017b48 <pvPortMalloc+0x190>)
 8017ae8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017aec:	685a      	ldr	r2, [r3, #4]
 8017aee:	4b13      	ldr	r3, [pc, #76]	; (8017b3c <pvPortMalloc+0x184>)
 8017af0:	681b      	ldr	r3, [r3, #0]
 8017af2:	431a      	orrs	r2, r3
 8017af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017af6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017afa:	2200      	movs	r2, #0
 8017afc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8017afe:	4b13      	ldr	r3, [pc, #76]	; (8017b4c <pvPortMalloc+0x194>)
 8017b00:	681b      	ldr	r3, [r3, #0]
 8017b02:	3301      	adds	r3, #1
 8017b04:	4a11      	ldr	r2, [pc, #68]	; (8017b4c <pvPortMalloc+0x194>)
 8017b06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8017b08:	f7fe ff88 	bl	8016a1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017b0c:	69fb      	ldr	r3, [r7, #28]
 8017b0e:	f003 0307 	and.w	r3, r3, #7
 8017b12:	2b00      	cmp	r3, #0
 8017b14:	d00a      	beq.n	8017b2c <pvPortMalloc+0x174>
	__asm volatile
 8017b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b1a:	f383 8811 	msr	BASEPRI, r3
 8017b1e:	f3bf 8f6f 	isb	sy
 8017b22:	f3bf 8f4f 	dsb	sy
 8017b26:	60fb      	str	r3, [r7, #12]
}
 8017b28:	bf00      	nop
 8017b2a:	e7fe      	b.n	8017b2a <pvPortMalloc+0x172>
	return pvReturn;
 8017b2c:	69fb      	ldr	r3, [r7, #28]
}
 8017b2e:	4618      	mov	r0, r3
 8017b30:	3728      	adds	r7, #40	; 0x28
 8017b32:	46bd      	mov	sp, r7
 8017b34:	bd80      	pop	{r7, pc}
 8017b36:	bf00      	nop
 8017b38:	20003b60 	.word	0x20003b60
 8017b3c:	20003b74 	.word	0x20003b74
 8017b40:	20003b64 	.word	0x20003b64
 8017b44:	20003b58 	.word	0x20003b58
 8017b48:	20003b68 	.word	0x20003b68
 8017b4c:	20003b6c 	.word	0x20003b6c

08017b50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017b50:	b580      	push	{r7, lr}
 8017b52:	b086      	sub	sp, #24
 8017b54:	af00      	add	r7, sp, #0
 8017b56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017b5c:	687b      	ldr	r3, [r7, #4]
 8017b5e:	2b00      	cmp	r3, #0
 8017b60:	d04d      	beq.n	8017bfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8017b62:	2308      	movs	r3, #8
 8017b64:	425b      	negs	r3, r3
 8017b66:	697a      	ldr	r2, [r7, #20]
 8017b68:	4413      	add	r3, r2
 8017b6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017b6c:	697b      	ldr	r3, [r7, #20]
 8017b6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017b70:	693b      	ldr	r3, [r7, #16]
 8017b72:	685a      	ldr	r2, [r3, #4]
 8017b74:	4b24      	ldr	r3, [pc, #144]	; (8017c08 <vPortFree+0xb8>)
 8017b76:	681b      	ldr	r3, [r3, #0]
 8017b78:	4013      	ands	r3, r2
 8017b7a:	2b00      	cmp	r3, #0
 8017b7c:	d10a      	bne.n	8017b94 <vPortFree+0x44>
	__asm volatile
 8017b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b82:	f383 8811 	msr	BASEPRI, r3
 8017b86:	f3bf 8f6f 	isb	sy
 8017b8a:	f3bf 8f4f 	dsb	sy
 8017b8e:	60fb      	str	r3, [r7, #12]
}
 8017b90:	bf00      	nop
 8017b92:	e7fe      	b.n	8017b92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8017b94:	693b      	ldr	r3, [r7, #16]
 8017b96:	681b      	ldr	r3, [r3, #0]
 8017b98:	2b00      	cmp	r3, #0
 8017b9a:	d00a      	beq.n	8017bb2 <vPortFree+0x62>
	__asm volatile
 8017b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017ba0:	f383 8811 	msr	BASEPRI, r3
 8017ba4:	f3bf 8f6f 	isb	sy
 8017ba8:	f3bf 8f4f 	dsb	sy
 8017bac:	60bb      	str	r3, [r7, #8]
}
 8017bae:	bf00      	nop
 8017bb0:	e7fe      	b.n	8017bb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8017bb2:	693b      	ldr	r3, [r7, #16]
 8017bb4:	685a      	ldr	r2, [r3, #4]
 8017bb6:	4b14      	ldr	r3, [pc, #80]	; (8017c08 <vPortFree+0xb8>)
 8017bb8:	681b      	ldr	r3, [r3, #0]
 8017bba:	4013      	ands	r3, r2
 8017bbc:	2b00      	cmp	r3, #0
 8017bbe:	d01e      	beq.n	8017bfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017bc0:	693b      	ldr	r3, [r7, #16]
 8017bc2:	681b      	ldr	r3, [r3, #0]
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	d11a      	bne.n	8017bfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017bc8:	693b      	ldr	r3, [r7, #16]
 8017bca:	685a      	ldr	r2, [r3, #4]
 8017bcc:	4b0e      	ldr	r3, [pc, #56]	; (8017c08 <vPortFree+0xb8>)
 8017bce:	681b      	ldr	r3, [r3, #0]
 8017bd0:	43db      	mvns	r3, r3
 8017bd2:	401a      	ands	r2, r3
 8017bd4:	693b      	ldr	r3, [r7, #16]
 8017bd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017bd8:	f7fe ff12 	bl	8016a00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017bdc:	693b      	ldr	r3, [r7, #16]
 8017bde:	685a      	ldr	r2, [r3, #4]
 8017be0:	4b0a      	ldr	r3, [pc, #40]	; (8017c0c <vPortFree+0xbc>)
 8017be2:	681b      	ldr	r3, [r3, #0]
 8017be4:	4413      	add	r3, r2
 8017be6:	4a09      	ldr	r2, [pc, #36]	; (8017c0c <vPortFree+0xbc>)
 8017be8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017bea:	6938      	ldr	r0, [r7, #16]
 8017bec:	f000 f874 	bl	8017cd8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8017bf0:	4b07      	ldr	r3, [pc, #28]	; (8017c10 <vPortFree+0xc0>)
 8017bf2:	681b      	ldr	r3, [r3, #0]
 8017bf4:	3301      	adds	r3, #1
 8017bf6:	4a06      	ldr	r2, [pc, #24]	; (8017c10 <vPortFree+0xc0>)
 8017bf8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8017bfa:	f7fe ff0f 	bl	8016a1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8017bfe:	bf00      	nop
 8017c00:	3718      	adds	r7, #24
 8017c02:	46bd      	mov	sp, r7
 8017c04:	bd80      	pop	{r7, pc}
 8017c06:	bf00      	nop
 8017c08:	20003b74 	.word	0x20003b74
 8017c0c:	20003b64 	.word	0x20003b64
 8017c10:	20003b70 	.word	0x20003b70

08017c14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017c14:	b480      	push	{r7}
 8017c16:	b085      	sub	sp, #20
 8017c18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017c1a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8017c1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017c20:	4b27      	ldr	r3, [pc, #156]	; (8017cc0 <prvHeapInit+0xac>)
 8017c22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017c24:	68fb      	ldr	r3, [r7, #12]
 8017c26:	f003 0307 	and.w	r3, r3, #7
 8017c2a:	2b00      	cmp	r3, #0
 8017c2c:	d00c      	beq.n	8017c48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017c2e:	68fb      	ldr	r3, [r7, #12]
 8017c30:	3307      	adds	r3, #7
 8017c32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017c34:	68fb      	ldr	r3, [r7, #12]
 8017c36:	f023 0307 	bic.w	r3, r3, #7
 8017c3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017c3c:	68ba      	ldr	r2, [r7, #8]
 8017c3e:	68fb      	ldr	r3, [r7, #12]
 8017c40:	1ad3      	subs	r3, r2, r3
 8017c42:	4a1f      	ldr	r2, [pc, #124]	; (8017cc0 <prvHeapInit+0xac>)
 8017c44:	4413      	add	r3, r2
 8017c46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017c48:	68fb      	ldr	r3, [r7, #12]
 8017c4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017c4c:	4a1d      	ldr	r2, [pc, #116]	; (8017cc4 <prvHeapInit+0xb0>)
 8017c4e:	687b      	ldr	r3, [r7, #4]
 8017c50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8017c52:	4b1c      	ldr	r3, [pc, #112]	; (8017cc4 <prvHeapInit+0xb0>)
 8017c54:	2200      	movs	r2, #0
 8017c56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017c58:	687b      	ldr	r3, [r7, #4]
 8017c5a:	68ba      	ldr	r2, [r7, #8]
 8017c5c:	4413      	add	r3, r2
 8017c5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017c60:	2208      	movs	r2, #8
 8017c62:	68fb      	ldr	r3, [r7, #12]
 8017c64:	1a9b      	subs	r3, r3, r2
 8017c66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017c68:	68fb      	ldr	r3, [r7, #12]
 8017c6a:	f023 0307 	bic.w	r3, r3, #7
 8017c6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017c70:	68fb      	ldr	r3, [r7, #12]
 8017c72:	4a15      	ldr	r2, [pc, #84]	; (8017cc8 <prvHeapInit+0xb4>)
 8017c74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8017c76:	4b14      	ldr	r3, [pc, #80]	; (8017cc8 <prvHeapInit+0xb4>)
 8017c78:	681b      	ldr	r3, [r3, #0]
 8017c7a:	2200      	movs	r2, #0
 8017c7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8017c7e:	4b12      	ldr	r3, [pc, #72]	; (8017cc8 <prvHeapInit+0xb4>)
 8017c80:	681b      	ldr	r3, [r3, #0]
 8017c82:	2200      	movs	r2, #0
 8017c84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8017c86:	687b      	ldr	r3, [r7, #4]
 8017c88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017c8a:	683b      	ldr	r3, [r7, #0]
 8017c8c:	68fa      	ldr	r2, [r7, #12]
 8017c8e:	1ad2      	subs	r2, r2, r3
 8017c90:	683b      	ldr	r3, [r7, #0]
 8017c92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8017c94:	4b0c      	ldr	r3, [pc, #48]	; (8017cc8 <prvHeapInit+0xb4>)
 8017c96:	681a      	ldr	r2, [r3, #0]
 8017c98:	683b      	ldr	r3, [r7, #0]
 8017c9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017c9c:	683b      	ldr	r3, [r7, #0]
 8017c9e:	685b      	ldr	r3, [r3, #4]
 8017ca0:	4a0a      	ldr	r2, [pc, #40]	; (8017ccc <prvHeapInit+0xb8>)
 8017ca2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017ca4:	683b      	ldr	r3, [r7, #0]
 8017ca6:	685b      	ldr	r3, [r3, #4]
 8017ca8:	4a09      	ldr	r2, [pc, #36]	; (8017cd0 <prvHeapInit+0xbc>)
 8017caa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017cac:	4b09      	ldr	r3, [pc, #36]	; (8017cd4 <prvHeapInit+0xc0>)
 8017cae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8017cb2:	601a      	str	r2, [r3, #0]
}
 8017cb4:	bf00      	nop
 8017cb6:	3714      	adds	r7, #20
 8017cb8:	46bd      	mov	sp, r7
 8017cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cbe:	4770      	bx	lr
 8017cc0:	20000b58 	.word	0x20000b58
 8017cc4:	20003b58 	.word	0x20003b58
 8017cc8:	20003b60 	.word	0x20003b60
 8017ccc:	20003b68 	.word	0x20003b68
 8017cd0:	20003b64 	.word	0x20003b64
 8017cd4:	20003b74 	.word	0x20003b74

08017cd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017cd8:	b480      	push	{r7}
 8017cda:	b085      	sub	sp, #20
 8017cdc:	af00      	add	r7, sp, #0
 8017cde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017ce0:	4b28      	ldr	r3, [pc, #160]	; (8017d84 <prvInsertBlockIntoFreeList+0xac>)
 8017ce2:	60fb      	str	r3, [r7, #12]
 8017ce4:	e002      	b.n	8017cec <prvInsertBlockIntoFreeList+0x14>
 8017ce6:	68fb      	ldr	r3, [r7, #12]
 8017ce8:	681b      	ldr	r3, [r3, #0]
 8017cea:	60fb      	str	r3, [r7, #12]
 8017cec:	68fb      	ldr	r3, [r7, #12]
 8017cee:	681b      	ldr	r3, [r3, #0]
 8017cf0:	687a      	ldr	r2, [r7, #4]
 8017cf2:	429a      	cmp	r2, r3
 8017cf4:	d8f7      	bhi.n	8017ce6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017cf6:	68fb      	ldr	r3, [r7, #12]
 8017cf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017cfa:	68fb      	ldr	r3, [r7, #12]
 8017cfc:	685b      	ldr	r3, [r3, #4]
 8017cfe:	68ba      	ldr	r2, [r7, #8]
 8017d00:	4413      	add	r3, r2
 8017d02:	687a      	ldr	r2, [r7, #4]
 8017d04:	429a      	cmp	r2, r3
 8017d06:	d108      	bne.n	8017d1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017d08:	68fb      	ldr	r3, [r7, #12]
 8017d0a:	685a      	ldr	r2, [r3, #4]
 8017d0c:	687b      	ldr	r3, [r7, #4]
 8017d0e:	685b      	ldr	r3, [r3, #4]
 8017d10:	441a      	add	r2, r3
 8017d12:	68fb      	ldr	r3, [r7, #12]
 8017d14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8017d16:	68fb      	ldr	r3, [r7, #12]
 8017d18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017d1e:	687b      	ldr	r3, [r7, #4]
 8017d20:	685b      	ldr	r3, [r3, #4]
 8017d22:	68ba      	ldr	r2, [r7, #8]
 8017d24:	441a      	add	r2, r3
 8017d26:	68fb      	ldr	r3, [r7, #12]
 8017d28:	681b      	ldr	r3, [r3, #0]
 8017d2a:	429a      	cmp	r2, r3
 8017d2c:	d118      	bne.n	8017d60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017d2e:	68fb      	ldr	r3, [r7, #12]
 8017d30:	681a      	ldr	r2, [r3, #0]
 8017d32:	4b15      	ldr	r3, [pc, #84]	; (8017d88 <prvInsertBlockIntoFreeList+0xb0>)
 8017d34:	681b      	ldr	r3, [r3, #0]
 8017d36:	429a      	cmp	r2, r3
 8017d38:	d00d      	beq.n	8017d56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017d3a:	687b      	ldr	r3, [r7, #4]
 8017d3c:	685a      	ldr	r2, [r3, #4]
 8017d3e:	68fb      	ldr	r3, [r7, #12]
 8017d40:	681b      	ldr	r3, [r3, #0]
 8017d42:	685b      	ldr	r3, [r3, #4]
 8017d44:	441a      	add	r2, r3
 8017d46:	687b      	ldr	r3, [r7, #4]
 8017d48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017d4a:	68fb      	ldr	r3, [r7, #12]
 8017d4c:	681b      	ldr	r3, [r3, #0]
 8017d4e:	681a      	ldr	r2, [r3, #0]
 8017d50:	687b      	ldr	r3, [r7, #4]
 8017d52:	601a      	str	r2, [r3, #0]
 8017d54:	e008      	b.n	8017d68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017d56:	4b0c      	ldr	r3, [pc, #48]	; (8017d88 <prvInsertBlockIntoFreeList+0xb0>)
 8017d58:	681a      	ldr	r2, [r3, #0]
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	601a      	str	r2, [r3, #0]
 8017d5e:	e003      	b.n	8017d68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017d60:	68fb      	ldr	r3, [r7, #12]
 8017d62:	681a      	ldr	r2, [r3, #0]
 8017d64:	687b      	ldr	r3, [r7, #4]
 8017d66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017d68:	68fa      	ldr	r2, [r7, #12]
 8017d6a:	687b      	ldr	r3, [r7, #4]
 8017d6c:	429a      	cmp	r2, r3
 8017d6e:	d002      	beq.n	8017d76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	687a      	ldr	r2, [r7, #4]
 8017d74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017d76:	bf00      	nop
 8017d78:	3714      	adds	r7, #20
 8017d7a:	46bd      	mov	sp, r7
 8017d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d80:	4770      	bx	lr
 8017d82:	bf00      	nop
 8017d84:	20003b58 	.word	0x20003b58
 8017d88:	20003b60 	.word	0x20003b60

08017d8c <arm_pid_init_f32>:
 8017d8c:	edd0 6a08 	vldr	s13, [r0, #32]
 8017d90:	edd0 7a06 	vldr	s15, [r0, #24]
 8017d94:	ed90 7a07 	vldr	s14, [r0, #28]
 8017d98:	edc0 6a02 	vstr	s13, [r0, #8]
 8017d9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017da0:	ee36 6aa6 	vadd.f32	s12, s13, s13
 8017da4:	eef1 7a67 	vneg.f32	s15, s15
 8017da8:	ee37 7a26 	vadd.f32	s14, s14, s13
 8017dac:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8017db0:	ed80 7a00 	vstr	s14, [r0]
 8017db4:	edc0 7a01 	vstr	s15, [r0, #4]
 8017db8:	b901      	cbnz	r1, 8017dbc <arm_pid_init_f32+0x30>
 8017dba:	4770      	bx	lr
 8017dbc:	2300      	movs	r3, #0
 8017dbe:	60c3      	str	r3, [r0, #12]
 8017dc0:	6103      	str	r3, [r0, #16]
 8017dc2:	6143      	str	r3, [r0, #20]
 8017dc4:	4770      	bx	lr
 8017dc6:	bf00      	nop

08017dc8 <__errno>:
 8017dc8:	4b01      	ldr	r3, [pc, #4]	; (8017dd0 <__errno+0x8>)
 8017dca:	6818      	ldr	r0, [r3, #0]
 8017dcc:	4770      	bx	lr
 8017dce:	bf00      	nop
 8017dd0:	20000014 	.word	0x20000014

08017dd4 <__libc_init_array>:
 8017dd4:	b570      	push	{r4, r5, r6, lr}
 8017dd6:	4d0d      	ldr	r5, [pc, #52]	; (8017e0c <__libc_init_array+0x38>)
 8017dd8:	4c0d      	ldr	r4, [pc, #52]	; (8017e10 <__libc_init_array+0x3c>)
 8017dda:	1b64      	subs	r4, r4, r5
 8017ddc:	10a4      	asrs	r4, r4, #2
 8017dde:	2600      	movs	r6, #0
 8017de0:	42a6      	cmp	r6, r4
 8017de2:	d109      	bne.n	8017df8 <__libc_init_array+0x24>
 8017de4:	4d0b      	ldr	r5, [pc, #44]	; (8017e14 <__libc_init_array+0x40>)
 8017de6:	4c0c      	ldr	r4, [pc, #48]	; (8017e18 <__libc_init_array+0x44>)
 8017de8:	f001 f8e4 	bl	8018fb4 <_init>
 8017dec:	1b64      	subs	r4, r4, r5
 8017dee:	10a4      	asrs	r4, r4, #2
 8017df0:	2600      	movs	r6, #0
 8017df2:	42a6      	cmp	r6, r4
 8017df4:	d105      	bne.n	8017e02 <__libc_init_array+0x2e>
 8017df6:	bd70      	pop	{r4, r5, r6, pc}
 8017df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8017dfc:	4798      	blx	r3
 8017dfe:	3601      	adds	r6, #1
 8017e00:	e7ee      	b.n	8017de0 <__libc_init_array+0xc>
 8017e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8017e06:	4798      	blx	r3
 8017e08:	3601      	adds	r6, #1
 8017e0a:	e7f2      	b.n	8017df2 <__libc_init_array+0x1e>
 8017e0c:	080192c0 	.word	0x080192c0
 8017e10:	080192c0 	.word	0x080192c0
 8017e14:	080192c0 	.word	0x080192c0
 8017e18:	080192c4 	.word	0x080192c4

08017e1c <__retarget_lock_acquire_recursive>:
 8017e1c:	4770      	bx	lr

08017e1e <__retarget_lock_release_recursive>:
 8017e1e:	4770      	bx	lr

08017e20 <malloc>:
 8017e20:	4b02      	ldr	r3, [pc, #8]	; (8017e2c <malloc+0xc>)
 8017e22:	4601      	mov	r1, r0
 8017e24:	6818      	ldr	r0, [r3, #0]
 8017e26:	f000 b88d 	b.w	8017f44 <_malloc_r>
 8017e2a:	bf00      	nop
 8017e2c:	20000014 	.word	0x20000014

08017e30 <free>:
 8017e30:	4b02      	ldr	r3, [pc, #8]	; (8017e3c <free+0xc>)
 8017e32:	4601      	mov	r1, r0
 8017e34:	6818      	ldr	r0, [r3, #0]
 8017e36:	f000 b819 	b.w	8017e6c <_free_r>
 8017e3a:	bf00      	nop
 8017e3c:	20000014 	.word	0x20000014

08017e40 <memcpy>:
 8017e40:	440a      	add	r2, r1
 8017e42:	4291      	cmp	r1, r2
 8017e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8017e48:	d100      	bne.n	8017e4c <memcpy+0xc>
 8017e4a:	4770      	bx	lr
 8017e4c:	b510      	push	{r4, lr}
 8017e4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017e52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017e56:	4291      	cmp	r1, r2
 8017e58:	d1f9      	bne.n	8017e4e <memcpy+0xe>
 8017e5a:	bd10      	pop	{r4, pc}

08017e5c <memset>:
 8017e5c:	4402      	add	r2, r0
 8017e5e:	4603      	mov	r3, r0
 8017e60:	4293      	cmp	r3, r2
 8017e62:	d100      	bne.n	8017e66 <memset+0xa>
 8017e64:	4770      	bx	lr
 8017e66:	f803 1b01 	strb.w	r1, [r3], #1
 8017e6a:	e7f9      	b.n	8017e60 <memset+0x4>

08017e6c <_free_r>:
 8017e6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017e6e:	2900      	cmp	r1, #0
 8017e70:	d044      	beq.n	8017efc <_free_r+0x90>
 8017e72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017e76:	9001      	str	r0, [sp, #4]
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	f1a1 0404 	sub.w	r4, r1, #4
 8017e7e:	bfb8      	it	lt
 8017e80:	18e4      	addlt	r4, r4, r3
 8017e82:	f000 f96f 	bl	8018164 <__malloc_lock>
 8017e86:	4a1e      	ldr	r2, [pc, #120]	; (8017f00 <_free_r+0x94>)
 8017e88:	9801      	ldr	r0, [sp, #4]
 8017e8a:	6813      	ldr	r3, [r2, #0]
 8017e8c:	b933      	cbnz	r3, 8017e9c <_free_r+0x30>
 8017e8e:	6063      	str	r3, [r4, #4]
 8017e90:	6014      	str	r4, [r2, #0]
 8017e92:	b003      	add	sp, #12
 8017e94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017e98:	f000 b96a 	b.w	8018170 <__malloc_unlock>
 8017e9c:	42a3      	cmp	r3, r4
 8017e9e:	d908      	bls.n	8017eb2 <_free_r+0x46>
 8017ea0:	6825      	ldr	r5, [r4, #0]
 8017ea2:	1961      	adds	r1, r4, r5
 8017ea4:	428b      	cmp	r3, r1
 8017ea6:	bf01      	itttt	eq
 8017ea8:	6819      	ldreq	r1, [r3, #0]
 8017eaa:	685b      	ldreq	r3, [r3, #4]
 8017eac:	1949      	addeq	r1, r1, r5
 8017eae:	6021      	streq	r1, [r4, #0]
 8017eb0:	e7ed      	b.n	8017e8e <_free_r+0x22>
 8017eb2:	461a      	mov	r2, r3
 8017eb4:	685b      	ldr	r3, [r3, #4]
 8017eb6:	b10b      	cbz	r3, 8017ebc <_free_r+0x50>
 8017eb8:	42a3      	cmp	r3, r4
 8017eba:	d9fa      	bls.n	8017eb2 <_free_r+0x46>
 8017ebc:	6811      	ldr	r1, [r2, #0]
 8017ebe:	1855      	adds	r5, r2, r1
 8017ec0:	42a5      	cmp	r5, r4
 8017ec2:	d10b      	bne.n	8017edc <_free_r+0x70>
 8017ec4:	6824      	ldr	r4, [r4, #0]
 8017ec6:	4421      	add	r1, r4
 8017ec8:	1854      	adds	r4, r2, r1
 8017eca:	42a3      	cmp	r3, r4
 8017ecc:	6011      	str	r1, [r2, #0]
 8017ece:	d1e0      	bne.n	8017e92 <_free_r+0x26>
 8017ed0:	681c      	ldr	r4, [r3, #0]
 8017ed2:	685b      	ldr	r3, [r3, #4]
 8017ed4:	6053      	str	r3, [r2, #4]
 8017ed6:	4421      	add	r1, r4
 8017ed8:	6011      	str	r1, [r2, #0]
 8017eda:	e7da      	b.n	8017e92 <_free_r+0x26>
 8017edc:	d902      	bls.n	8017ee4 <_free_r+0x78>
 8017ede:	230c      	movs	r3, #12
 8017ee0:	6003      	str	r3, [r0, #0]
 8017ee2:	e7d6      	b.n	8017e92 <_free_r+0x26>
 8017ee4:	6825      	ldr	r5, [r4, #0]
 8017ee6:	1961      	adds	r1, r4, r5
 8017ee8:	428b      	cmp	r3, r1
 8017eea:	bf04      	itt	eq
 8017eec:	6819      	ldreq	r1, [r3, #0]
 8017eee:	685b      	ldreq	r3, [r3, #4]
 8017ef0:	6063      	str	r3, [r4, #4]
 8017ef2:	bf04      	itt	eq
 8017ef4:	1949      	addeq	r1, r1, r5
 8017ef6:	6021      	streq	r1, [r4, #0]
 8017ef8:	6054      	str	r4, [r2, #4]
 8017efa:	e7ca      	b.n	8017e92 <_free_r+0x26>
 8017efc:	b003      	add	sp, #12
 8017efe:	bd30      	pop	{r4, r5, pc}
 8017f00:	20003b7c 	.word	0x20003b7c

08017f04 <sbrk_aligned>:
 8017f04:	b570      	push	{r4, r5, r6, lr}
 8017f06:	4e0e      	ldr	r6, [pc, #56]	; (8017f40 <sbrk_aligned+0x3c>)
 8017f08:	460c      	mov	r4, r1
 8017f0a:	6831      	ldr	r1, [r6, #0]
 8017f0c:	4605      	mov	r5, r0
 8017f0e:	b911      	cbnz	r1, 8017f16 <sbrk_aligned+0x12>
 8017f10:	f000 f8f6 	bl	8018100 <_sbrk_r>
 8017f14:	6030      	str	r0, [r6, #0]
 8017f16:	4621      	mov	r1, r4
 8017f18:	4628      	mov	r0, r5
 8017f1a:	f000 f8f1 	bl	8018100 <_sbrk_r>
 8017f1e:	1c43      	adds	r3, r0, #1
 8017f20:	d00a      	beq.n	8017f38 <sbrk_aligned+0x34>
 8017f22:	1cc4      	adds	r4, r0, #3
 8017f24:	f024 0403 	bic.w	r4, r4, #3
 8017f28:	42a0      	cmp	r0, r4
 8017f2a:	d007      	beq.n	8017f3c <sbrk_aligned+0x38>
 8017f2c:	1a21      	subs	r1, r4, r0
 8017f2e:	4628      	mov	r0, r5
 8017f30:	f000 f8e6 	bl	8018100 <_sbrk_r>
 8017f34:	3001      	adds	r0, #1
 8017f36:	d101      	bne.n	8017f3c <sbrk_aligned+0x38>
 8017f38:	f04f 34ff 	mov.w	r4, #4294967295
 8017f3c:	4620      	mov	r0, r4
 8017f3e:	bd70      	pop	{r4, r5, r6, pc}
 8017f40:	20003b80 	.word	0x20003b80

08017f44 <_malloc_r>:
 8017f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f48:	1ccd      	adds	r5, r1, #3
 8017f4a:	f025 0503 	bic.w	r5, r5, #3
 8017f4e:	3508      	adds	r5, #8
 8017f50:	2d0c      	cmp	r5, #12
 8017f52:	bf38      	it	cc
 8017f54:	250c      	movcc	r5, #12
 8017f56:	2d00      	cmp	r5, #0
 8017f58:	4607      	mov	r7, r0
 8017f5a:	db01      	blt.n	8017f60 <_malloc_r+0x1c>
 8017f5c:	42a9      	cmp	r1, r5
 8017f5e:	d905      	bls.n	8017f6c <_malloc_r+0x28>
 8017f60:	230c      	movs	r3, #12
 8017f62:	603b      	str	r3, [r7, #0]
 8017f64:	2600      	movs	r6, #0
 8017f66:	4630      	mov	r0, r6
 8017f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f6c:	4e2e      	ldr	r6, [pc, #184]	; (8018028 <_malloc_r+0xe4>)
 8017f6e:	f000 f8f9 	bl	8018164 <__malloc_lock>
 8017f72:	6833      	ldr	r3, [r6, #0]
 8017f74:	461c      	mov	r4, r3
 8017f76:	bb34      	cbnz	r4, 8017fc6 <_malloc_r+0x82>
 8017f78:	4629      	mov	r1, r5
 8017f7a:	4638      	mov	r0, r7
 8017f7c:	f7ff ffc2 	bl	8017f04 <sbrk_aligned>
 8017f80:	1c43      	adds	r3, r0, #1
 8017f82:	4604      	mov	r4, r0
 8017f84:	d14d      	bne.n	8018022 <_malloc_r+0xde>
 8017f86:	6834      	ldr	r4, [r6, #0]
 8017f88:	4626      	mov	r6, r4
 8017f8a:	2e00      	cmp	r6, #0
 8017f8c:	d140      	bne.n	8018010 <_malloc_r+0xcc>
 8017f8e:	6823      	ldr	r3, [r4, #0]
 8017f90:	4631      	mov	r1, r6
 8017f92:	4638      	mov	r0, r7
 8017f94:	eb04 0803 	add.w	r8, r4, r3
 8017f98:	f000 f8b2 	bl	8018100 <_sbrk_r>
 8017f9c:	4580      	cmp	r8, r0
 8017f9e:	d13a      	bne.n	8018016 <_malloc_r+0xd2>
 8017fa0:	6821      	ldr	r1, [r4, #0]
 8017fa2:	3503      	adds	r5, #3
 8017fa4:	1a6d      	subs	r5, r5, r1
 8017fa6:	f025 0503 	bic.w	r5, r5, #3
 8017faa:	3508      	adds	r5, #8
 8017fac:	2d0c      	cmp	r5, #12
 8017fae:	bf38      	it	cc
 8017fb0:	250c      	movcc	r5, #12
 8017fb2:	4629      	mov	r1, r5
 8017fb4:	4638      	mov	r0, r7
 8017fb6:	f7ff ffa5 	bl	8017f04 <sbrk_aligned>
 8017fba:	3001      	adds	r0, #1
 8017fbc:	d02b      	beq.n	8018016 <_malloc_r+0xd2>
 8017fbe:	6823      	ldr	r3, [r4, #0]
 8017fc0:	442b      	add	r3, r5
 8017fc2:	6023      	str	r3, [r4, #0]
 8017fc4:	e00e      	b.n	8017fe4 <_malloc_r+0xa0>
 8017fc6:	6822      	ldr	r2, [r4, #0]
 8017fc8:	1b52      	subs	r2, r2, r5
 8017fca:	d41e      	bmi.n	801800a <_malloc_r+0xc6>
 8017fcc:	2a0b      	cmp	r2, #11
 8017fce:	d916      	bls.n	8017ffe <_malloc_r+0xba>
 8017fd0:	1961      	adds	r1, r4, r5
 8017fd2:	42a3      	cmp	r3, r4
 8017fd4:	6025      	str	r5, [r4, #0]
 8017fd6:	bf18      	it	ne
 8017fd8:	6059      	strne	r1, [r3, #4]
 8017fda:	6863      	ldr	r3, [r4, #4]
 8017fdc:	bf08      	it	eq
 8017fde:	6031      	streq	r1, [r6, #0]
 8017fe0:	5162      	str	r2, [r4, r5]
 8017fe2:	604b      	str	r3, [r1, #4]
 8017fe4:	4638      	mov	r0, r7
 8017fe6:	f104 060b 	add.w	r6, r4, #11
 8017fea:	f000 f8c1 	bl	8018170 <__malloc_unlock>
 8017fee:	f026 0607 	bic.w	r6, r6, #7
 8017ff2:	1d23      	adds	r3, r4, #4
 8017ff4:	1af2      	subs	r2, r6, r3
 8017ff6:	d0b6      	beq.n	8017f66 <_malloc_r+0x22>
 8017ff8:	1b9b      	subs	r3, r3, r6
 8017ffa:	50a3      	str	r3, [r4, r2]
 8017ffc:	e7b3      	b.n	8017f66 <_malloc_r+0x22>
 8017ffe:	6862      	ldr	r2, [r4, #4]
 8018000:	42a3      	cmp	r3, r4
 8018002:	bf0c      	ite	eq
 8018004:	6032      	streq	r2, [r6, #0]
 8018006:	605a      	strne	r2, [r3, #4]
 8018008:	e7ec      	b.n	8017fe4 <_malloc_r+0xa0>
 801800a:	4623      	mov	r3, r4
 801800c:	6864      	ldr	r4, [r4, #4]
 801800e:	e7b2      	b.n	8017f76 <_malloc_r+0x32>
 8018010:	4634      	mov	r4, r6
 8018012:	6876      	ldr	r6, [r6, #4]
 8018014:	e7b9      	b.n	8017f8a <_malloc_r+0x46>
 8018016:	230c      	movs	r3, #12
 8018018:	603b      	str	r3, [r7, #0]
 801801a:	4638      	mov	r0, r7
 801801c:	f000 f8a8 	bl	8018170 <__malloc_unlock>
 8018020:	e7a1      	b.n	8017f66 <_malloc_r+0x22>
 8018022:	6025      	str	r5, [r4, #0]
 8018024:	e7de      	b.n	8017fe4 <_malloc_r+0xa0>
 8018026:	bf00      	nop
 8018028:	20003b7c 	.word	0x20003b7c

0801802c <cleanup_glue>:
 801802c:	b538      	push	{r3, r4, r5, lr}
 801802e:	460c      	mov	r4, r1
 8018030:	6809      	ldr	r1, [r1, #0]
 8018032:	4605      	mov	r5, r0
 8018034:	b109      	cbz	r1, 801803a <cleanup_glue+0xe>
 8018036:	f7ff fff9 	bl	801802c <cleanup_glue>
 801803a:	4621      	mov	r1, r4
 801803c:	4628      	mov	r0, r5
 801803e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018042:	f7ff bf13 	b.w	8017e6c <_free_r>
	...

08018048 <_reclaim_reent>:
 8018048:	4b2c      	ldr	r3, [pc, #176]	; (80180fc <_reclaim_reent+0xb4>)
 801804a:	681b      	ldr	r3, [r3, #0]
 801804c:	4283      	cmp	r3, r0
 801804e:	b570      	push	{r4, r5, r6, lr}
 8018050:	4604      	mov	r4, r0
 8018052:	d051      	beq.n	80180f8 <_reclaim_reent+0xb0>
 8018054:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8018056:	b143      	cbz	r3, 801806a <_reclaim_reent+0x22>
 8018058:	68db      	ldr	r3, [r3, #12]
 801805a:	2b00      	cmp	r3, #0
 801805c:	d14a      	bne.n	80180f4 <_reclaim_reent+0xac>
 801805e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018060:	6819      	ldr	r1, [r3, #0]
 8018062:	b111      	cbz	r1, 801806a <_reclaim_reent+0x22>
 8018064:	4620      	mov	r0, r4
 8018066:	f7ff ff01 	bl	8017e6c <_free_r>
 801806a:	6961      	ldr	r1, [r4, #20]
 801806c:	b111      	cbz	r1, 8018074 <_reclaim_reent+0x2c>
 801806e:	4620      	mov	r0, r4
 8018070:	f7ff fefc 	bl	8017e6c <_free_r>
 8018074:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8018076:	b111      	cbz	r1, 801807e <_reclaim_reent+0x36>
 8018078:	4620      	mov	r0, r4
 801807a:	f7ff fef7 	bl	8017e6c <_free_r>
 801807e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018080:	b111      	cbz	r1, 8018088 <_reclaim_reent+0x40>
 8018082:	4620      	mov	r0, r4
 8018084:	f7ff fef2 	bl	8017e6c <_free_r>
 8018088:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801808a:	b111      	cbz	r1, 8018092 <_reclaim_reent+0x4a>
 801808c:	4620      	mov	r0, r4
 801808e:	f7ff feed 	bl	8017e6c <_free_r>
 8018092:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8018094:	b111      	cbz	r1, 801809c <_reclaim_reent+0x54>
 8018096:	4620      	mov	r0, r4
 8018098:	f7ff fee8 	bl	8017e6c <_free_r>
 801809c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801809e:	b111      	cbz	r1, 80180a6 <_reclaim_reent+0x5e>
 80180a0:	4620      	mov	r0, r4
 80180a2:	f7ff fee3 	bl	8017e6c <_free_r>
 80180a6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80180a8:	b111      	cbz	r1, 80180b0 <_reclaim_reent+0x68>
 80180aa:	4620      	mov	r0, r4
 80180ac:	f7ff fede 	bl	8017e6c <_free_r>
 80180b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80180b2:	b111      	cbz	r1, 80180ba <_reclaim_reent+0x72>
 80180b4:	4620      	mov	r0, r4
 80180b6:	f7ff fed9 	bl	8017e6c <_free_r>
 80180ba:	69a3      	ldr	r3, [r4, #24]
 80180bc:	b1e3      	cbz	r3, 80180f8 <_reclaim_reent+0xb0>
 80180be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80180c0:	4620      	mov	r0, r4
 80180c2:	4798      	blx	r3
 80180c4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80180c6:	b1b9      	cbz	r1, 80180f8 <_reclaim_reent+0xb0>
 80180c8:	4620      	mov	r0, r4
 80180ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80180ce:	f7ff bfad 	b.w	801802c <cleanup_glue>
 80180d2:	5949      	ldr	r1, [r1, r5]
 80180d4:	b941      	cbnz	r1, 80180e8 <_reclaim_reent+0xa0>
 80180d6:	3504      	adds	r5, #4
 80180d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80180da:	2d80      	cmp	r5, #128	; 0x80
 80180dc:	68d9      	ldr	r1, [r3, #12]
 80180de:	d1f8      	bne.n	80180d2 <_reclaim_reent+0x8a>
 80180e0:	4620      	mov	r0, r4
 80180e2:	f7ff fec3 	bl	8017e6c <_free_r>
 80180e6:	e7ba      	b.n	801805e <_reclaim_reent+0x16>
 80180e8:	680e      	ldr	r6, [r1, #0]
 80180ea:	4620      	mov	r0, r4
 80180ec:	f7ff febe 	bl	8017e6c <_free_r>
 80180f0:	4631      	mov	r1, r6
 80180f2:	e7ef      	b.n	80180d4 <_reclaim_reent+0x8c>
 80180f4:	2500      	movs	r5, #0
 80180f6:	e7ef      	b.n	80180d8 <_reclaim_reent+0x90>
 80180f8:	bd70      	pop	{r4, r5, r6, pc}
 80180fa:	bf00      	nop
 80180fc:	20000014 	.word	0x20000014

08018100 <_sbrk_r>:
 8018100:	b538      	push	{r3, r4, r5, lr}
 8018102:	4d06      	ldr	r5, [pc, #24]	; (801811c <_sbrk_r+0x1c>)
 8018104:	2300      	movs	r3, #0
 8018106:	4604      	mov	r4, r0
 8018108:	4608      	mov	r0, r1
 801810a:	602b      	str	r3, [r5, #0]
 801810c:	f7f5 ff16 	bl	800df3c <_sbrk>
 8018110:	1c43      	adds	r3, r0, #1
 8018112:	d102      	bne.n	801811a <_sbrk_r+0x1a>
 8018114:	682b      	ldr	r3, [r5, #0]
 8018116:	b103      	cbz	r3, 801811a <_sbrk_r+0x1a>
 8018118:	6023      	str	r3, [r4, #0]
 801811a:	bd38      	pop	{r3, r4, r5, pc}
 801811c:	20003b84 	.word	0x20003b84

08018120 <strcat>:
 8018120:	b510      	push	{r4, lr}
 8018122:	4602      	mov	r2, r0
 8018124:	7814      	ldrb	r4, [r2, #0]
 8018126:	4613      	mov	r3, r2
 8018128:	3201      	adds	r2, #1
 801812a:	2c00      	cmp	r4, #0
 801812c:	d1fa      	bne.n	8018124 <strcat+0x4>
 801812e:	3b01      	subs	r3, #1
 8018130:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018134:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018138:	2a00      	cmp	r2, #0
 801813a:	d1f9      	bne.n	8018130 <strcat+0x10>
 801813c:	bd10      	pop	{r4, pc}

0801813e <strncat>:
 801813e:	b530      	push	{r4, r5, lr}
 8018140:	4604      	mov	r4, r0
 8018142:	7825      	ldrb	r5, [r4, #0]
 8018144:	4623      	mov	r3, r4
 8018146:	3401      	adds	r4, #1
 8018148:	2d00      	cmp	r5, #0
 801814a:	d1fa      	bne.n	8018142 <strncat+0x4>
 801814c:	3a01      	subs	r2, #1
 801814e:	d304      	bcc.n	801815a <strncat+0x1c>
 8018150:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018154:	f803 4b01 	strb.w	r4, [r3], #1
 8018158:	b904      	cbnz	r4, 801815c <strncat+0x1e>
 801815a:	bd30      	pop	{r4, r5, pc}
 801815c:	2a00      	cmp	r2, #0
 801815e:	d1f5      	bne.n	801814c <strncat+0xe>
 8018160:	701a      	strb	r2, [r3, #0]
 8018162:	e7f3      	b.n	801814c <strncat+0xe>

08018164 <__malloc_lock>:
 8018164:	4801      	ldr	r0, [pc, #4]	; (801816c <__malloc_lock+0x8>)
 8018166:	f7ff be59 	b.w	8017e1c <__retarget_lock_acquire_recursive>
 801816a:	bf00      	nop
 801816c:	20003b78 	.word	0x20003b78

08018170 <__malloc_unlock>:
 8018170:	4801      	ldr	r0, [pc, #4]	; (8018178 <__malloc_unlock+0x8>)
 8018172:	f7ff be54 	b.w	8017e1e <__retarget_lock_release_recursive>
 8018176:	bf00      	nop
 8018178:	20003b78 	.word	0x20003b78

0801817c <pow>:
 801817c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801817e:	ed2d 8b02 	vpush	{d8}
 8018182:	eeb0 8a40 	vmov.f32	s16, s0
 8018186:	eef0 8a60 	vmov.f32	s17, s1
 801818a:	ec55 4b11 	vmov	r4, r5, d1
 801818e:	f000 f867 	bl	8018260 <__ieee754_pow>
 8018192:	4622      	mov	r2, r4
 8018194:	462b      	mov	r3, r5
 8018196:	4620      	mov	r0, r4
 8018198:	4629      	mov	r1, r5
 801819a:	ec57 6b10 	vmov	r6, r7, d0
 801819e:	f7f2 fca7 	bl	800aaf0 <__aeabi_dcmpun>
 80181a2:	2800      	cmp	r0, #0
 80181a4:	d13b      	bne.n	801821e <pow+0xa2>
 80181a6:	ec51 0b18 	vmov	r0, r1, d8
 80181aa:	2200      	movs	r2, #0
 80181ac:	2300      	movs	r3, #0
 80181ae:	f7f2 fc6d 	bl	800aa8c <__aeabi_dcmpeq>
 80181b2:	b1b8      	cbz	r0, 80181e4 <pow+0x68>
 80181b4:	2200      	movs	r2, #0
 80181b6:	2300      	movs	r3, #0
 80181b8:	4620      	mov	r0, r4
 80181ba:	4629      	mov	r1, r5
 80181bc:	f7f2 fc66 	bl	800aa8c <__aeabi_dcmpeq>
 80181c0:	2800      	cmp	r0, #0
 80181c2:	d146      	bne.n	8018252 <pow+0xd6>
 80181c4:	ec45 4b10 	vmov	d0, r4, r5
 80181c8:	f000 fe63 	bl	8018e92 <finite>
 80181cc:	b338      	cbz	r0, 801821e <pow+0xa2>
 80181ce:	2200      	movs	r2, #0
 80181d0:	2300      	movs	r3, #0
 80181d2:	4620      	mov	r0, r4
 80181d4:	4629      	mov	r1, r5
 80181d6:	f7f2 fc63 	bl	800aaa0 <__aeabi_dcmplt>
 80181da:	b300      	cbz	r0, 801821e <pow+0xa2>
 80181dc:	f7ff fdf4 	bl	8017dc8 <__errno>
 80181e0:	2322      	movs	r3, #34	; 0x22
 80181e2:	e01b      	b.n	801821c <pow+0xa0>
 80181e4:	ec47 6b10 	vmov	d0, r6, r7
 80181e8:	f000 fe53 	bl	8018e92 <finite>
 80181ec:	b9e0      	cbnz	r0, 8018228 <pow+0xac>
 80181ee:	eeb0 0a48 	vmov.f32	s0, s16
 80181f2:	eef0 0a68 	vmov.f32	s1, s17
 80181f6:	f000 fe4c 	bl	8018e92 <finite>
 80181fa:	b1a8      	cbz	r0, 8018228 <pow+0xac>
 80181fc:	ec45 4b10 	vmov	d0, r4, r5
 8018200:	f000 fe47 	bl	8018e92 <finite>
 8018204:	b180      	cbz	r0, 8018228 <pow+0xac>
 8018206:	4632      	mov	r2, r6
 8018208:	463b      	mov	r3, r7
 801820a:	4630      	mov	r0, r6
 801820c:	4639      	mov	r1, r7
 801820e:	f7f2 fc6f 	bl	800aaf0 <__aeabi_dcmpun>
 8018212:	2800      	cmp	r0, #0
 8018214:	d0e2      	beq.n	80181dc <pow+0x60>
 8018216:	f7ff fdd7 	bl	8017dc8 <__errno>
 801821a:	2321      	movs	r3, #33	; 0x21
 801821c:	6003      	str	r3, [r0, #0]
 801821e:	ecbd 8b02 	vpop	{d8}
 8018222:	ec47 6b10 	vmov	d0, r6, r7
 8018226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018228:	2200      	movs	r2, #0
 801822a:	2300      	movs	r3, #0
 801822c:	4630      	mov	r0, r6
 801822e:	4639      	mov	r1, r7
 8018230:	f7f2 fc2c 	bl	800aa8c <__aeabi_dcmpeq>
 8018234:	2800      	cmp	r0, #0
 8018236:	d0f2      	beq.n	801821e <pow+0xa2>
 8018238:	eeb0 0a48 	vmov.f32	s0, s16
 801823c:	eef0 0a68 	vmov.f32	s1, s17
 8018240:	f000 fe27 	bl	8018e92 <finite>
 8018244:	2800      	cmp	r0, #0
 8018246:	d0ea      	beq.n	801821e <pow+0xa2>
 8018248:	ec45 4b10 	vmov	d0, r4, r5
 801824c:	f000 fe21 	bl	8018e92 <finite>
 8018250:	e7c3      	b.n	80181da <pow+0x5e>
 8018252:	4f01      	ldr	r7, [pc, #4]	; (8018258 <pow+0xdc>)
 8018254:	2600      	movs	r6, #0
 8018256:	e7e2      	b.n	801821e <pow+0xa2>
 8018258:	3ff00000 	.word	0x3ff00000
 801825c:	00000000 	.word	0x00000000

08018260 <__ieee754_pow>:
 8018260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018264:	ed2d 8b06 	vpush	{d8-d10}
 8018268:	b089      	sub	sp, #36	; 0x24
 801826a:	ed8d 1b00 	vstr	d1, [sp]
 801826e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8018272:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8018276:	ea58 0102 	orrs.w	r1, r8, r2
 801827a:	ec57 6b10 	vmov	r6, r7, d0
 801827e:	d115      	bne.n	80182ac <__ieee754_pow+0x4c>
 8018280:	19b3      	adds	r3, r6, r6
 8018282:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8018286:	4152      	adcs	r2, r2
 8018288:	4299      	cmp	r1, r3
 801828a:	4b89      	ldr	r3, [pc, #548]	; (80184b0 <__ieee754_pow+0x250>)
 801828c:	4193      	sbcs	r3, r2
 801828e:	f080 84d2 	bcs.w	8018c36 <__ieee754_pow+0x9d6>
 8018292:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018296:	4630      	mov	r0, r6
 8018298:	4639      	mov	r1, r7
 801829a:	f7f1 ffd9 	bl	800a250 <__adddf3>
 801829e:	ec41 0b10 	vmov	d0, r0, r1
 80182a2:	b009      	add	sp, #36	; 0x24
 80182a4:	ecbd 8b06 	vpop	{d8-d10}
 80182a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182ac:	4b81      	ldr	r3, [pc, #516]	; (80184b4 <__ieee754_pow+0x254>)
 80182ae:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80182b2:	429c      	cmp	r4, r3
 80182b4:	ee10 aa10 	vmov	sl, s0
 80182b8:	463d      	mov	r5, r7
 80182ba:	dc06      	bgt.n	80182ca <__ieee754_pow+0x6a>
 80182bc:	d101      	bne.n	80182c2 <__ieee754_pow+0x62>
 80182be:	2e00      	cmp	r6, #0
 80182c0:	d1e7      	bne.n	8018292 <__ieee754_pow+0x32>
 80182c2:	4598      	cmp	r8, r3
 80182c4:	dc01      	bgt.n	80182ca <__ieee754_pow+0x6a>
 80182c6:	d10f      	bne.n	80182e8 <__ieee754_pow+0x88>
 80182c8:	b172      	cbz	r2, 80182e8 <__ieee754_pow+0x88>
 80182ca:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80182ce:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80182d2:	ea55 050a 	orrs.w	r5, r5, sl
 80182d6:	d1dc      	bne.n	8018292 <__ieee754_pow+0x32>
 80182d8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80182dc:	18db      	adds	r3, r3, r3
 80182de:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80182e2:	4152      	adcs	r2, r2
 80182e4:	429d      	cmp	r5, r3
 80182e6:	e7d0      	b.n	801828a <__ieee754_pow+0x2a>
 80182e8:	2d00      	cmp	r5, #0
 80182ea:	da3b      	bge.n	8018364 <__ieee754_pow+0x104>
 80182ec:	4b72      	ldr	r3, [pc, #456]	; (80184b8 <__ieee754_pow+0x258>)
 80182ee:	4598      	cmp	r8, r3
 80182f0:	dc51      	bgt.n	8018396 <__ieee754_pow+0x136>
 80182f2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80182f6:	4598      	cmp	r8, r3
 80182f8:	f340 84ac 	ble.w	8018c54 <__ieee754_pow+0x9f4>
 80182fc:	ea4f 5328 	mov.w	r3, r8, asr #20
 8018300:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8018304:	2b14      	cmp	r3, #20
 8018306:	dd0f      	ble.n	8018328 <__ieee754_pow+0xc8>
 8018308:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801830c:	fa22 f103 	lsr.w	r1, r2, r3
 8018310:	fa01 f303 	lsl.w	r3, r1, r3
 8018314:	4293      	cmp	r3, r2
 8018316:	f040 849d 	bne.w	8018c54 <__ieee754_pow+0x9f4>
 801831a:	f001 0101 	and.w	r1, r1, #1
 801831e:	f1c1 0302 	rsb	r3, r1, #2
 8018322:	9304      	str	r3, [sp, #16]
 8018324:	b182      	cbz	r2, 8018348 <__ieee754_pow+0xe8>
 8018326:	e05f      	b.n	80183e8 <__ieee754_pow+0x188>
 8018328:	2a00      	cmp	r2, #0
 801832a:	d15b      	bne.n	80183e4 <__ieee754_pow+0x184>
 801832c:	f1c3 0314 	rsb	r3, r3, #20
 8018330:	fa48 f103 	asr.w	r1, r8, r3
 8018334:	fa01 f303 	lsl.w	r3, r1, r3
 8018338:	4543      	cmp	r3, r8
 801833a:	f040 8488 	bne.w	8018c4e <__ieee754_pow+0x9ee>
 801833e:	f001 0101 	and.w	r1, r1, #1
 8018342:	f1c1 0302 	rsb	r3, r1, #2
 8018346:	9304      	str	r3, [sp, #16]
 8018348:	4b5c      	ldr	r3, [pc, #368]	; (80184bc <__ieee754_pow+0x25c>)
 801834a:	4598      	cmp	r8, r3
 801834c:	d132      	bne.n	80183b4 <__ieee754_pow+0x154>
 801834e:	f1b9 0f00 	cmp.w	r9, #0
 8018352:	f280 8478 	bge.w	8018c46 <__ieee754_pow+0x9e6>
 8018356:	4959      	ldr	r1, [pc, #356]	; (80184bc <__ieee754_pow+0x25c>)
 8018358:	4632      	mov	r2, r6
 801835a:	463b      	mov	r3, r7
 801835c:	2000      	movs	r0, #0
 801835e:	f7f2 fa57 	bl	800a810 <__aeabi_ddiv>
 8018362:	e79c      	b.n	801829e <__ieee754_pow+0x3e>
 8018364:	2300      	movs	r3, #0
 8018366:	9304      	str	r3, [sp, #16]
 8018368:	2a00      	cmp	r2, #0
 801836a:	d13d      	bne.n	80183e8 <__ieee754_pow+0x188>
 801836c:	4b51      	ldr	r3, [pc, #324]	; (80184b4 <__ieee754_pow+0x254>)
 801836e:	4598      	cmp	r8, r3
 8018370:	d1ea      	bne.n	8018348 <__ieee754_pow+0xe8>
 8018372:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8018376:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801837a:	ea53 030a 	orrs.w	r3, r3, sl
 801837e:	f000 845a 	beq.w	8018c36 <__ieee754_pow+0x9d6>
 8018382:	4b4f      	ldr	r3, [pc, #316]	; (80184c0 <__ieee754_pow+0x260>)
 8018384:	429c      	cmp	r4, r3
 8018386:	dd08      	ble.n	801839a <__ieee754_pow+0x13a>
 8018388:	f1b9 0f00 	cmp.w	r9, #0
 801838c:	f2c0 8457 	blt.w	8018c3e <__ieee754_pow+0x9de>
 8018390:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018394:	e783      	b.n	801829e <__ieee754_pow+0x3e>
 8018396:	2302      	movs	r3, #2
 8018398:	e7e5      	b.n	8018366 <__ieee754_pow+0x106>
 801839a:	f1b9 0f00 	cmp.w	r9, #0
 801839e:	f04f 0000 	mov.w	r0, #0
 80183a2:	f04f 0100 	mov.w	r1, #0
 80183a6:	f6bf af7a 	bge.w	801829e <__ieee754_pow+0x3e>
 80183aa:	e9dd 0300 	ldrd	r0, r3, [sp]
 80183ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80183b2:	e774      	b.n	801829e <__ieee754_pow+0x3e>
 80183b4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80183b8:	d106      	bne.n	80183c8 <__ieee754_pow+0x168>
 80183ba:	4632      	mov	r2, r6
 80183bc:	463b      	mov	r3, r7
 80183be:	4630      	mov	r0, r6
 80183c0:	4639      	mov	r1, r7
 80183c2:	f7f2 f8fb 	bl	800a5bc <__aeabi_dmul>
 80183c6:	e76a      	b.n	801829e <__ieee754_pow+0x3e>
 80183c8:	4b3e      	ldr	r3, [pc, #248]	; (80184c4 <__ieee754_pow+0x264>)
 80183ca:	4599      	cmp	r9, r3
 80183cc:	d10c      	bne.n	80183e8 <__ieee754_pow+0x188>
 80183ce:	2d00      	cmp	r5, #0
 80183d0:	db0a      	blt.n	80183e8 <__ieee754_pow+0x188>
 80183d2:	ec47 6b10 	vmov	d0, r6, r7
 80183d6:	b009      	add	sp, #36	; 0x24
 80183d8:	ecbd 8b06 	vpop	{d8-d10}
 80183dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80183e0:	f000 bc6c 	b.w	8018cbc <__ieee754_sqrt>
 80183e4:	2300      	movs	r3, #0
 80183e6:	9304      	str	r3, [sp, #16]
 80183e8:	ec47 6b10 	vmov	d0, r6, r7
 80183ec:	f000 fd48 	bl	8018e80 <fabs>
 80183f0:	ec51 0b10 	vmov	r0, r1, d0
 80183f4:	f1ba 0f00 	cmp.w	sl, #0
 80183f8:	d129      	bne.n	801844e <__ieee754_pow+0x1ee>
 80183fa:	b124      	cbz	r4, 8018406 <__ieee754_pow+0x1a6>
 80183fc:	4b2f      	ldr	r3, [pc, #188]	; (80184bc <__ieee754_pow+0x25c>)
 80183fe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8018402:	429a      	cmp	r2, r3
 8018404:	d123      	bne.n	801844e <__ieee754_pow+0x1ee>
 8018406:	f1b9 0f00 	cmp.w	r9, #0
 801840a:	da05      	bge.n	8018418 <__ieee754_pow+0x1b8>
 801840c:	4602      	mov	r2, r0
 801840e:	460b      	mov	r3, r1
 8018410:	2000      	movs	r0, #0
 8018412:	492a      	ldr	r1, [pc, #168]	; (80184bc <__ieee754_pow+0x25c>)
 8018414:	f7f2 f9fc 	bl	800a810 <__aeabi_ddiv>
 8018418:	2d00      	cmp	r5, #0
 801841a:	f6bf af40 	bge.w	801829e <__ieee754_pow+0x3e>
 801841e:	9b04      	ldr	r3, [sp, #16]
 8018420:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8018424:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8018428:	4323      	orrs	r3, r4
 801842a:	d108      	bne.n	801843e <__ieee754_pow+0x1de>
 801842c:	4602      	mov	r2, r0
 801842e:	460b      	mov	r3, r1
 8018430:	4610      	mov	r0, r2
 8018432:	4619      	mov	r1, r3
 8018434:	f7f1 ff0a 	bl	800a24c <__aeabi_dsub>
 8018438:	4602      	mov	r2, r0
 801843a:	460b      	mov	r3, r1
 801843c:	e78f      	b.n	801835e <__ieee754_pow+0xfe>
 801843e:	9b04      	ldr	r3, [sp, #16]
 8018440:	2b01      	cmp	r3, #1
 8018442:	f47f af2c 	bne.w	801829e <__ieee754_pow+0x3e>
 8018446:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801844a:	4619      	mov	r1, r3
 801844c:	e727      	b.n	801829e <__ieee754_pow+0x3e>
 801844e:	0feb      	lsrs	r3, r5, #31
 8018450:	3b01      	subs	r3, #1
 8018452:	9306      	str	r3, [sp, #24]
 8018454:	9a06      	ldr	r2, [sp, #24]
 8018456:	9b04      	ldr	r3, [sp, #16]
 8018458:	4313      	orrs	r3, r2
 801845a:	d102      	bne.n	8018462 <__ieee754_pow+0x202>
 801845c:	4632      	mov	r2, r6
 801845e:	463b      	mov	r3, r7
 8018460:	e7e6      	b.n	8018430 <__ieee754_pow+0x1d0>
 8018462:	4b19      	ldr	r3, [pc, #100]	; (80184c8 <__ieee754_pow+0x268>)
 8018464:	4598      	cmp	r8, r3
 8018466:	f340 80fb 	ble.w	8018660 <__ieee754_pow+0x400>
 801846a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801846e:	4598      	cmp	r8, r3
 8018470:	4b13      	ldr	r3, [pc, #76]	; (80184c0 <__ieee754_pow+0x260>)
 8018472:	dd0c      	ble.n	801848e <__ieee754_pow+0x22e>
 8018474:	429c      	cmp	r4, r3
 8018476:	dc0f      	bgt.n	8018498 <__ieee754_pow+0x238>
 8018478:	f1b9 0f00 	cmp.w	r9, #0
 801847c:	da0f      	bge.n	801849e <__ieee754_pow+0x23e>
 801847e:	2000      	movs	r0, #0
 8018480:	b009      	add	sp, #36	; 0x24
 8018482:	ecbd 8b06 	vpop	{d8-d10}
 8018486:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801848a:	f000 bcf0 	b.w	8018e6e <__math_oflow>
 801848e:	429c      	cmp	r4, r3
 8018490:	dbf2      	blt.n	8018478 <__ieee754_pow+0x218>
 8018492:	4b0a      	ldr	r3, [pc, #40]	; (80184bc <__ieee754_pow+0x25c>)
 8018494:	429c      	cmp	r4, r3
 8018496:	dd19      	ble.n	80184cc <__ieee754_pow+0x26c>
 8018498:	f1b9 0f00 	cmp.w	r9, #0
 801849c:	dcef      	bgt.n	801847e <__ieee754_pow+0x21e>
 801849e:	2000      	movs	r0, #0
 80184a0:	b009      	add	sp, #36	; 0x24
 80184a2:	ecbd 8b06 	vpop	{d8-d10}
 80184a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184aa:	f000 bcd7 	b.w	8018e5c <__math_uflow>
 80184ae:	bf00      	nop
 80184b0:	fff00000 	.word	0xfff00000
 80184b4:	7ff00000 	.word	0x7ff00000
 80184b8:	433fffff 	.word	0x433fffff
 80184bc:	3ff00000 	.word	0x3ff00000
 80184c0:	3fefffff 	.word	0x3fefffff
 80184c4:	3fe00000 	.word	0x3fe00000
 80184c8:	41e00000 	.word	0x41e00000
 80184cc:	4b60      	ldr	r3, [pc, #384]	; (8018650 <__ieee754_pow+0x3f0>)
 80184ce:	2200      	movs	r2, #0
 80184d0:	f7f1 febc 	bl	800a24c <__aeabi_dsub>
 80184d4:	a354      	add	r3, pc, #336	; (adr r3, 8018628 <__ieee754_pow+0x3c8>)
 80184d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80184da:	4604      	mov	r4, r0
 80184dc:	460d      	mov	r5, r1
 80184de:	f7f2 f86d 	bl	800a5bc <__aeabi_dmul>
 80184e2:	a353      	add	r3, pc, #332	; (adr r3, 8018630 <__ieee754_pow+0x3d0>)
 80184e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80184e8:	4606      	mov	r6, r0
 80184ea:	460f      	mov	r7, r1
 80184ec:	4620      	mov	r0, r4
 80184ee:	4629      	mov	r1, r5
 80184f0:	f7f2 f864 	bl	800a5bc <__aeabi_dmul>
 80184f4:	4b57      	ldr	r3, [pc, #348]	; (8018654 <__ieee754_pow+0x3f4>)
 80184f6:	4682      	mov	sl, r0
 80184f8:	468b      	mov	fp, r1
 80184fa:	2200      	movs	r2, #0
 80184fc:	4620      	mov	r0, r4
 80184fe:	4629      	mov	r1, r5
 8018500:	f7f2 f85c 	bl	800a5bc <__aeabi_dmul>
 8018504:	4602      	mov	r2, r0
 8018506:	460b      	mov	r3, r1
 8018508:	a14b      	add	r1, pc, #300	; (adr r1, 8018638 <__ieee754_pow+0x3d8>)
 801850a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801850e:	f7f1 fe9d 	bl	800a24c <__aeabi_dsub>
 8018512:	4622      	mov	r2, r4
 8018514:	462b      	mov	r3, r5
 8018516:	f7f2 f851 	bl	800a5bc <__aeabi_dmul>
 801851a:	4602      	mov	r2, r0
 801851c:	460b      	mov	r3, r1
 801851e:	2000      	movs	r0, #0
 8018520:	494d      	ldr	r1, [pc, #308]	; (8018658 <__ieee754_pow+0x3f8>)
 8018522:	f7f1 fe93 	bl	800a24c <__aeabi_dsub>
 8018526:	4622      	mov	r2, r4
 8018528:	4680      	mov	r8, r0
 801852a:	4689      	mov	r9, r1
 801852c:	462b      	mov	r3, r5
 801852e:	4620      	mov	r0, r4
 8018530:	4629      	mov	r1, r5
 8018532:	f7f2 f843 	bl	800a5bc <__aeabi_dmul>
 8018536:	4602      	mov	r2, r0
 8018538:	460b      	mov	r3, r1
 801853a:	4640      	mov	r0, r8
 801853c:	4649      	mov	r1, r9
 801853e:	f7f2 f83d 	bl	800a5bc <__aeabi_dmul>
 8018542:	a33f      	add	r3, pc, #252	; (adr r3, 8018640 <__ieee754_pow+0x3e0>)
 8018544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018548:	f7f2 f838 	bl	800a5bc <__aeabi_dmul>
 801854c:	4602      	mov	r2, r0
 801854e:	460b      	mov	r3, r1
 8018550:	4650      	mov	r0, sl
 8018552:	4659      	mov	r1, fp
 8018554:	f7f1 fe7a 	bl	800a24c <__aeabi_dsub>
 8018558:	4602      	mov	r2, r0
 801855a:	460b      	mov	r3, r1
 801855c:	4680      	mov	r8, r0
 801855e:	4689      	mov	r9, r1
 8018560:	4630      	mov	r0, r6
 8018562:	4639      	mov	r1, r7
 8018564:	f7f1 fe74 	bl	800a250 <__adddf3>
 8018568:	2000      	movs	r0, #0
 801856a:	4632      	mov	r2, r6
 801856c:	463b      	mov	r3, r7
 801856e:	4604      	mov	r4, r0
 8018570:	460d      	mov	r5, r1
 8018572:	f7f1 fe6b 	bl	800a24c <__aeabi_dsub>
 8018576:	4602      	mov	r2, r0
 8018578:	460b      	mov	r3, r1
 801857a:	4640      	mov	r0, r8
 801857c:	4649      	mov	r1, r9
 801857e:	f7f1 fe65 	bl	800a24c <__aeabi_dsub>
 8018582:	9b04      	ldr	r3, [sp, #16]
 8018584:	9a06      	ldr	r2, [sp, #24]
 8018586:	3b01      	subs	r3, #1
 8018588:	4313      	orrs	r3, r2
 801858a:	4682      	mov	sl, r0
 801858c:	468b      	mov	fp, r1
 801858e:	f040 81e7 	bne.w	8018960 <__ieee754_pow+0x700>
 8018592:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8018648 <__ieee754_pow+0x3e8>
 8018596:	eeb0 8a47 	vmov.f32	s16, s14
 801859a:	eef0 8a67 	vmov.f32	s17, s15
 801859e:	e9dd 6700 	ldrd	r6, r7, [sp]
 80185a2:	2600      	movs	r6, #0
 80185a4:	4632      	mov	r2, r6
 80185a6:	463b      	mov	r3, r7
 80185a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80185ac:	f7f1 fe4e 	bl	800a24c <__aeabi_dsub>
 80185b0:	4622      	mov	r2, r4
 80185b2:	462b      	mov	r3, r5
 80185b4:	f7f2 f802 	bl	800a5bc <__aeabi_dmul>
 80185b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80185bc:	4680      	mov	r8, r0
 80185be:	4689      	mov	r9, r1
 80185c0:	4650      	mov	r0, sl
 80185c2:	4659      	mov	r1, fp
 80185c4:	f7f1 fffa 	bl	800a5bc <__aeabi_dmul>
 80185c8:	4602      	mov	r2, r0
 80185ca:	460b      	mov	r3, r1
 80185cc:	4640      	mov	r0, r8
 80185ce:	4649      	mov	r1, r9
 80185d0:	f7f1 fe3e 	bl	800a250 <__adddf3>
 80185d4:	4632      	mov	r2, r6
 80185d6:	463b      	mov	r3, r7
 80185d8:	4680      	mov	r8, r0
 80185da:	4689      	mov	r9, r1
 80185dc:	4620      	mov	r0, r4
 80185de:	4629      	mov	r1, r5
 80185e0:	f7f1 ffec 	bl	800a5bc <__aeabi_dmul>
 80185e4:	460b      	mov	r3, r1
 80185e6:	4604      	mov	r4, r0
 80185e8:	460d      	mov	r5, r1
 80185ea:	4602      	mov	r2, r0
 80185ec:	4649      	mov	r1, r9
 80185ee:	4640      	mov	r0, r8
 80185f0:	f7f1 fe2e 	bl	800a250 <__adddf3>
 80185f4:	4b19      	ldr	r3, [pc, #100]	; (801865c <__ieee754_pow+0x3fc>)
 80185f6:	4299      	cmp	r1, r3
 80185f8:	ec45 4b19 	vmov	d9, r4, r5
 80185fc:	4606      	mov	r6, r0
 80185fe:	460f      	mov	r7, r1
 8018600:	468b      	mov	fp, r1
 8018602:	f340 82f1 	ble.w	8018be8 <__ieee754_pow+0x988>
 8018606:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801860a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801860e:	4303      	orrs	r3, r0
 8018610:	f000 81e4 	beq.w	80189dc <__ieee754_pow+0x77c>
 8018614:	ec51 0b18 	vmov	r0, r1, d8
 8018618:	2200      	movs	r2, #0
 801861a:	2300      	movs	r3, #0
 801861c:	f7f2 fa40 	bl	800aaa0 <__aeabi_dcmplt>
 8018620:	3800      	subs	r0, #0
 8018622:	bf18      	it	ne
 8018624:	2001      	movne	r0, #1
 8018626:	e72b      	b.n	8018480 <__ieee754_pow+0x220>
 8018628:	60000000 	.word	0x60000000
 801862c:	3ff71547 	.word	0x3ff71547
 8018630:	f85ddf44 	.word	0xf85ddf44
 8018634:	3e54ae0b 	.word	0x3e54ae0b
 8018638:	55555555 	.word	0x55555555
 801863c:	3fd55555 	.word	0x3fd55555
 8018640:	652b82fe 	.word	0x652b82fe
 8018644:	3ff71547 	.word	0x3ff71547
 8018648:	00000000 	.word	0x00000000
 801864c:	bff00000 	.word	0xbff00000
 8018650:	3ff00000 	.word	0x3ff00000
 8018654:	3fd00000 	.word	0x3fd00000
 8018658:	3fe00000 	.word	0x3fe00000
 801865c:	408fffff 	.word	0x408fffff
 8018660:	4bd5      	ldr	r3, [pc, #852]	; (80189b8 <__ieee754_pow+0x758>)
 8018662:	402b      	ands	r3, r5
 8018664:	2200      	movs	r2, #0
 8018666:	b92b      	cbnz	r3, 8018674 <__ieee754_pow+0x414>
 8018668:	4bd4      	ldr	r3, [pc, #848]	; (80189bc <__ieee754_pow+0x75c>)
 801866a:	f7f1 ffa7 	bl	800a5bc <__aeabi_dmul>
 801866e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8018672:	460c      	mov	r4, r1
 8018674:	1523      	asrs	r3, r4, #20
 8018676:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801867a:	4413      	add	r3, r2
 801867c:	9305      	str	r3, [sp, #20]
 801867e:	4bd0      	ldr	r3, [pc, #832]	; (80189c0 <__ieee754_pow+0x760>)
 8018680:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8018684:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8018688:	429c      	cmp	r4, r3
 801868a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801868e:	dd08      	ble.n	80186a2 <__ieee754_pow+0x442>
 8018690:	4bcc      	ldr	r3, [pc, #816]	; (80189c4 <__ieee754_pow+0x764>)
 8018692:	429c      	cmp	r4, r3
 8018694:	f340 8162 	ble.w	801895c <__ieee754_pow+0x6fc>
 8018698:	9b05      	ldr	r3, [sp, #20]
 801869a:	3301      	adds	r3, #1
 801869c:	9305      	str	r3, [sp, #20]
 801869e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80186a2:	2400      	movs	r4, #0
 80186a4:	00e3      	lsls	r3, r4, #3
 80186a6:	9307      	str	r3, [sp, #28]
 80186a8:	4bc7      	ldr	r3, [pc, #796]	; (80189c8 <__ieee754_pow+0x768>)
 80186aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80186ae:	ed93 7b00 	vldr	d7, [r3]
 80186b2:	4629      	mov	r1, r5
 80186b4:	ec53 2b17 	vmov	r2, r3, d7
 80186b8:	eeb0 9a47 	vmov.f32	s18, s14
 80186bc:	eef0 9a67 	vmov.f32	s19, s15
 80186c0:	4682      	mov	sl, r0
 80186c2:	f7f1 fdc3 	bl	800a24c <__aeabi_dsub>
 80186c6:	4652      	mov	r2, sl
 80186c8:	4606      	mov	r6, r0
 80186ca:	460f      	mov	r7, r1
 80186cc:	462b      	mov	r3, r5
 80186ce:	ec51 0b19 	vmov	r0, r1, d9
 80186d2:	f7f1 fdbd 	bl	800a250 <__adddf3>
 80186d6:	4602      	mov	r2, r0
 80186d8:	460b      	mov	r3, r1
 80186da:	2000      	movs	r0, #0
 80186dc:	49bb      	ldr	r1, [pc, #748]	; (80189cc <__ieee754_pow+0x76c>)
 80186de:	f7f2 f897 	bl	800a810 <__aeabi_ddiv>
 80186e2:	ec41 0b1a 	vmov	d10, r0, r1
 80186e6:	4602      	mov	r2, r0
 80186e8:	460b      	mov	r3, r1
 80186ea:	4630      	mov	r0, r6
 80186ec:	4639      	mov	r1, r7
 80186ee:	f7f1 ff65 	bl	800a5bc <__aeabi_dmul>
 80186f2:	2300      	movs	r3, #0
 80186f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80186f8:	9302      	str	r3, [sp, #8]
 80186fa:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80186fe:	46ab      	mov	fp, r5
 8018700:	106d      	asrs	r5, r5, #1
 8018702:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8018706:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801870a:	ec41 0b18 	vmov	d8, r0, r1
 801870e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8018712:	2200      	movs	r2, #0
 8018714:	4640      	mov	r0, r8
 8018716:	4649      	mov	r1, r9
 8018718:	4614      	mov	r4, r2
 801871a:	461d      	mov	r5, r3
 801871c:	f7f1 ff4e 	bl	800a5bc <__aeabi_dmul>
 8018720:	4602      	mov	r2, r0
 8018722:	460b      	mov	r3, r1
 8018724:	4630      	mov	r0, r6
 8018726:	4639      	mov	r1, r7
 8018728:	f7f1 fd90 	bl	800a24c <__aeabi_dsub>
 801872c:	ec53 2b19 	vmov	r2, r3, d9
 8018730:	4606      	mov	r6, r0
 8018732:	460f      	mov	r7, r1
 8018734:	4620      	mov	r0, r4
 8018736:	4629      	mov	r1, r5
 8018738:	f7f1 fd88 	bl	800a24c <__aeabi_dsub>
 801873c:	4602      	mov	r2, r0
 801873e:	460b      	mov	r3, r1
 8018740:	4650      	mov	r0, sl
 8018742:	4659      	mov	r1, fp
 8018744:	f7f1 fd82 	bl	800a24c <__aeabi_dsub>
 8018748:	4642      	mov	r2, r8
 801874a:	464b      	mov	r3, r9
 801874c:	f7f1 ff36 	bl	800a5bc <__aeabi_dmul>
 8018750:	4602      	mov	r2, r0
 8018752:	460b      	mov	r3, r1
 8018754:	4630      	mov	r0, r6
 8018756:	4639      	mov	r1, r7
 8018758:	f7f1 fd78 	bl	800a24c <__aeabi_dsub>
 801875c:	ec53 2b1a 	vmov	r2, r3, d10
 8018760:	f7f1 ff2c 	bl	800a5bc <__aeabi_dmul>
 8018764:	ec53 2b18 	vmov	r2, r3, d8
 8018768:	ec41 0b19 	vmov	d9, r0, r1
 801876c:	ec51 0b18 	vmov	r0, r1, d8
 8018770:	f7f1 ff24 	bl	800a5bc <__aeabi_dmul>
 8018774:	a37c      	add	r3, pc, #496	; (adr r3, 8018968 <__ieee754_pow+0x708>)
 8018776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801877a:	4604      	mov	r4, r0
 801877c:	460d      	mov	r5, r1
 801877e:	f7f1 ff1d 	bl	800a5bc <__aeabi_dmul>
 8018782:	a37b      	add	r3, pc, #492	; (adr r3, 8018970 <__ieee754_pow+0x710>)
 8018784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018788:	f7f1 fd62 	bl	800a250 <__adddf3>
 801878c:	4622      	mov	r2, r4
 801878e:	462b      	mov	r3, r5
 8018790:	f7f1 ff14 	bl	800a5bc <__aeabi_dmul>
 8018794:	a378      	add	r3, pc, #480	; (adr r3, 8018978 <__ieee754_pow+0x718>)
 8018796:	e9d3 2300 	ldrd	r2, r3, [r3]
 801879a:	f7f1 fd59 	bl	800a250 <__adddf3>
 801879e:	4622      	mov	r2, r4
 80187a0:	462b      	mov	r3, r5
 80187a2:	f7f1 ff0b 	bl	800a5bc <__aeabi_dmul>
 80187a6:	a376      	add	r3, pc, #472	; (adr r3, 8018980 <__ieee754_pow+0x720>)
 80187a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80187ac:	f7f1 fd50 	bl	800a250 <__adddf3>
 80187b0:	4622      	mov	r2, r4
 80187b2:	462b      	mov	r3, r5
 80187b4:	f7f1 ff02 	bl	800a5bc <__aeabi_dmul>
 80187b8:	a373      	add	r3, pc, #460	; (adr r3, 8018988 <__ieee754_pow+0x728>)
 80187ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80187be:	f7f1 fd47 	bl	800a250 <__adddf3>
 80187c2:	4622      	mov	r2, r4
 80187c4:	462b      	mov	r3, r5
 80187c6:	f7f1 fef9 	bl	800a5bc <__aeabi_dmul>
 80187ca:	a371      	add	r3, pc, #452	; (adr r3, 8018990 <__ieee754_pow+0x730>)
 80187cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80187d0:	f7f1 fd3e 	bl	800a250 <__adddf3>
 80187d4:	4622      	mov	r2, r4
 80187d6:	4606      	mov	r6, r0
 80187d8:	460f      	mov	r7, r1
 80187da:	462b      	mov	r3, r5
 80187dc:	4620      	mov	r0, r4
 80187de:	4629      	mov	r1, r5
 80187e0:	f7f1 feec 	bl	800a5bc <__aeabi_dmul>
 80187e4:	4602      	mov	r2, r0
 80187e6:	460b      	mov	r3, r1
 80187e8:	4630      	mov	r0, r6
 80187ea:	4639      	mov	r1, r7
 80187ec:	f7f1 fee6 	bl	800a5bc <__aeabi_dmul>
 80187f0:	4642      	mov	r2, r8
 80187f2:	4604      	mov	r4, r0
 80187f4:	460d      	mov	r5, r1
 80187f6:	464b      	mov	r3, r9
 80187f8:	ec51 0b18 	vmov	r0, r1, d8
 80187fc:	f7f1 fd28 	bl	800a250 <__adddf3>
 8018800:	ec53 2b19 	vmov	r2, r3, d9
 8018804:	f7f1 feda 	bl	800a5bc <__aeabi_dmul>
 8018808:	4622      	mov	r2, r4
 801880a:	462b      	mov	r3, r5
 801880c:	f7f1 fd20 	bl	800a250 <__adddf3>
 8018810:	4642      	mov	r2, r8
 8018812:	4682      	mov	sl, r0
 8018814:	468b      	mov	fp, r1
 8018816:	464b      	mov	r3, r9
 8018818:	4640      	mov	r0, r8
 801881a:	4649      	mov	r1, r9
 801881c:	f7f1 fece 	bl	800a5bc <__aeabi_dmul>
 8018820:	4b6b      	ldr	r3, [pc, #428]	; (80189d0 <__ieee754_pow+0x770>)
 8018822:	2200      	movs	r2, #0
 8018824:	4606      	mov	r6, r0
 8018826:	460f      	mov	r7, r1
 8018828:	f7f1 fd12 	bl	800a250 <__adddf3>
 801882c:	4652      	mov	r2, sl
 801882e:	465b      	mov	r3, fp
 8018830:	f7f1 fd0e 	bl	800a250 <__adddf3>
 8018834:	2000      	movs	r0, #0
 8018836:	4604      	mov	r4, r0
 8018838:	460d      	mov	r5, r1
 801883a:	4602      	mov	r2, r0
 801883c:	460b      	mov	r3, r1
 801883e:	4640      	mov	r0, r8
 8018840:	4649      	mov	r1, r9
 8018842:	f7f1 febb 	bl	800a5bc <__aeabi_dmul>
 8018846:	4b62      	ldr	r3, [pc, #392]	; (80189d0 <__ieee754_pow+0x770>)
 8018848:	4680      	mov	r8, r0
 801884a:	4689      	mov	r9, r1
 801884c:	2200      	movs	r2, #0
 801884e:	4620      	mov	r0, r4
 8018850:	4629      	mov	r1, r5
 8018852:	f7f1 fcfb 	bl	800a24c <__aeabi_dsub>
 8018856:	4632      	mov	r2, r6
 8018858:	463b      	mov	r3, r7
 801885a:	f7f1 fcf7 	bl	800a24c <__aeabi_dsub>
 801885e:	4602      	mov	r2, r0
 8018860:	460b      	mov	r3, r1
 8018862:	4650      	mov	r0, sl
 8018864:	4659      	mov	r1, fp
 8018866:	f7f1 fcf1 	bl	800a24c <__aeabi_dsub>
 801886a:	ec53 2b18 	vmov	r2, r3, d8
 801886e:	f7f1 fea5 	bl	800a5bc <__aeabi_dmul>
 8018872:	4622      	mov	r2, r4
 8018874:	4606      	mov	r6, r0
 8018876:	460f      	mov	r7, r1
 8018878:	462b      	mov	r3, r5
 801887a:	ec51 0b19 	vmov	r0, r1, d9
 801887e:	f7f1 fe9d 	bl	800a5bc <__aeabi_dmul>
 8018882:	4602      	mov	r2, r0
 8018884:	460b      	mov	r3, r1
 8018886:	4630      	mov	r0, r6
 8018888:	4639      	mov	r1, r7
 801888a:	f7f1 fce1 	bl	800a250 <__adddf3>
 801888e:	4606      	mov	r6, r0
 8018890:	460f      	mov	r7, r1
 8018892:	4602      	mov	r2, r0
 8018894:	460b      	mov	r3, r1
 8018896:	4640      	mov	r0, r8
 8018898:	4649      	mov	r1, r9
 801889a:	f7f1 fcd9 	bl	800a250 <__adddf3>
 801889e:	a33e      	add	r3, pc, #248	; (adr r3, 8018998 <__ieee754_pow+0x738>)
 80188a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188a4:	2000      	movs	r0, #0
 80188a6:	4604      	mov	r4, r0
 80188a8:	460d      	mov	r5, r1
 80188aa:	f7f1 fe87 	bl	800a5bc <__aeabi_dmul>
 80188ae:	4642      	mov	r2, r8
 80188b0:	ec41 0b18 	vmov	d8, r0, r1
 80188b4:	464b      	mov	r3, r9
 80188b6:	4620      	mov	r0, r4
 80188b8:	4629      	mov	r1, r5
 80188ba:	f7f1 fcc7 	bl	800a24c <__aeabi_dsub>
 80188be:	4602      	mov	r2, r0
 80188c0:	460b      	mov	r3, r1
 80188c2:	4630      	mov	r0, r6
 80188c4:	4639      	mov	r1, r7
 80188c6:	f7f1 fcc1 	bl	800a24c <__aeabi_dsub>
 80188ca:	a335      	add	r3, pc, #212	; (adr r3, 80189a0 <__ieee754_pow+0x740>)
 80188cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188d0:	f7f1 fe74 	bl	800a5bc <__aeabi_dmul>
 80188d4:	a334      	add	r3, pc, #208	; (adr r3, 80189a8 <__ieee754_pow+0x748>)
 80188d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188da:	4606      	mov	r6, r0
 80188dc:	460f      	mov	r7, r1
 80188de:	4620      	mov	r0, r4
 80188e0:	4629      	mov	r1, r5
 80188e2:	f7f1 fe6b 	bl	800a5bc <__aeabi_dmul>
 80188e6:	4602      	mov	r2, r0
 80188e8:	460b      	mov	r3, r1
 80188ea:	4630      	mov	r0, r6
 80188ec:	4639      	mov	r1, r7
 80188ee:	f7f1 fcaf 	bl	800a250 <__adddf3>
 80188f2:	9a07      	ldr	r2, [sp, #28]
 80188f4:	4b37      	ldr	r3, [pc, #220]	; (80189d4 <__ieee754_pow+0x774>)
 80188f6:	4413      	add	r3, r2
 80188f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188fc:	f7f1 fca8 	bl	800a250 <__adddf3>
 8018900:	4682      	mov	sl, r0
 8018902:	9805      	ldr	r0, [sp, #20]
 8018904:	468b      	mov	fp, r1
 8018906:	f7f1 fdef 	bl	800a4e8 <__aeabi_i2d>
 801890a:	9a07      	ldr	r2, [sp, #28]
 801890c:	4b32      	ldr	r3, [pc, #200]	; (80189d8 <__ieee754_pow+0x778>)
 801890e:	4413      	add	r3, r2
 8018910:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018914:	4606      	mov	r6, r0
 8018916:	460f      	mov	r7, r1
 8018918:	4652      	mov	r2, sl
 801891a:	465b      	mov	r3, fp
 801891c:	ec51 0b18 	vmov	r0, r1, d8
 8018920:	f7f1 fc96 	bl	800a250 <__adddf3>
 8018924:	4642      	mov	r2, r8
 8018926:	464b      	mov	r3, r9
 8018928:	f7f1 fc92 	bl	800a250 <__adddf3>
 801892c:	4632      	mov	r2, r6
 801892e:	463b      	mov	r3, r7
 8018930:	f7f1 fc8e 	bl	800a250 <__adddf3>
 8018934:	2000      	movs	r0, #0
 8018936:	4632      	mov	r2, r6
 8018938:	463b      	mov	r3, r7
 801893a:	4604      	mov	r4, r0
 801893c:	460d      	mov	r5, r1
 801893e:	f7f1 fc85 	bl	800a24c <__aeabi_dsub>
 8018942:	4642      	mov	r2, r8
 8018944:	464b      	mov	r3, r9
 8018946:	f7f1 fc81 	bl	800a24c <__aeabi_dsub>
 801894a:	ec53 2b18 	vmov	r2, r3, d8
 801894e:	f7f1 fc7d 	bl	800a24c <__aeabi_dsub>
 8018952:	4602      	mov	r2, r0
 8018954:	460b      	mov	r3, r1
 8018956:	4650      	mov	r0, sl
 8018958:	4659      	mov	r1, fp
 801895a:	e610      	b.n	801857e <__ieee754_pow+0x31e>
 801895c:	2401      	movs	r4, #1
 801895e:	e6a1      	b.n	80186a4 <__ieee754_pow+0x444>
 8018960:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80189b0 <__ieee754_pow+0x750>
 8018964:	e617      	b.n	8018596 <__ieee754_pow+0x336>
 8018966:	bf00      	nop
 8018968:	4a454eef 	.word	0x4a454eef
 801896c:	3fca7e28 	.word	0x3fca7e28
 8018970:	93c9db65 	.word	0x93c9db65
 8018974:	3fcd864a 	.word	0x3fcd864a
 8018978:	a91d4101 	.word	0xa91d4101
 801897c:	3fd17460 	.word	0x3fd17460
 8018980:	518f264d 	.word	0x518f264d
 8018984:	3fd55555 	.word	0x3fd55555
 8018988:	db6fabff 	.word	0xdb6fabff
 801898c:	3fdb6db6 	.word	0x3fdb6db6
 8018990:	33333303 	.word	0x33333303
 8018994:	3fe33333 	.word	0x3fe33333
 8018998:	e0000000 	.word	0xe0000000
 801899c:	3feec709 	.word	0x3feec709
 80189a0:	dc3a03fd 	.word	0xdc3a03fd
 80189a4:	3feec709 	.word	0x3feec709
 80189a8:	145b01f5 	.word	0x145b01f5
 80189ac:	be3e2fe0 	.word	0xbe3e2fe0
 80189b0:	00000000 	.word	0x00000000
 80189b4:	3ff00000 	.word	0x3ff00000
 80189b8:	7ff00000 	.word	0x7ff00000
 80189bc:	43400000 	.word	0x43400000
 80189c0:	0003988e 	.word	0x0003988e
 80189c4:	000bb679 	.word	0x000bb679
 80189c8:	08019288 	.word	0x08019288
 80189cc:	3ff00000 	.word	0x3ff00000
 80189d0:	40080000 	.word	0x40080000
 80189d4:	080192a8 	.word	0x080192a8
 80189d8:	08019298 	.word	0x08019298
 80189dc:	a3b5      	add	r3, pc, #724	; (adr r3, 8018cb4 <__ieee754_pow+0xa54>)
 80189de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189e2:	4640      	mov	r0, r8
 80189e4:	4649      	mov	r1, r9
 80189e6:	f7f1 fc33 	bl	800a250 <__adddf3>
 80189ea:	4622      	mov	r2, r4
 80189ec:	ec41 0b1a 	vmov	d10, r0, r1
 80189f0:	462b      	mov	r3, r5
 80189f2:	4630      	mov	r0, r6
 80189f4:	4639      	mov	r1, r7
 80189f6:	f7f1 fc29 	bl	800a24c <__aeabi_dsub>
 80189fa:	4602      	mov	r2, r0
 80189fc:	460b      	mov	r3, r1
 80189fe:	ec51 0b1a 	vmov	r0, r1, d10
 8018a02:	f7f2 f86b 	bl	800aadc <__aeabi_dcmpgt>
 8018a06:	2800      	cmp	r0, #0
 8018a08:	f47f ae04 	bne.w	8018614 <__ieee754_pow+0x3b4>
 8018a0c:	4aa4      	ldr	r2, [pc, #656]	; (8018ca0 <__ieee754_pow+0xa40>)
 8018a0e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8018a12:	4293      	cmp	r3, r2
 8018a14:	f340 8108 	ble.w	8018c28 <__ieee754_pow+0x9c8>
 8018a18:	151b      	asrs	r3, r3, #20
 8018a1a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8018a1e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8018a22:	fa4a f303 	asr.w	r3, sl, r3
 8018a26:	445b      	add	r3, fp
 8018a28:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8018a2c:	4e9d      	ldr	r6, [pc, #628]	; (8018ca4 <__ieee754_pow+0xa44>)
 8018a2e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8018a32:	4116      	asrs	r6, r2
 8018a34:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8018a38:	2000      	movs	r0, #0
 8018a3a:	ea23 0106 	bic.w	r1, r3, r6
 8018a3e:	f1c2 0214 	rsb	r2, r2, #20
 8018a42:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8018a46:	fa4a fa02 	asr.w	sl, sl, r2
 8018a4a:	f1bb 0f00 	cmp.w	fp, #0
 8018a4e:	4602      	mov	r2, r0
 8018a50:	460b      	mov	r3, r1
 8018a52:	4620      	mov	r0, r4
 8018a54:	4629      	mov	r1, r5
 8018a56:	bfb8      	it	lt
 8018a58:	f1ca 0a00 	rsblt	sl, sl, #0
 8018a5c:	f7f1 fbf6 	bl	800a24c <__aeabi_dsub>
 8018a60:	ec41 0b19 	vmov	d9, r0, r1
 8018a64:	4642      	mov	r2, r8
 8018a66:	464b      	mov	r3, r9
 8018a68:	ec51 0b19 	vmov	r0, r1, d9
 8018a6c:	f7f1 fbf0 	bl	800a250 <__adddf3>
 8018a70:	a37b      	add	r3, pc, #492	; (adr r3, 8018c60 <__ieee754_pow+0xa00>)
 8018a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a76:	2000      	movs	r0, #0
 8018a78:	4604      	mov	r4, r0
 8018a7a:	460d      	mov	r5, r1
 8018a7c:	f7f1 fd9e 	bl	800a5bc <__aeabi_dmul>
 8018a80:	ec53 2b19 	vmov	r2, r3, d9
 8018a84:	4606      	mov	r6, r0
 8018a86:	460f      	mov	r7, r1
 8018a88:	4620      	mov	r0, r4
 8018a8a:	4629      	mov	r1, r5
 8018a8c:	f7f1 fbde 	bl	800a24c <__aeabi_dsub>
 8018a90:	4602      	mov	r2, r0
 8018a92:	460b      	mov	r3, r1
 8018a94:	4640      	mov	r0, r8
 8018a96:	4649      	mov	r1, r9
 8018a98:	f7f1 fbd8 	bl	800a24c <__aeabi_dsub>
 8018a9c:	a372      	add	r3, pc, #456	; (adr r3, 8018c68 <__ieee754_pow+0xa08>)
 8018a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018aa2:	f7f1 fd8b 	bl	800a5bc <__aeabi_dmul>
 8018aa6:	a372      	add	r3, pc, #456	; (adr r3, 8018c70 <__ieee754_pow+0xa10>)
 8018aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018aac:	4680      	mov	r8, r0
 8018aae:	4689      	mov	r9, r1
 8018ab0:	4620      	mov	r0, r4
 8018ab2:	4629      	mov	r1, r5
 8018ab4:	f7f1 fd82 	bl	800a5bc <__aeabi_dmul>
 8018ab8:	4602      	mov	r2, r0
 8018aba:	460b      	mov	r3, r1
 8018abc:	4640      	mov	r0, r8
 8018abe:	4649      	mov	r1, r9
 8018ac0:	f7f1 fbc6 	bl	800a250 <__adddf3>
 8018ac4:	4604      	mov	r4, r0
 8018ac6:	460d      	mov	r5, r1
 8018ac8:	4602      	mov	r2, r0
 8018aca:	460b      	mov	r3, r1
 8018acc:	4630      	mov	r0, r6
 8018ace:	4639      	mov	r1, r7
 8018ad0:	f7f1 fbbe 	bl	800a250 <__adddf3>
 8018ad4:	4632      	mov	r2, r6
 8018ad6:	463b      	mov	r3, r7
 8018ad8:	4680      	mov	r8, r0
 8018ada:	4689      	mov	r9, r1
 8018adc:	f7f1 fbb6 	bl	800a24c <__aeabi_dsub>
 8018ae0:	4602      	mov	r2, r0
 8018ae2:	460b      	mov	r3, r1
 8018ae4:	4620      	mov	r0, r4
 8018ae6:	4629      	mov	r1, r5
 8018ae8:	f7f1 fbb0 	bl	800a24c <__aeabi_dsub>
 8018aec:	4642      	mov	r2, r8
 8018aee:	4606      	mov	r6, r0
 8018af0:	460f      	mov	r7, r1
 8018af2:	464b      	mov	r3, r9
 8018af4:	4640      	mov	r0, r8
 8018af6:	4649      	mov	r1, r9
 8018af8:	f7f1 fd60 	bl	800a5bc <__aeabi_dmul>
 8018afc:	a35e      	add	r3, pc, #376	; (adr r3, 8018c78 <__ieee754_pow+0xa18>)
 8018afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b02:	4604      	mov	r4, r0
 8018b04:	460d      	mov	r5, r1
 8018b06:	f7f1 fd59 	bl	800a5bc <__aeabi_dmul>
 8018b0a:	a35d      	add	r3, pc, #372	; (adr r3, 8018c80 <__ieee754_pow+0xa20>)
 8018b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b10:	f7f1 fb9c 	bl	800a24c <__aeabi_dsub>
 8018b14:	4622      	mov	r2, r4
 8018b16:	462b      	mov	r3, r5
 8018b18:	f7f1 fd50 	bl	800a5bc <__aeabi_dmul>
 8018b1c:	a35a      	add	r3, pc, #360	; (adr r3, 8018c88 <__ieee754_pow+0xa28>)
 8018b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b22:	f7f1 fb95 	bl	800a250 <__adddf3>
 8018b26:	4622      	mov	r2, r4
 8018b28:	462b      	mov	r3, r5
 8018b2a:	f7f1 fd47 	bl	800a5bc <__aeabi_dmul>
 8018b2e:	a358      	add	r3, pc, #352	; (adr r3, 8018c90 <__ieee754_pow+0xa30>)
 8018b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b34:	f7f1 fb8a 	bl	800a24c <__aeabi_dsub>
 8018b38:	4622      	mov	r2, r4
 8018b3a:	462b      	mov	r3, r5
 8018b3c:	f7f1 fd3e 	bl	800a5bc <__aeabi_dmul>
 8018b40:	a355      	add	r3, pc, #340	; (adr r3, 8018c98 <__ieee754_pow+0xa38>)
 8018b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b46:	f7f1 fb83 	bl	800a250 <__adddf3>
 8018b4a:	4622      	mov	r2, r4
 8018b4c:	462b      	mov	r3, r5
 8018b4e:	f7f1 fd35 	bl	800a5bc <__aeabi_dmul>
 8018b52:	4602      	mov	r2, r0
 8018b54:	460b      	mov	r3, r1
 8018b56:	4640      	mov	r0, r8
 8018b58:	4649      	mov	r1, r9
 8018b5a:	f7f1 fb77 	bl	800a24c <__aeabi_dsub>
 8018b5e:	4604      	mov	r4, r0
 8018b60:	460d      	mov	r5, r1
 8018b62:	4602      	mov	r2, r0
 8018b64:	460b      	mov	r3, r1
 8018b66:	4640      	mov	r0, r8
 8018b68:	4649      	mov	r1, r9
 8018b6a:	f7f1 fd27 	bl	800a5bc <__aeabi_dmul>
 8018b6e:	2200      	movs	r2, #0
 8018b70:	ec41 0b19 	vmov	d9, r0, r1
 8018b74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8018b78:	4620      	mov	r0, r4
 8018b7a:	4629      	mov	r1, r5
 8018b7c:	f7f1 fb66 	bl	800a24c <__aeabi_dsub>
 8018b80:	4602      	mov	r2, r0
 8018b82:	460b      	mov	r3, r1
 8018b84:	ec51 0b19 	vmov	r0, r1, d9
 8018b88:	f7f1 fe42 	bl	800a810 <__aeabi_ddiv>
 8018b8c:	4632      	mov	r2, r6
 8018b8e:	4604      	mov	r4, r0
 8018b90:	460d      	mov	r5, r1
 8018b92:	463b      	mov	r3, r7
 8018b94:	4640      	mov	r0, r8
 8018b96:	4649      	mov	r1, r9
 8018b98:	f7f1 fd10 	bl	800a5bc <__aeabi_dmul>
 8018b9c:	4632      	mov	r2, r6
 8018b9e:	463b      	mov	r3, r7
 8018ba0:	f7f1 fb56 	bl	800a250 <__adddf3>
 8018ba4:	4602      	mov	r2, r0
 8018ba6:	460b      	mov	r3, r1
 8018ba8:	4620      	mov	r0, r4
 8018baa:	4629      	mov	r1, r5
 8018bac:	f7f1 fb4e 	bl	800a24c <__aeabi_dsub>
 8018bb0:	4642      	mov	r2, r8
 8018bb2:	464b      	mov	r3, r9
 8018bb4:	f7f1 fb4a 	bl	800a24c <__aeabi_dsub>
 8018bb8:	460b      	mov	r3, r1
 8018bba:	4602      	mov	r2, r0
 8018bbc:	493a      	ldr	r1, [pc, #232]	; (8018ca8 <__ieee754_pow+0xa48>)
 8018bbe:	2000      	movs	r0, #0
 8018bc0:	f7f1 fb44 	bl	800a24c <__aeabi_dsub>
 8018bc4:	ec41 0b10 	vmov	d0, r0, r1
 8018bc8:	ee10 3a90 	vmov	r3, s1
 8018bcc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8018bd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8018bd4:	da2b      	bge.n	8018c2e <__ieee754_pow+0x9ce>
 8018bd6:	4650      	mov	r0, sl
 8018bd8:	f000 f966 	bl	8018ea8 <scalbn>
 8018bdc:	ec51 0b10 	vmov	r0, r1, d0
 8018be0:	ec53 2b18 	vmov	r2, r3, d8
 8018be4:	f7ff bbed 	b.w	80183c2 <__ieee754_pow+0x162>
 8018be8:	4b30      	ldr	r3, [pc, #192]	; (8018cac <__ieee754_pow+0xa4c>)
 8018bea:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8018bee:	429e      	cmp	r6, r3
 8018bf0:	f77f af0c 	ble.w	8018a0c <__ieee754_pow+0x7ac>
 8018bf4:	4b2e      	ldr	r3, [pc, #184]	; (8018cb0 <__ieee754_pow+0xa50>)
 8018bf6:	440b      	add	r3, r1
 8018bf8:	4303      	orrs	r3, r0
 8018bfa:	d009      	beq.n	8018c10 <__ieee754_pow+0x9b0>
 8018bfc:	ec51 0b18 	vmov	r0, r1, d8
 8018c00:	2200      	movs	r2, #0
 8018c02:	2300      	movs	r3, #0
 8018c04:	f7f1 ff4c 	bl	800aaa0 <__aeabi_dcmplt>
 8018c08:	3800      	subs	r0, #0
 8018c0a:	bf18      	it	ne
 8018c0c:	2001      	movne	r0, #1
 8018c0e:	e447      	b.n	80184a0 <__ieee754_pow+0x240>
 8018c10:	4622      	mov	r2, r4
 8018c12:	462b      	mov	r3, r5
 8018c14:	f7f1 fb1a 	bl	800a24c <__aeabi_dsub>
 8018c18:	4642      	mov	r2, r8
 8018c1a:	464b      	mov	r3, r9
 8018c1c:	f7f1 ff54 	bl	800aac8 <__aeabi_dcmpge>
 8018c20:	2800      	cmp	r0, #0
 8018c22:	f43f aef3 	beq.w	8018a0c <__ieee754_pow+0x7ac>
 8018c26:	e7e9      	b.n	8018bfc <__ieee754_pow+0x99c>
 8018c28:	f04f 0a00 	mov.w	sl, #0
 8018c2c:	e71a      	b.n	8018a64 <__ieee754_pow+0x804>
 8018c2e:	ec51 0b10 	vmov	r0, r1, d0
 8018c32:	4619      	mov	r1, r3
 8018c34:	e7d4      	b.n	8018be0 <__ieee754_pow+0x980>
 8018c36:	491c      	ldr	r1, [pc, #112]	; (8018ca8 <__ieee754_pow+0xa48>)
 8018c38:	2000      	movs	r0, #0
 8018c3a:	f7ff bb30 	b.w	801829e <__ieee754_pow+0x3e>
 8018c3e:	2000      	movs	r0, #0
 8018c40:	2100      	movs	r1, #0
 8018c42:	f7ff bb2c 	b.w	801829e <__ieee754_pow+0x3e>
 8018c46:	4630      	mov	r0, r6
 8018c48:	4639      	mov	r1, r7
 8018c4a:	f7ff bb28 	b.w	801829e <__ieee754_pow+0x3e>
 8018c4e:	9204      	str	r2, [sp, #16]
 8018c50:	f7ff bb7a 	b.w	8018348 <__ieee754_pow+0xe8>
 8018c54:	2300      	movs	r3, #0
 8018c56:	f7ff bb64 	b.w	8018322 <__ieee754_pow+0xc2>
 8018c5a:	bf00      	nop
 8018c5c:	f3af 8000 	nop.w
 8018c60:	00000000 	.word	0x00000000
 8018c64:	3fe62e43 	.word	0x3fe62e43
 8018c68:	fefa39ef 	.word	0xfefa39ef
 8018c6c:	3fe62e42 	.word	0x3fe62e42
 8018c70:	0ca86c39 	.word	0x0ca86c39
 8018c74:	be205c61 	.word	0xbe205c61
 8018c78:	72bea4d0 	.word	0x72bea4d0
 8018c7c:	3e663769 	.word	0x3e663769
 8018c80:	c5d26bf1 	.word	0xc5d26bf1
 8018c84:	3ebbbd41 	.word	0x3ebbbd41
 8018c88:	af25de2c 	.word	0xaf25de2c
 8018c8c:	3f11566a 	.word	0x3f11566a
 8018c90:	16bebd93 	.word	0x16bebd93
 8018c94:	3f66c16c 	.word	0x3f66c16c
 8018c98:	5555553e 	.word	0x5555553e
 8018c9c:	3fc55555 	.word	0x3fc55555
 8018ca0:	3fe00000 	.word	0x3fe00000
 8018ca4:	000fffff 	.word	0x000fffff
 8018ca8:	3ff00000 	.word	0x3ff00000
 8018cac:	4090cbff 	.word	0x4090cbff
 8018cb0:	3f6f3400 	.word	0x3f6f3400
 8018cb4:	652b82fe 	.word	0x652b82fe
 8018cb8:	3c971547 	.word	0x3c971547

08018cbc <__ieee754_sqrt>:
 8018cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018cc0:	ec55 4b10 	vmov	r4, r5, d0
 8018cc4:	4e55      	ldr	r6, [pc, #340]	; (8018e1c <__ieee754_sqrt+0x160>)
 8018cc6:	43ae      	bics	r6, r5
 8018cc8:	ee10 0a10 	vmov	r0, s0
 8018ccc:	ee10 3a10 	vmov	r3, s0
 8018cd0:	462a      	mov	r2, r5
 8018cd2:	4629      	mov	r1, r5
 8018cd4:	d110      	bne.n	8018cf8 <__ieee754_sqrt+0x3c>
 8018cd6:	ee10 2a10 	vmov	r2, s0
 8018cda:	462b      	mov	r3, r5
 8018cdc:	f7f1 fc6e 	bl	800a5bc <__aeabi_dmul>
 8018ce0:	4602      	mov	r2, r0
 8018ce2:	460b      	mov	r3, r1
 8018ce4:	4620      	mov	r0, r4
 8018ce6:	4629      	mov	r1, r5
 8018ce8:	f7f1 fab2 	bl	800a250 <__adddf3>
 8018cec:	4604      	mov	r4, r0
 8018cee:	460d      	mov	r5, r1
 8018cf0:	ec45 4b10 	vmov	d0, r4, r5
 8018cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018cf8:	2d00      	cmp	r5, #0
 8018cfa:	dc10      	bgt.n	8018d1e <__ieee754_sqrt+0x62>
 8018cfc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8018d00:	4330      	orrs	r0, r6
 8018d02:	d0f5      	beq.n	8018cf0 <__ieee754_sqrt+0x34>
 8018d04:	b15d      	cbz	r5, 8018d1e <__ieee754_sqrt+0x62>
 8018d06:	ee10 2a10 	vmov	r2, s0
 8018d0a:	462b      	mov	r3, r5
 8018d0c:	ee10 0a10 	vmov	r0, s0
 8018d10:	f7f1 fa9c 	bl	800a24c <__aeabi_dsub>
 8018d14:	4602      	mov	r2, r0
 8018d16:	460b      	mov	r3, r1
 8018d18:	f7f1 fd7a 	bl	800a810 <__aeabi_ddiv>
 8018d1c:	e7e6      	b.n	8018cec <__ieee754_sqrt+0x30>
 8018d1e:	1512      	asrs	r2, r2, #20
 8018d20:	d074      	beq.n	8018e0c <__ieee754_sqrt+0x150>
 8018d22:	07d4      	lsls	r4, r2, #31
 8018d24:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8018d28:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8018d2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8018d30:	bf5e      	ittt	pl
 8018d32:	0fda      	lsrpl	r2, r3, #31
 8018d34:	005b      	lslpl	r3, r3, #1
 8018d36:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8018d3a:	2400      	movs	r4, #0
 8018d3c:	0fda      	lsrs	r2, r3, #31
 8018d3e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8018d42:	107f      	asrs	r7, r7, #1
 8018d44:	005b      	lsls	r3, r3, #1
 8018d46:	2516      	movs	r5, #22
 8018d48:	4620      	mov	r0, r4
 8018d4a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8018d4e:	1886      	adds	r6, r0, r2
 8018d50:	428e      	cmp	r6, r1
 8018d52:	bfde      	ittt	le
 8018d54:	1b89      	suble	r1, r1, r6
 8018d56:	18b0      	addle	r0, r6, r2
 8018d58:	18a4      	addle	r4, r4, r2
 8018d5a:	0049      	lsls	r1, r1, #1
 8018d5c:	3d01      	subs	r5, #1
 8018d5e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8018d62:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8018d66:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018d6a:	d1f0      	bne.n	8018d4e <__ieee754_sqrt+0x92>
 8018d6c:	462a      	mov	r2, r5
 8018d6e:	f04f 0e20 	mov.w	lr, #32
 8018d72:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8018d76:	4281      	cmp	r1, r0
 8018d78:	eb06 0c05 	add.w	ip, r6, r5
 8018d7c:	dc02      	bgt.n	8018d84 <__ieee754_sqrt+0xc8>
 8018d7e:	d113      	bne.n	8018da8 <__ieee754_sqrt+0xec>
 8018d80:	459c      	cmp	ip, r3
 8018d82:	d811      	bhi.n	8018da8 <__ieee754_sqrt+0xec>
 8018d84:	f1bc 0f00 	cmp.w	ip, #0
 8018d88:	eb0c 0506 	add.w	r5, ip, r6
 8018d8c:	da43      	bge.n	8018e16 <__ieee754_sqrt+0x15a>
 8018d8e:	2d00      	cmp	r5, #0
 8018d90:	db41      	blt.n	8018e16 <__ieee754_sqrt+0x15a>
 8018d92:	f100 0801 	add.w	r8, r0, #1
 8018d96:	1a09      	subs	r1, r1, r0
 8018d98:	459c      	cmp	ip, r3
 8018d9a:	bf88      	it	hi
 8018d9c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8018da0:	eba3 030c 	sub.w	r3, r3, ip
 8018da4:	4432      	add	r2, r6
 8018da6:	4640      	mov	r0, r8
 8018da8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8018dac:	f1be 0e01 	subs.w	lr, lr, #1
 8018db0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8018db4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018db8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8018dbc:	d1db      	bne.n	8018d76 <__ieee754_sqrt+0xba>
 8018dbe:	430b      	orrs	r3, r1
 8018dc0:	d006      	beq.n	8018dd0 <__ieee754_sqrt+0x114>
 8018dc2:	1c50      	adds	r0, r2, #1
 8018dc4:	bf13      	iteet	ne
 8018dc6:	3201      	addne	r2, #1
 8018dc8:	3401      	addeq	r4, #1
 8018dca:	4672      	moveq	r2, lr
 8018dcc:	f022 0201 	bicne.w	r2, r2, #1
 8018dd0:	1063      	asrs	r3, r4, #1
 8018dd2:	0852      	lsrs	r2, r2, #1
 8018dd4:	07e1      	lsls	r1, r4, #31
 8018dd6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8018dda:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8018dde:	bf48      	it	mi
 8018de0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8018de4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8018de8:	4614      	mov	r4, r2
 8018dea:	e781      	b.n	8018cf0 <__ieee754_sqrt+0x34>
 8018dec:	0ad9      	lsrs	r1, r3, #11
 8018dee:	3815      	subs	r0, #21
 8018df0:	055b      	lsls	r3, r3, #21
 8018df2:	2900      	cmp	r1, #0
 8018df4:	d0fa      	beq.n	8018dec <__ieee754_sqrt+0x130>
 8018df6:	02cd      	lsls	r5, r1, #11
 8018df8:	d50a      	bpl.n	8018e10 <__ieee754_sqrt+0x154>
 8018dfa:	f1c2 0420 	rsb	r4, r2, #32
 8018dfe:	fa23 f404 	lsr.w	r4, r3, r4
 8018e02:	1e55      	subs	r5, r2, #1
 8018e04:	4093      	lsls	r3, r2
 8018e06:	4321      	orrs	r1, r4
 8018e08:	1b42      	subs	r2, r0, r5
 8018e0a:	e78a      	b.n	8018d22 <__ieee754_sqrt+0x66>
 8018e0c:	4610      	mov	r0, r2
 8018e0e:	e7f0      	b.n	8018df2 <__ieee754_sqrt+0x136>
 8018e10:	0049      	lsls	r1, r1, #1
 8018e12:	3201      	adds	r2, #1
 8018e14:	e7ef      	b.n	8018df6 <__ieee754_sqrt+0x13a>
 8018e16:	4680      	mov	r8, r0
 8018e18:	e7bd      	b.n	8018d96 <__ieee754_sqrt+0xda>
 8018e1a:	bf00      	nop
 8018e1c:	7ff00000 	.word	0x7ff00000

08018e20 <with_errno>:
 8018e20:	b570      	push	{r4, r5, r6, lr}
 8018e22:	4604      	mov	r4, r0
 8018e24:	460d      	mov	r5, r1
 8018e26:	4616      	mov	r6, r2
 8018e28:	f7fe ffce 	bl	8017dc8 <__errno>
 8018e2c:	4629      	mov	r1, r5
 8018e2e:	6006      	str	r6, [r0, #0]
 8018e30:	4620      	mov	r0, r4
 8018e32:	bd70      	pop	{r4, r5, r6, pc}

08018e34 <xflow>:
 8018e34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018e36:	4614      	mov	r4, r2
 8018e38:	461d      	mov	r5, r3
 8018e3a:	b108      	cbz	r0, 8018e40 <xflow+0xc>
 8018e3c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8018e40:	e9cd 2300 	strd	r2, r3, [sp]
 8018e44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018e48:	4620      	mov	r0, r4
 8018e4a:	4629      	mov	r1, r5
 8018e4c:	f7f1 fbb6 	bl	800a5bc <__aeabi_dmul>
 8018e50:	2222      	movs	r2, #34	; 0x22
 8018e52:	b003      	add	sp, #12
 8018e54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018e58:	f7ff bfe2 	b.w	8018e20 <with_errno>

08018e5c <__math_uflow>:
 8018e5c:	b508      	push	{r3, lr}
 8018e5e:	2200      	movs	r2, #0
 8018e60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8018e64:	f7ff ffe6 	bl	8018e34 <xflow>
 8018e68:	ec41 0b10 	vmov	d0, r0, r1
 8018e6c:	bd08      	pop	{r3, pc}

08018e6e <__math_oflow>:
 8018e6e:	b508      	push	{r3, lr}
 8018e70:	2200      	movs	r2, #0
 8018e72:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8018e76:	f7ff ffdd 	bl	8018e34 <xflow>
 8018e7a:	ec41 0b10 	vmov	d0, r0, r1
 8018e7e:	bd08      	pop	{r3, pc}

08018e80 <fabs>:
 8018e80:	ec51 0b10 	vmov	r0, r1, d0
 8018e84:	ee10 2a10 	vmov	r2, s0
 8018e88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8018e8c:	ec43 2b10 	vmov	d0, r2, r3
 8018e90:	4770      	bx	lr

08018e92 <finite>:
 8018e92:	b082      	sub	sp, #8
 8018e94:	ed8d 0b00 	vstr	d0, [sp]
 8018e98:	9801      	ldr	r0, [sp, #4]
 8018e9a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8018e9e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8018ea2:	0fc0      	lsrs	r0, r0, #31
 8018ea4:	b002      	add	sp, #8
 8018ea6:	4770      	bx	lr

08018ea8 <scalbn>:
 8018ea8:	b570      	push	{r4, r5, r6, lr}
 8018eaa:	ec55 4b10 	vmov	r4, r5, d0
 8018eae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8018eb2:	4606      	mov	r6, r0
 8018eb4:	462b      	mov	r3, r5
 8018eb6:	b99a      	cbnz	r2, 8018ee0 <scalbn+0x38>
 8018eb8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8018ebc:	4323      	orrs	r3, r4
 8018ebe:	d036      	beq.n	8018f2e <scalbn+0x86>
 8018ec0:	4b39      	ldr	r3, [pc, #228]	; (8018fa8 <scalbn+0x100>)
 8018ec2:	4629      	mov	r1, r5
 8018ec4:	ee10 0a10 	vmov	r0, s0
 8018ec8:	2200      	movs	r2, #0
 8018eca:	f7f1 fb77 	bl	800a5bc <__aeabi_dmul>
 8018ece:	4b37      	ldr	r3, [pc, #220]	; (8018fac <scalbn+0x104>)
 8018ed0:	429e      	cmp	r6, r3
 8018ed2:	4604      	mov	r4, r0
 8018ed4:	460d      	mov	r5, r1
 8018ed6:	da10      	bge.n	8018efa <scalbn+0x52>
 8018ed8:	a32b      	add	r3, pc, #172	; (adr r3, 8018f88 <scalbn+0xe0>)
 8018eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ede:	e03a      	b.n	8018f56 <scalbn+0xae>
 8018ee0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8018ee4:	428a      	cmp	r2, r1
 8018ee6:	d10c      	bne.n	8018f02 <scalbn+0x5a>
 8018ee8:	ee10 2a10 	vmov	r2, s0
 8018eec:	4620      	mov	r0, r4
 8018eee:	4629      	mov	r1, r5
 8018ef0:	f7f1 f9ae 	bl	800a250 <__adddf3>
 8018ef4:	4604      	mov	r4, r0
 8018ef6:	460d      	mov	r5, r1
 8018ef8:	e019      	b.n	8018f2e <scalbn+0x86>
 8018efa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8018efe:	460b      	mov	r3, r1
 8018f00:	3a36      	subs	r2, #54	; 0x36
 8018f02:	4432      	add	r2, r6
 8018f04:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8018f08:	428a      	cmp	r2, r1
 8018f0a:	dd08      	ble.n	8018f1e <scalbn+0x76>
 8018f0c:	2d00      	cmp	r5, #0
 8018f0e:	a120      	add	r1, pc, #128	; (adr r1, 8018f90 <scalbn+0xe8>)
 8018f10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018f14:	da1c      	bge.n	8018f50 <scalbn+0xa8>
 8018f16:	a120      	add	r1, pc, #128	; (adr r1, 8018f98 <scalbn+0xf0>)
 8018f18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018f1c:	e018      	b.n	8018f50 <scalbn+0xa8>
 8018f1e:	2a00      	cmp	r2, #0
 8018f20:	dd08      	ble.n	8018f34 <scalbn+0x8c>
 8018f22:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8018f26:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8018f2a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8018f2e:	ec45 4b10 	vmov	d0, r4, r5
 8018f32:	bd70      	pop	{r4, r5, r6, pc}
 8018f34:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8018f38:	da19      	bge.n	8018f6e <scalbn+0xc6>
 8018f3a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8018f3e:	429e      	cmp	r6, r3
 8018f40:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8018f44:	dd0a      	ble.n	8018f5c <scalbn+0xb4>
 8018f46:	a112      	add	r1, pc, #72	; (adr r1, 8018f90 <scalbn+0xe8>)
 8018f48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018f4c:	2b00      	cmp	r3, #0
 8018f4e:	d1e2      	bne.n	8018f16 <scalbn+0x6e>
 8018f50:	a30f      	add	r3, pc, #60	; (adr r3, 8018f90 <scalbn+0xe8>)
 8018f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f56:	f7f1 fb31 	bl	800a5bc <__aeabi_dmul>
 8018f5a:	e7cb      	b.n	8018ef4 <scalbn+0x4c>
 8018f5c:	a10a      	add	r1, pc, #40	; (adr r1, 8018f88 <scalbn+0xe0>)
 8018f5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018f62:	2b00      	cmp	r3, #0
 8018f64:	d0b8      	beq.n	8018ed8 <scalbn+0x30>
 8018f66:	a10e      	add	r1, pc, #56	; (adr r1, 8018fa0 <scalbn+0xf8>)
 8018f68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018f6c:	e7b4      	b.n	8018ed8 <scalbn+0x30>
 8018f6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8018f72:	3236      	adds	r2, #54	; 0x36
 8018f74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8018f78:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8018f7c:	4620      	mov	r0, r4
 8018f7e:	4b0c      	ldr	r3, [pc, #48]	; (8018fb0 <scalbn+0x108>)
 8018f80:	2200      	movs	r2, #0
 8018f82:	e7e8      	b.n	8018f56 <scalbn+0xae>
 8018f84:	f3af 8000 	nop.w
 8018f88:	c2f8f359 	.word	0xc2f8f359
 8018f8c:	01a56e1f 	.word	0x01a56e1f
 8018f90:	8800759c 	.word	0x8800759c
 8018f94:	7e37e43c 	.word	0x7e37e43c
 8018f98:	8800759c 	.word	0x8800759c
 8018f9c:	fe37e43c 	.word	0xfe37e43c
 8018fa0:	c2f8f359 	.word	0xc2f8f359
 8018fa4:	81a56e1f 	.word	0x81a56e1f
 8018fa8:	43500000 	.word	0x43500000
 8018fac:	ffff3cb0 	.word	0xffff3cb0
 8018fb0:	3c900000 	.word	0x3c900000

08018fb4 <_init>:
 8018fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018fb6:	bf00      	nop
 8018fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018fba:	bc08      	pop	{r3}
 8018fbc:	469e      	mov	lr, r3
 8018fbe:	4770      	bx	lr

08018fc0 <_fini>:
 8018fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018fc2:	bf00      	nop
 8018fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018fc6:	bc08      	pop	{r3}
 8018fc8:	469e      	mov	lr, r3
 8018fca:	4770      	bx	lr
