{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582924343043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582924343045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 16:12:22 2020 " "Processing started: Fri Feb 28 16:12:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582924343045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582924343045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram16 -c sram16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram16 -c sram16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582924343045 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1582924344325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/342-343 projects/project 2 sram/lee_sram_32x32_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /342-343 projects/project 2 sram/lee_sram_32x32_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_sram_32x32_in-arch " "Found design unit 1: lee_sram_32x32_in-arch" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346014 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_sram_32x32_in " "Found entity 1: lee_sram_32x32_in" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582924346014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/342-343 projects/project 2 sram/lee_sram_16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /342-343 projects/project 2 sram/lee_sram_16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_sram_16x8-arch " "Found design unit 1: lee_sram_16x8-arch" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346028 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_sram_16x8 " "Found entity 1: lee_sram_16x8" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582924346028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/342-343 projects/project 2 sram/dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /342-343 projects/project 2 sram/dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_to_hex-arch " "Found design unit 1: dec_to_hex-arch" {  } { { "../Project 2 SRAM/dec_to_hex.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/dec_to_hex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346041 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_to_hex " "Found entity 1: dec_to_hex" {  } { { "../Project 2 SRAM/dec_to_hex.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/dec_to_hex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582924346041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/342-343 projects/project 2 sram/lee_8bit_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /342-343 projects/project 2 sram/lee_8bit_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_8bit_ms-arch " "Found design unit 1: lee_8bit_ms-arch" {  } { { "../Project 2 SRAM/lee_8bit_ms.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_8bit_ms.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346055 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_8bit_ms " "Found entity 1: lee_8bit_ms" {  } { { "../Project 2 SRAM/lee_8bit_ms.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_8bit_ms.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582924346055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/342-343 projects/project 2 sram/lee_master_slave_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /342-343 projects/project 2 sram/lee_master_slave_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_master_slave_flipflop-arch " "Found design unit 1: lee_master_slave_flipflop-arch" {  } { { "../Project 2 SRAM/lee_master_slave_flipflop.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_master_slave_flipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346070 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_master_slave_flipflop " "Found entity 1: lee_master_slave_flipflop" {  } { { "../Project 2 SRAM/lee_master_slave_flipflop.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_master_slave_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582924346070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/342-343 projects/project 2 sram/lee_dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /342-343 projects/project 2 sram/lee_dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lee_dflipflop-arch " "Found design unit 1: lee_dflipflop-arch" {  } { { "../Project 2 SRAM/lee_dflipflop.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_dflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346089 ""} { "Info" "ISGN_ENTITY_NAME" "1 lee_dflipflop " "Found entity 1: lee_dflipflop" {  } { { "../Project 2 SRAM/lee_dflipflop.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582924346089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16x8ssd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram16x8ssd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram16x8ssd " "Found entity 1: sram16x8ssd" {  } { { "sram16x8ssd.bdf" "" { Schematic "D:/342-343 projects/project 2 final 2/sram16x8ssd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582924346109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/342-343 projects/project 2 sram/memory_32x32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /342-343 projects/project 2 sram/memory_32x32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_32x32 " "Found entity 1: memory_32x32" {  } { { "../Project 2 SRAM/memory_32x32.bdf" "" { Schematic "D:/342-343 projects/Project 2 SRAM/memory_32x32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582924346117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582924346117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_32x32 " "Elaborating entity \"memory_32x32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582924346294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lee_sram_16x8 lee_sram_16x8:inst " "Elaborating entity \"lee_sram_16x8\" for hierarchy \"lee_sram_16x8:inst\"" {  } { { "../Project 2 SRAM/memory_32x32.bdf" "inst" { Schematic "D:/342-343 projects/Project 2 SRAM/memory_32x32.bdf" { { -528 728 936 -416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582924346360 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q\[0\] lee_sram_16x8.vhd(82) " "Inferred latch for \"lee_q\[0\]\" at lee_sram_16x8.vhd(82)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346386 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q\[1\] lee_sram_16x8.vhd(82) " "Inferred latch for \"lee_q\[1\]\" at lee_sram_16x8.vhd(82)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346386 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q\[2\] lee_sram_16x8.vhd(82) " "Inferred latch for \"lee_q\[2\]\" at lee_sram_16x8.vhd(82)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346386 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q\[3\] lee_sram_16x8.vhd(82) " "Inferred latch for \"lee_q\[3\]\" at lee_sram_16x8.vhd(82)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346388 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q\[4\] lee_sram_16x8.vhd(82) " "Inferred latch for \"lee_q\[4\]\" at lee_sram_16x8.vhd(82)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346388 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q\[5\] lee_sram_16x8.vhd(82) " "Inferred latch for \"lee_q\[5\]\" at lee_sram_16x8.vhd(82)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346388 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q\[6\] lee_sram_16x8.vhd(82) " "Inferred latch for \"lee_q\[6\]\" at lee_sram_16x8.vhd(82)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346388 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q\[7\] lee_sram_16x8.vhd(82) " "Inferred latch for \"lee_q\[7\]\" at lee_sram_16x8.vhd(82)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346388 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_final\[0\] lee_sram_16x8.vhd(66) " "Inferred latch for \"lee_final\[0\]\" at lee_sram_16x8.vhd(66)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346389 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_final\[1\] lee_sram_16x8.vhd(66) " "Inferred latch for \"lee_final\[1\]\" at lee_sram_16x8.vhd(66)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346390 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_final\[2\] lee_sram_16x8.vhd(66) " "Inferred latch for \"lee_final\[2\]\" at lee_sram_16x8.vhd(66)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346390 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_final\[3\] lee_sram_16x8.vhd(66) " "Inferred latch for \"lee_final\[3\]\" at lee_sram_16x8.vhd(66)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346390 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_final\[4\] lee_sram_16x8.vhd(66) " "Inferred latch for \"lee_final\[4\]\" at lee_sram_16x8.vhd(66)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346391 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_final\[5\] lee_sram_16x8.vhd(66) " "Inferred latch for \"lee_final\[5\]\" at lee_sram_16x8.vhd(66)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346391 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_final\[6\] lee_sram_16x8.vhd(66) " "Inferred latch for \"lee_final\[6\]\" at lee_sram_16x8.vhd(66)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346391 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_final\[7\] lee_sram_16x8.vhd(66) " "Inferred latch for \"lee_final\[7\]\" at lee_sram_16x8.vhd(66)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346392 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d16\[0\] lee_sram_16x8.vhd(47) " "Inferred latch for \"lee_d16\[0\]\" at lee_sram_16x8.vhd(47)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346392 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d16\[1\] lee_sram_16x8.vhd(47) " "Inferred latch for \"lee_d16\[1\]\" at lee_sram_16x8.vhd(47)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346392 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d16\[2\] lee_sram_16x8.vhd(47) " "Inferred latch for \"lee_d16\[2\]\" at lee_sram_16x8.vhd(47)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346392 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d16\[3\] lee_sram_16x8.vhd(47) " "Inferred latch for \"lee_d16\[3\]\" at lee_sram_16x8.vhd(47)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346392 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d16\[4\] lee_sram_16x8.vhd(47) " "Inferred latch for \"lee_d16\[4\]\" at lee_sram_16x8.vhd(47)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346394 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d16\[5\] lee_sram_16x8.vhd(47) " "Inferred latch for \"lee_d16\[5\]\" at lee_sram_16x8.vhd(47)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346394 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d16\[6\] lee_sram_16x8.vhd(47) " "Inferred latch for \"lee_d16\[6\]\" at lee_sram_16x8.vhd(47)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346394 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d16\[7\] lee_sram_16x8.vhd(47) " "Inferred latch for \"lee_d16\[7\]\" at lee_sram_16x8.vhd(47)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346394 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d15\[0\] lee_sram_16x8.vhd(46) " "Inferred latch for \"lee_d15\[0\]\" at lee_sram_16x8.vhd(46)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346394 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d15\[1\] lee_sram_16x8.vhd(46) " "Inferred latch for \"lee_d15\[1\]\" at lee_sram_16x8.vhd(46)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346394 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d15\[2\] lee_sram_16x8.vhd(46) " "Inferred latch for \"lee_d15\[2\]\" at lee_sram_16x8.vhd(46)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346395 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d15\[3\] lee_sram_16x8.vhd(46) " "Inferred latch for \"lee_d15\[3\]\" at lee_sram_16x8.vhd(46)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346395 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d15\[4\] lee_sram_16x8.vhd(46) " "Inferred latch for \"lee_d15\[4\]\" at lee_sram_16x8.vhd(46)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346395 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d15\[5\] lee_sram_16x8.vhd(46) " "Inferred latch for \"lee_d15\[5\]\" at lee_sram_16x8.vhd(46)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346395 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d15\[6\] lee_sram_16x8.vhd(46) " "Inferred latch for \"lee_d15\[6\]\" at lee_sram_16x8.vhd(46)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346396 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d15\[7\] lee_sram_16x8.vhd(46) " "Inferred latch for \"lee_d15\[7\]\" at lee_sram_16x8.vhd(46)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346396 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d14\[0\] lee_sram_16x8.vhd(45) " "Inferred latch for \"lee_d14\[0\]\" at lee_sram_16x8.vhd(45)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346396 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d14\[1\] lee_sram_16x8.vhd(45) " "Inferred latch for \"lee_d14\[1\]\" at lee_sram_16x8.vhd(45)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346396 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d14\[2\] lee_sram_16x8.vhd(45) " "Inferred latch for \"lee_d14\[2\]\" at lee_sram_16x8.vhd(45)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346396 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d14\[3\] lee_sram_16x8.vhd(45) " "Inferred latch for \"lee_d14\[3\]\" at lee_sram_16x8.vhd(45)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346396 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d14\[4\] lee_sram_16x8.vhd(45) " "Inferred latch for \"lee_d14\[4\]\" at lee_sram_16x8.vhd(45)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346396 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d14\[5\] lee_sram_16x8.vhd(45) " "Inferred latch for \"lee_d14\[5\]\" at lee_sram_16x8.vhd(45)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346397 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d14\[6\] lee_sram_16x8.vhd(45) " "Inferred latch for \"lee_d14\[6\]\" at lee_sram_16x8.vhd(45)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346397 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d14\[7\] lee_sram_16x8.vhd(45) " "Inferred latch for \"lee_d14\[7\]\" at lee_sram_16x8.vhd(45)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346397 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d13\[0\] lee_sram_16x8.vhd(44) " "Inferred latch for \"lee_d13\[0\]\" at lee_sram_16x8.vhd(44)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346397 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d13\[1\] lee_sram_16x8.vhd(44) " "Inferred latch for \"lee_d13\[1\]\" at lee_sram_16x8.vhd(44)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346398 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d13\[2\] lee_sram_16x8.vhd(44) " "Inferred latch for \"lee_d13\[2\]\" at lee_sram_16x8.vhd(44)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346398 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d13\[3\] lee_sram_16x8.vhd(44) " "Inferred latch for \"lee_d13\[3\]\" at lee_sram_16x8.vhd(44)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346398 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d13\[4\] lee_sram_16x8.vhd(44) " "Inferred latch for \"lee_d13\[4\]\" at lee_sram_16x8.vhd(44)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346398 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d13\[5\] lee_sram_16x8.vhd(44) " "Inferred latch for \"lee_d13\[5\]\" at lee_sram_16x8.vhd(44)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346398 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d13\[6\] lee_sram_16x8.vhd(44) " "Inferred latch for \"lee_d13\[6\]\" at lee_sram_16x8.vhd(44)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346398 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d13\[7\] lee_sram_16x8.vhd(44) " "Inferred latch for \"lee_d13\[7\]\" at lee_sram_16x8.vhd(44)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346399 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d12\[0\] lee_sram_16x8.vhd(43) " "Inferred latch for \"lee_d12\[0\]\" at lee_sram_16x8.vhd(43)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346400 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d12\[1\] lee_sram_16x8.vhd(43) " "Inferred latch for \"lee_d12\[1\]\" at lee_sram_16x8.vhd(43)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346400 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d12\[2\] lee_sram_16x8.vhd(43) " "Inferred latch for \"lee_d12\[2\]\" at lee_sram_16x8.vhd(43)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346400 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d12\[3\] lee_sram_16x8.vhd(43) " "Inferred latch for \"lee_d12\[3\]\" at lee_sram_16x8.vhd(43)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346400 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d12\[4\] lee_sram_16x8.vhd(43) " "Inferred latch for \"lee_d12\[4\]\" at lee_sram_16x8.vhd(43)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346401 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d12\[5\] lee_sram_16x8.vhd(43) " "Inferred latch for \"lee_d12\[5\]\" at lee_sram_16x8.vhd(43)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346401 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d12\[6\] lee_sram_16x8.vhd(43) " "Inferred latch for \"lee_d12\[6\]\" at lee_sram_16x8.vhd(43)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346401 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d12\[7\] lee_sram_16x8.vhd(43) " "Inferred latch for \"lee_d12\[7\]\" at lee_sram_16x8.vhd(43)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346401 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d11\[0\] lee_sram_16x8.vhd(42) " "Inferred latch for \"lee_d11\[0\]\" at lee_sram_16x8.vhd(42)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346401 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d11\[1\] lee_sram_16x8.vhd(42) " "Inferred latch for \"lee_d11\[1\]\" at lee_sram_16x8.vhd(42)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346401 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d11\[2\] lee_sram_16x8.vhd(42) " "Inferred latch for \"lee_d11\[2\]\" at lee_sram_16x8.vhd(42)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346402 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d11\[3\] lee_sram_16x8.vhd(42) " "Inferred latch for \"lee_d11\[3\]\" at lee_sram_16x8.vhd(42)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346402 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d11\[4\] lee_sram_16x8.vhd(42) " "Inferred latch for \"lee_d11\[4\]\" at lee_sram_16x8.vhd(42)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346402 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d11\[5\] lee_sram_16x8.vhd(42) " "Inferred latch for \"lee_d11\[5\]\" at lee_sram_16x8.vhd(42)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346402 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d11\[6\] lee_sram_16x8.vhd(42) " "Inferred latch for \"lee_d11\[6\]\" at lee_sram_16x8.vhd(42)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346403 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d11\[7\] lee_sram_16x8.vhd(42) " "Inferred latch for \"lee_d11\[7\]\" at lee_sram_16x8.vhd(42)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346403 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d10\[0\] lee_sram_16x8.vhd(41) " "Inferred latch for \"lee_d10\[0\]\" at lee_sram_16x8.vhd(41)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346403 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d10\[1\] lee_sram_16x8.vhd(41) " "Inferred latch for \"lee_d10\[1\]\" at lee_sram_16x8.vhd(41)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346403 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d10\[2\] lee_sram_16x8.vhd(41) " "Inferred latch for \"lee_d10\[2\]\" at lee_sram_16x8.vhd(41)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346404 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d10\[3\] lee_sram_16x8.vhd(41) " "Inferred latch for \"lee_d10\[3\]\" at lee_sram_16x8.vhd(41)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346404 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d10\[4\] lee_sram_16x8.vhd(41) " "Inferred latch for \"lee_d10\[4\]\" at lee_sram_16x8.vhd(41)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346404 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d10\[5\] lee_sram_16x8.vhd(41) " "Inferred latch for \"lee_d10\[5\]\" at lee_sram_16x8.vhd(41)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346404 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d10\[6\] lee_sram_16x8.vhd(41) " "Inferred latch for \"lee_d10\[6\]\" at lee_sram_16x8.vhd(41)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346404 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d10\[7\] lee_sram_16x8.vhd(41) " "Inferred latch for \"lee_d10\[7\]\" at lee_sram_16x8.vhd(41)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346404 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d9\[0\] lee_sram_16x8.vhd(40) " "Inferred latch for \"lee_d9\[0\]\" at lee_sram_16x8.vhd(40)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346404 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d9\[1\] lee_sram_16x8.vhd(40) " "Inferred latch for \"lee_d9\[1\]\" at lee_sram_16x8.vhd(40)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346406 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d9\[2\] lee_sram_16x8.vhd(40) " "Inferred latch for \"lee_d9\[2\]\" at lee_sram_16x8.vhd(40)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346406 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d9\[3\] lee_sram_16x8.vhd(40) " "Inferred latch for \"lee_d9\[3\]\" at lee_sram_16x8.vhd(40)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346406 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d9\[4\] lee_sram_16x8.vhd(40) " "Inferred latch for \"lee_d9\[4\]\" at lee_sram_16x8.vhd(40)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346406 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d9\[5\] lee_sram_16x8.vhd(40) " "Inferred latch for \"lee_d9\[5\]\" at lee_sram_16x8.vhd(40)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346406 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d9\[6\] lee_sram_16x8.vhd(40) " "Inferred latch for \"lee_d9\[6\]\" at lee_sram_16x8.vhd(40)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346407 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d9\[7\] lee_sram_16x8.vhd(40) " "Inferred latch for \"lee_d9\[7\]\" at lee_sram_16x8.vhd(40)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346407 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d8\[0\] lee_sram_16x8.vhd(39) " "Inferred latch for \"lee_d8\[0\]\" at lee_sram_16x8.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346407 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d8\[1\] lee_sram_16x8.vhd(39) " "Inferred latch for \"lee_d8\[1\]\" at lee_sram_16x8.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346407 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d8\[2\] lee_sram_16x8.vhd(39) " "Inferred latch for \"lee_d8\[2\]\" at lee_sram_16x8.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346407 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d8\[3\] lee_sram_16x8.vhd(39) " "Inferred latch for \"lee_d8\[3\]\" at lee_sram_16x8.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346408 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d8\[4\] lee_sram_16x8.vhd(39) " "Inferred latch for \"lee_d8\[4\]\" at lee_sram_16x8.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346408 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d8\[5\] lee_sram_16x8.vhd(39) " "Inferred latch for \"lee_d8\[5\]\" at lee_sram_16x8.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346408 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d8\[6\] lee_sram_16x8.vhd(39) " "Inferred latch for \"lee_d8\[6\]\" at lee_sram_16x8.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346408 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d8\[7\] lee_sram_16x8.vhd(39) " "Inferred latch for \"lee_d8\[7\]\" at lee_sram_16x8.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346408 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d7\[0\] lee_sram_16x8.vhd(38) " "Inferred latch for \"lee_d7\[0\]\" at lee_sram_16x8.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346408 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d7\[1\] lee_sram_16x8.vhd(38) " "Inferred latch for \"lee_d7\[1\]\" at lee_sram_16x8.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346409 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d7\[2\] lee_sram_16x8.vhd(38) " "Inferred latch for \"lee_d7\[2\]\" at lee_sram_16x8.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346409 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d7\[3\] lee_sram_16x8.vhd(38) " "Inferred latch for \"lee_d7\[3\]\" at lee_sram_16x8.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346409 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d7\[4\] lee_sram_16x8.vhd(38) " "Inferred latch for \"lee_d7\[4\]\" at lee_sram_16x8.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346409 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d7\[5\] lee_sram_16x8.vhd(38) " "Inferred latch for \"lee_d7\[5\]\" at lee_sram_16x8.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346410 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d7\[6\] lee_sram_16x8.vhd(38) " "Inferred latch for \"lee_d7\[6\]\" at lee_sram_16x8.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346410 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d7\[7\] lee_sram_16x8.vhd(38) " "Inferred latch for \"lee_d7\[7\]\" at lee_sram_16x8.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346410 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d6\[0\] lee_sram_16x8.vhd(37) " "Inferred latch for \"lee_d6\[0\]\" at lee_sram_16x8.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346411 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d6\[1\] lee_sram_16x8.vhd(37) " "Inferred latch for \"lee_d6\[1\]\" at lee_sram_16x8.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346411 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d6\[2\] lee_sram_16x8.vhd(37) " "Inferred latch for \"lee_d6\[2\]\" at lee_sram_16x8.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346411 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d6\[3\] lee_sram_16x8.vhd(37) " "Inferred latch for \"lee_d6\[3\]\" at lee_sram_16x8.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346411 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d6\[4\] lee_sram_16x8.vhd(37) " "Inferred latch for \"lee_d6\[4\]\" at lee_sram_16x8.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346411 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d6\[5\] lee_sram_16x8.vhd(37) " "Inferred latch for \"lee_d6\[5\]\" at lee_sram_16x8.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346412 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d6\[6\] lee_sram_16x8.vhd(37) " "Inferred latch for \"lee_d6\[6\]\" at lee_sram_16x8.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346412 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d6\[7\] lee_sram_16x8.vhd(37) " "Inferred latch for \"lee_d6\[7\]\" at lee_sram_16x8.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346412 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d5\[0\] lee_sram_16x8.vhd(36) " "Inferred latch for \"lee_d5\[0\]\" at lee_sram_16x8.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346412 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d5\[1\] lee_sram_16x8.vhd(36) " "Inferred latch for \"lee_d5\[1\]\" at lee_sram_16x8.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346413 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d5\[2\] lee_sram_16x8.vhd(36) " "Inferred latch for \"lee_d5\[2\]\" at lee_sram_16x8.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346413 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d5\[3\] lee_sram_16x8.vhd(36) " "Inferred latch for \"lee_d5\[3\]\" at lee_sram_16x8.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346413 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d5\[4\] lee_sram_16x8.vhd(36) " "Inferred latch for \"lee_d5\[4\]\" at lee_sram_16x8.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346413 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d5\[5\] lee_sram_16x8.vhd(36) " "Inferred latch for \"lee_d5\[5\]\" at lee_sram_16x8.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346413 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d5\[6\] lee_sram_16x8.vhd(36) " "Inferred latch for \"lee_d5\[6\]\" at lee_sram_16x8.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346414 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d5\[7\] lee_sram_16x8.vhd(36) " "Inferred latch for \"lee_d5\[7\]\" at lee_sram_16x8.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346414 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d4\[0\] lee_sram_16x8.vhd(35) " "Inferred latch for \"lee_d4\[0\]\" at lee_sram_16x8.vhd(35)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346414 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d4\[1\] lee_sram_16x8.vhd(35) " "Inferred latch for \"lee_d4\[1\]\" at lee_sram_16x8.vhd(35)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346414 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d4\[2\] lee_sram_16x8.vhd(35) " "Inferred latch for \"lee_d4\[2\]\" at lee_sram_16x8.vhd(35)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346414 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d4\[3\] lee_sram_16x8.vhd(35) " "Inferred latch for \"lee_d4\[3\]\" at lee_sram_16x8.vhd(35)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346415 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d4\[4\] lee_sram_16x8.vhd(35) " "Inferred latch for \"lee_d4\[4\]\" at lee_sram_16x8.vhd(35)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346415 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d4\[5\] lee_sram_16x8.vhd(35) " "Inferred latch for \"lee_d4\[5\]\" at lee_sram_16x8.vhd(35)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346415 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d4\[6\] lee_sram_16x8.vhd(35) " "Inferred latch for \"lee_d4\[6\]\" at lee_sram_16x8.vhd(35)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346415 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d4\[7\] lee_sram_16x8.vhd(35) " "Inferred latch for \"lee_d4\[7\]\" at lee_sram_16x8.vhd(35)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346415 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d3\[0\] lee_sram_16x8.vhd(34) " "Inferred latch for \"lee_d3\[0\]\" at lee_sram_16x8.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346415 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d3\[1\] lee_sram_16x8.vhd(34) " "Inferred latch for \"lee_d3\[1\]\" at lee_sram_16x8.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346417 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d3\[2\] lee_sram_16x8.vhd(34) " "Inferred latch for \"lee_d3\[2\]\" at lee_sram_16x8.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346417 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d3\[3\] lee_sram_16x8.vhd(34) " "Inferred latch for \"lee_d3\[3\]\" at lee_sram_16x8.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346417 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d3\[4\] lee_sram_16x8.vhd(34) " "Inferred latch for \"lee_d3\[4\]\" at lee_sram_16x8.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346417 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d3\[5\] lee_sram_16x8.vhd(34) " "Inferred latch for \"lee_d3\[5\]\" at lee_sram_16x8.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346417 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d3\[6\] lee_sram_16x8.vhd(34) " "Inferred latch for \"lee_d3\[6\]\" at lee_sram_16x8.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346418 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d3\[7\] lee_sram_16x8.vhd(34) " "Inferred latch for \"lee_d3\[7\]\" at lee_sram_16x8.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346418 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d2\[0\] lee_sram_16x8.vhd(33) " "Inferred latch for \"lee_d2\[0\]\" at lee_sram_16x8.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346418 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d2\[1\] lee_sram_16x8.vhd(33) " "Inferred latch for \"lee_d2\[1\]\" at lee_sram_16x8.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346418 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d2\[2\] lee_sram_16x8.vhd(33) " "Inferred latch for \"lee_d2\[2\]\" at lee_sram_16x8.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346418 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d2\[3\] lee_sram_16x8.vhd(33) " "Inferred latch for \"lee_d2\[3\]\" at lee_sram_16x8.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346419 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d2\[4\] lee_sram_16x8.vhd(33) " "Inferred latch for \"lee_d2\[4\]\" at lee_sram_16x8.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346419 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d2\[5\] lee_sram_16x8.vhd(33) " "Inferred latch for \"lee_d2\[5\]\" at lee_sram_16x8.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346419 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d2\[6\] lee_sram_16x8.vhd(33) " "Inferred latch for \"lee_d2\[6\]\" at lee_sram_16x8.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346419 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d2\[7\] lee_sram_16x8.vhd(33) " "Inferred latch for \"lee_d2\[7\]\" at lee_sram_16x8.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346419 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d1\[0\] lee_sram_16x8.vhd(32) " "Inferred latch for \"lee_d1\[0\]\" at lee_sram_16x8.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346419 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d1\[1\] lee_sram_16x8.vhd(32) " "Inferred latch for \"lee_d1\[1\]\" at lee_sram_16x8.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346420 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d1\[2\] lee_sram_16x8.vhd(32) " "Inferred latch for \"lee_d1\[2\]\" at lee_sram_16x8.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346420 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d1\[3\] lee_sram_16x8.vhd(32) " "Inferred latch for \"lee_d1\[3\]\" at lee_sram_16x8.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346420 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d1\[4\] lee_sram_16x8.vhd(32) " "Inferred latch for \"lee_d1\[4\]\" at lee_sram_16x8.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346420 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d1\[5\] lee_sram_16x8.vhd(32) " "Inferred latch for \"lee_d1\[5\]\" at lee_sram_16x8.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346420 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d1\[6\] lee_sram_16x8.vhd(32) " "Inferred latch for \"lee_d1\[6\]\" at lee_sram_16x8.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346421 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_d1\[7\] lee_sram_16x8.vhd(32) " "Inferred latch for \"lee_d1\[7\]\" at lee_sram_16x8.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924346422 "|memory_32x32|lee_sram_16x8:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lee_8bit_ms lee_sram_16x8:inst\|lee_8bit_ms:lee_memory_1 " "Elaborating entity \"lee_8bit_ms\" for hierarchy \"lee_sram_16x8:inst\|lee_8bit_ms:lee_memory_1\"" {  } { { "../Project 2 SRAM/lee_sram_16x8.vhd" "lee_memory_1" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_16x8.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582924346505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lee_master_slave_flipflop lee_sram_16x8:inst\|lee_8bit_ms:lee_memory_1\|lee_master_slave_flipflop:U1 " "Elaborating entity \"lee_master_slave_flipflop\" for hierarchy \"lee_sram_16x8:inst\|lee_8bit_ms:lee_memory_1\|lee_master_slave_flipflop:U1\"" {  } { { "../Project 2 SRAM/lee_8bit_ms.vhd" "U1" { Text "D:/342-343 projects/Project 2 SRAM/lee_8bit_ms.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582924346546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lee_dflipflop lee_sram_16x8:inst\|lee_8bit_ms:lee_memory_1\|lee_master_slave_flipflop:U1\|lee_dflipflop:master " "Elaborating entity \"lee_dflipflop\" for hierarchy \"lee_sram_16x8:inst\|lee_8bit_ms:lee_memory_1\|lee_master_slave_flipflop:U1\|lee_dflipflop:master\"" {  } { { "../Project 2 SRAM/lee_master_slave_flipflop.vhd" "master" { Text "D:/342-343 projects/Project 2 SRAM/lee_master_slave_flipflop.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582924346584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lee_sram_32x32_in lee_sram_32x32_in:inst4 " "Elaborating entity \"lee_sram_32x32_in\" for hierarchy \"lee_sram_32x32_in:inst4\"" {  } { { "../Project 2 SRAM/memory_32x32.bdf" "inst4" { Schematic "D:/342-343 projects/Project 2 SRAM/memory_32x32.bdf" { { -408 72 368 -168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582924347425 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q8\[0\] lee_sram_32x32_in.vhd(39) " "Inferred latch for \"lee_q8\[0\]\" at lee_sram_32x32_in.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347425 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q8\[1\] lee_sram_32x32_in.vhd(39) " "Inferred latch for \"lee_q8\[1\]\" at lee_sram_32x32_in.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347425 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q8\[2\] lee_sram_32x32_in.vhd(39) " "Inferred latch for \"lee_q8\[2\]\" at lee_sram_32x32_in.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347437 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q8\[3\] lee_sram_32x32_in.vhd(39) " "Inferred latch for \"lee_q8\[3\]\" at lee_sram_32x32_in.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347437 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q8\[4\] lee_sram_32x32_in.vhd(39) " "Inferred latch for \"lee_q8\[4\]\" at lee_sram_32x32_in.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347437 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q8\[5\] lee_sram_32x32_in.vhd(39) " "Inferred latch for \"lee_q8\[5\]\" at lee_sram_32x32_in.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347437 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q8\[6\] lee_sram_32x32_in.vhd(39) " "Inferred latch for \"lee_q8\[6\]\" at lee_sram_32x32_in.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347437 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q8\[7\] lee_sram_32x32_in.vhd(39) " "Inferred latch for \"lee_q8\[7\]\" at lee_sram_32x32_in.vhd(39)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347437 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q7\[0\] lee_sram_32x32_in.vhd(38) " "Inferred latch for \"lee_q7\[0\]\" at lee_sram_32x32_in.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347438 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q7\[1\] lee_sram_32x32_in.vhd(38) " "Inferred latch for \"lee_q7\[1\]\" at lee_sram_32x32_in.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347438 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q7\[2\] lee_sram_32x32_in.vhd(38) " "Inferred latch for \"lee_q7\[2\]\" at lee_sram_32x32_in.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347442 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q7\[3\] lee_sram_32x32_in.vhd(38) " "Inferred latch for \"lee_q7\[3\]\" at lee_sram_32x32_in.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347442 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q7\[4\] lee_sram_32x32_in.vhd(38) " "Inferred latch for \"lee_q7\[4\]\" at lee_sram_32x32_in.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347442 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q7\[5\] lee_sram_32x32_in.vhd(38) " "Inferred latch for \"lee_q7\[5\]\" at lee_sram_32x32_in.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347442 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q7\[6\] lee_sram_32x32_in.vhd(38) " "Inferred latch for \"lee_q7\[6\]\" at lee_sram_32x32_in.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347442 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q7\[7\] lee_sram_32x32_in.vhd(38) " "Inferred latch for \"lee_q7\[7\]\" at lee_sram_32x32_in.vhd(38)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347442 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q6\[0\] lee_sram_32x32_in.vhd(37) " "Inferred latch for \"lee_q6\[0\]\" at lee_sram_32x32_in.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347442 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q6\[1\] lee_sram_32x32_in.vhd(37) " "Inferred latch for \"lee_q6\[1\]\" at lee_sram_32x32_in.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347443 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q6\[2\] lee_sram_32x32_in.vhd(37) " "Inferred latch for \"lee_q6\[2\]\" at lee_sram_32x32_in.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347443 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q6\[3\] lee_sram_32x32_in.vhd(37) " "Inferred latch for \"lee_q6\[3\]\" at lee_sram_32x32_in.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347443 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q6\[4\] lee_sram_32x32_in.vhd(37) " "Inferred latch for \"lee_q6\[4\]\" at lee_sram_32x32_in.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347444 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q6\[5\] lee_sram_32x32_in.vhd(37) " "Inferred latch for \"lee_q6\[5\]\" at lee_sram_32x32_in.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347444 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q6\[6\] lee_sram_32x32_in.vhd(37) " "Inferred latch for \"lee_q6\[6\]\" at lee_sram_32x32_in.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347444 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q6\[7\] lee_sram_32x32_in.vhd(37) " "Inferred latch for \"lee_q6\[7\]\" at lee_sram_32x32_in.vhd(37)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347444 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q5\[0\] lee_sram_32x32_in.vhd(36) " "Inferred latch for \"lee_q5\[0\]\" at lee_sram_32x32_in.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347444 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q5\[1\] lee_sram_32x32_in.vhd(36) " "Inferred latch for \"lee_q5\[1\]\" at lee_sram_32x32_in.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347445 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q5\[2\] lee_sram_32x32_in.vhd(36) " "Inferred latch for \"lee_q5\[2\]\" at lee_sram_32x32_in.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347445 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q5\[3\] lee_sram_32x32_in.vhd(36) " "Inferred latch for \"lee_q5\[3\]\" at lee_sram_32x32_in.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347445 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q5\[4\] lee_sram_32x32_in.vhd(36) " "Inferred latch for \"lee_q5\[4\]\" at lee_sram_32x32_in.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347445 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q5\[5\] lee_sram_32x32_in.vhd(36) " "Inferred latch for \"lee_q5\[5\]\" at lee_sram_32x32_in.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q5\[6\] lee_sram_32x32_in.vhd(36) " "Inferred latch for \"lee_q5\[6\]\" at lee_sram_32x32_in.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q5\[7\] lee_sram_32x32_in.vhd(36) " "Inferred latch for \"lee_q5\[7\]\" at lee_sram_32x32_in.vhd(36)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q4\[0\] lee_sram_32x32_in.vhd(34) " "Inferred latch for \"lee_q4\[0\]\" at lee_sram_32x32_in.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q4\[1\] lee_sram_32x32_in.vhd(34) " "Inferred latch for \"lee_q4\[1\]\" at lee_sram_32x32_in.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q4\[2\] lee_sram_32x32_in.vhd(34) " "Inferred latch for \"lee_q4\[2\]\" at lee_sram_32x32_in.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q4\[3\] lee_sram_32x32_in.vhd(34) " "Inferred latch for \"lee_q4\[3\]\" at lee_sram_32x32_in.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q4\[4\] lee_sram_32x32_in.vhd(34) " "Inferred latch for \"lee_q4\[4\]\" at lee_sram_32x32_in.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q4\[5\] lee_sram_32x32_in.vhd(34) " "Inferred latch for \"lee_q4\[5\]\" at lee_sram_32x32_in.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q4\[6\] lee_sram_32x32_in.vhd(34) " "Inferred latch for \"lee_q4\[6\]\" at lee_sram_32x32_in.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347446 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q4\[7\] lee_sram_32x32_in.vhd(34) " "Inferred latch for \"lee_q4\[7\]\" at lee_sram_32x32_in.vhd(34)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347447 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q3\[0\] lee_sram_32x32_in.vhd(33) " "Inferred latch for \"lee_q3\[0\]\" at lee_sram_32x32_in.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347447 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q3\[1\] lee_sram_32x32_in.vhd(33) " "Inferred latch for \"lee_q3\[1\]\" at lee_sram_32x32_in.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347447 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q3\[2\] lee_sram_32x32_in.vhd(33) " "Inferred latch for \"lee_q3\[2\]\" at lee_sram_32x32_in.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347447 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q3\[3\] lee_sram_32x32_in.vhd(33) " "Inferred latch for \"lee_q3\[3\]\" at lee_sram_32x32_in.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347448 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q3\[4\] lee_sram_32x32_in.vhd(33) " "Inferred latch for \"lee_q3\[4\]\" at lee_sram_32x32_in.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347448 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q3\[5\] lee_sram_32x32_in.vhd(33) " "Inferred latch for \"lee_q3\[5\]\" at lee_sram_32x32_in.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347448 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q3\[6\] lee_sram_32x32_in.vhd(33) " "Inferred latch for \"lee_q3\[6\]\" at lee_sram_32x32_in.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347448 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q3\[7\] lee_sram_32x32_in.vhd(33) " "Inferred latch for \"lee_q3\[7\]\" at lee_sram_32x32_in.vhd(33)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347448 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q2\[0\] lee_sram_32x32_in.vhd(32) " "Inferred latch for \"lee_q2\[0\]\" at lee_sram_32x32_in.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347449 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q2\[1\] lee_sram_32x32_in.vhd(32) " "Inferred latch for \"lee_q2\[1\]\" at lee_sram_32x32_in.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347449 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q2\[2\] lee_sram_32x32_in.vhd(32) " "Inferred latch for \"lee_q2\[2\]\" at lee_sram_32x32_in.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347449 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q2\[3\] lee_sram_32x32_in.vhd(32) " "Inferred latch for \"lee_q2\[3\]\" at lee_sram_32x32_in.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347450 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q2\[4\] lee_sram_32x32_in.vhd(32) " "Inferred latch for \"lee_q2\[4\]\" at lee_sram_32x32_in.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347450 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q2\[5\] lee_sram_32x32_in.vhd(32) " "Inferred latch for \"lee_q2\[5\]\" at lee_sram_32x32_in.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347450 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q2\[6\] lee_sram_32x32_in.vhd(32) " "Inferred latch for \"lee_q2\[6\]\" at lee_sram_32x32_in.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347450 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q2\[7\] lee_sram_32x32_in.vhd(32) " "Inferred latch for \"lee_q2\[7\]\" at lee_sram_32x32_in.vhd(32)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347450 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q1\[0\] lee_sram_32x32_in.vhd(31) " "Inferred latch for \"lee_q1\[0\]\" at lee_sram_32x32_in.vhd(31)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347450 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q1\[1\] lee_sram_32x32_in.vhd(31) " "Inferred latch for \"lee_q1\[1\]\" at lee_sram_32x32_in.vhd(31)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347451 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q1\[2\] lee_sram_32x32_in.vhd(31) " "Inferred latch for \"lee_q1\[2\]\" at lee_sram_32x32_in.vhd(31)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347451 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q1\[3\] lee_sram_32x32_in.vhd(31) " "Inferred latch for \"lee_q1\[3\]\" at lee_sram_32x32_in.vhd(31)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347451 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q1\[4\] lee_sram_32x32_in.vhd(31) " "Inferred latch for \"lee_q1\[4\]\" at lee_sram_32x32_in.vhd(31)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347451 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q1\[5\] lee_sram_32x32_in.vhd(31) " "Inferred latch for \"lee_q1\[5\]\" at lee_sram_32x32_in.vhd(31)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347452 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q1\[6\] lee_sram_32x32_in.vhd(31) " "Inferred latch for \"lee_q1\[6\]\" at lee_sram_32x32_in.vhd(31)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347452 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lee_q1\[7\] lee_sram_32x32_in.vhd(31) " "Inferred latch for \"lee_q1\[7\]\" at lee_sram_32x32_in.vhd(31)" {  } { { "../Project 2 SRAM/lee_sram_32x32_in.vhd" "" { Text "D:/342-343 projects/Project 2 SRAM/lee_sram_32x32_in.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582924347452 "|memory_32x32|lee_sram_32x32_in:inst4"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582924362302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582924362302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4020 " "Implemented 4020 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582924363273 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582924363273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3939 " "Implemented 3939 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1582924363273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582924363273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582924363522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 16:12:43 2020 " "Processing ended: Fri Feb 28 16:12:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582924363522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582924363522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582924363522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582924363522 ""}
