// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        height,
        width,
        bck_motion_en,
        patternId,
        ZplateHorContStart,
        ZplateHorContDelta,
        ZplateVerContStart,
        ZplateVerContDelta,
        dpDynamicRange,
        dpYUVCoef,
        motionSpeed,
        colorFormat,
        outImg_din,
        outImg_full_n,
        outImg_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state16 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] height;
input  [15:0] width;
input  [15:0] bck_motion_en;
input  [7:0] patternId;
input  [15:0] ZplateHorContStart;
input  [15:0] ZplateHorContDelta;
input  [15:0] ZplateVerContStart;
input  [15:0] ZplateVerContDelta;
input  [7:0] dpDynamicRange;
input  [7:0] dpYUVCoef;
input  [7:0] motionSpeed;
input  [7:0] colorFormat;
output  [23:0] outImg_din;
input   outImg_full_n;
output   outImg_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg outImg_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [7:0] rampStart;
reg   [15:0] rampVal_1;
reg   [7:0] rampVal;
reg   [31:0] s;
reg   [7:0] hBarSel_2;
reg   [31:0] count;
reg   [15:0] zonePlateVAddr;
reg   [2:0] vBarSel;
reg   [2:0] hBarSel;
reg   [15:0] hdata;
reg   [7:0] vBarSel_2;
reg   [2:0] hBarSel_3;
reg   [15:0] rampVal_2;
reg   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
reg   [0:0] guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel;
reg   [10:0] xBar_V;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [15:0] zonePlateVDelta;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
reg   [9:0] yCount_V;
reg   [9:0] xCount_V;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
wire   [10:0] tpgSinTableArray_9bit_address0;
reg    tpgSinTableArray_9bit_ce0;
wire   [8:0] tpgSinTableArray_9bit_q0;
wire   [10:0] tpgSinTableArray_9bit_address1;
reg    tpgSinTableArray_9bit_ce1;
wire   [8:0] tpgSinTableArray_9bit_q1;
wire   [10:0] tpgSinTableArray_9bit_address2;
reg    tpgSinTableArray_9bit_ce2;
wire   [8:0] tpgSinTableArray_9bit_q2;
reg   [9:0] yCount_V_3;
reg   [9:0] xCount_V_3;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
reg    outImg_blk_n;
reg    ap_enable_reg_pp0_iter12;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln527_reg_4416;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter11_reg;
reg   [15:0] x_reg_866;
reg   [15:0] x_reg_866_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
reg    ap_block_state15_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] x_reg_866_pp0_iter2_reg;
reg   [15:0] x_reg_866_pp0_iter3_reg;
reg   [15:0] x_reg_866_pp0_iter4_reg;
reg   [15:0] x_reg_866_pp0_iter5_reg;
reg   [15:0] x_reg_866_pp0_iter6_reg;
reg   [15:0] x_reg_866_pp0_iter7_reg;
reg   [15:0] phi_mul_reg_878;
wire   [7:0] patternId_read_read_fu_492_p2;
wire   [0:0] cmp2_i209_fu_1287_p2;
wire   [7:0] outpix_val_V_2_fu_1293_p3;
wire   [0:0] cmp6_i_fu_1301_p2;
wire   [9:0] barWidthMinSamples_fu_1323_p2;
wire   [0:0] icmp_fu_1345_p2;
wire   [0:0] icmp194_fu_1361_p2;
wire   [10:0] barWidth_fu_1373_p4;
wire   [11:0] barWidth_cast_fu_1383_p1;
wire   [0:0] cmp56_i_fu_1387_p2;
wire   [10:0] sub_i_i_i_fu_1407_p2;
reg   [7:0] rampStart_1_reg_4298;
wire   [15:0] zext_ln1098_fu_1417_p1;
reg   [15:0] zext_ln1098_reg_4305;
wire   [7:0] outpix_val_V_1_16_fu_1485_p3;
reg   [7:0] outpix_val_V_1_16_reg_4310;
wire   [15:0] shl_ln_fu_1493_p3;
reg   [15:0] shl_ln_reg_4316;
wire   [1:0] select_ln1198_5_fu_1501_p3;
wire   [15:0] y_1_fu_1599_p2;
reg   [15:0] y_1_reg_4331;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln525_fu_1609_p2;
wire   [0:0] cmp11_i303_fu_1614_p2;
reg   [0:0] cmp11_i303_reg_4340;
wire   [7:0] add_ln1517_fu_1630_p2;
reg   [7:0] add_ln1517_reg_4345;
wire   [0:0] icmp_ln1607_fu_1635_p2;
reg   [0:0] icmp_ln1607_reg_4350;
wire   [0:0] icmp_ln1607_1_fu_1641_p2;
reg   [0:0] icmp_ln1607_1_reg_4356;
wire   [0:0] or_ln1607_fu_1647_p2;
reg   [0:0] or_ln1607_reg_4362;
wire   [0:0] icmp_ln1607_2_fu_1653_p2;
reg   [0:0] icmp_ln1607_2_reg_4367;
wire   [15:0] x_1_fu_1730_p2;
reg   [15:0] x_1_reg_4390;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] outpix_val_V_0_15_fu_1736_p1;
reg   [0:0] outpix_val_V_0_15_reg_4395;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter1_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter2_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter3_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter4_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter5_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter6_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter7_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter8_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter9_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter10_reg;
reg   [0:0] outpix_val_V_0_15_reg_4395_pp0_iter11_reg;
wire   [0:0] icmp_ln527_fu_1756_p2;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter1_reg;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter2_reg;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter3_reg;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter4_reg;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter5_reg;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter6_reg;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter7_reg;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter8_reg;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter9_reg;
reg   [0:0] icmp_ln527_reg_4416_pp0_iter10_reg;
wire   [0:0] icmp_ln1089_fu_1761_p2;
reg   [0:0] icmp_ln1089_reg_4420;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter1_reg;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter2_reg;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter3_reg;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter4_reg;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter5_reg;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter6_reg;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter7_reg;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter8_reg;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter9_reg;
reg   [0:0] icmp_ln1089_reg_4420_pp0_iter10_reg;
wire   [0:0] icmp_ln1599_fu_1767_p2;
reg   [0:0] icmp_ln1599_reg_4428;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter1_reg;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter2_reg;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter3_reg;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter4_reg;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter5_reg;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter6_reg;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter7_reg;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter8_reg;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter9_reg;
reg   [0:0] icmp_ln1599_reg_4428_pp0_iter10_reg;
wire   [0:0] icmp_ln1545_fu_1779_p2;
reg   [0:0] icmp_ln1545_reg_4433;
reg   [0:0] icmp_ln1545_reg_4433_pp0_iter1_reg;
reg   [0:0] icmp_ln1545_reg_4433_pp0_iter2_reg;
reg   [0:0] icmp_ln1545_reg_4433_pp0_iter3_reg;
reg   [0:0] icmp_ln1545_reg_4433_pp0_iter4_reg;
reg   [0:0] icmp_ln1545_reg_4433_pp0_iter5_reg;
reg   [0:0] icmp_ln1545_reg_4433_pp0_iter6_reg;
reg   [0:0] icmp_ln1545_reg_4433_pp0_iter7_reg;
wire   [0:0] icmp_ln1386_fu_1830_p2;
reg   [0:0] icmp_ln1386_reg_4452;
reg   [0:0] icmp_ln1386_reg_4452_pp0_iter1_reg;
reg   [0:0] icmp_ln1386_reg_4452_pp0_iter2_reg;
reg   [0:0] icmp_ln1386_reg_4452_pp0_iter3_reg;
reg   [0:0] icmp_ln1386_reg_4452_pp0_iter4_reg;
reg   [0:0] icmp_ln1386_reg_4452_pp0_iter5_reg;
reg   [0:0] icmp_ln1386_reg_4452_pp0_iter6_reg;
reg   [0:0] icmp_ln1386_reg_4452_pp0_iter7_reg;
wire   [0:0] icmp_ln1342_fu_1854_p2;
reg   [0:0] icmp_ln1342_reg_4456;
reg   [0:0] icmp_ln1342_reg_4456_pp0_iter1_reg;
reg   [0:0] icmp_ln1342_reg_4456_pp0_iter2_reg;
reg   [0:0] icmp_ln1342_reg_4456_pp0_iter3_reg;
reg   [0:0] icmp_ln1342_reg_4456_pp0_iter4_reg;
wire   [0:0] and_ln1348_fu_1860_p2;
reg   [0:0] and_ln1348_reg_4460;
reg   [0:0] and_ln1348_reg_4460_pp0_iter1_reg;
reg   [0:0] and_ln1348_reg_4460_pp0_iter2_reg;
reg   [0:0] and_ln1348_reg_4460_pp0_iter3_reg;
reg   [0:0] and_ln1348_reg_4460_pp0_iter4_reg;
wire   [0:0] icmp_ln1110_fu_1897_p2;
reg   [0:0] icmp_ln1110_reg_4469;
reg   [0:0] icmp_ln1110_reg_4469_pp0_iter1_reg;
reg   [0:0] icmp_ln1110_reg_4469_pp0_iter2_reg;
reg   [0:0] icmp_ln1110_reg_4469_pp0_iter3_reg;
reg   [0:0] icmp_ln1110_reg_4469_pp0_iter4_reg;
reg   [0:0] icmp_ln1110_reg_4469_pp0_iter5_reg;
reg   [0:0] icmp_ln1110_reg_4469_pp0_iter6_reg;
reg   [0:0] icmp_ln1110_reg_4469_pp0_iter7_reg;
reg   [0:0] icmp_ln1110_reg_4469_pp0_iter8_reg;
reg   [0:0] icmp_ln1110_reg_4469_pp0_iter9_reg;
wire   [0:0] and_ln1550_fu_1916_p2;
reg   [0:0] and_ln1550_reg_4473;
reg   [0:0] and_ln1550_reg_4473_pp0_iter2_reg;
reg   [0:0] and_ln1550_reg_4473_pp0_iter3_reg;
reg   [0:0] and_ln1550_reg_4473_pp0_iter4_reg;
reg   [0:0] and_ln1550_reg_4473_pp0_iter5_reg;
reg   [0:0] and_ln1550_reg_4473_pp0_iter6_reg;
reg   [0:0] and_ln1550_reg_4473_pp0_iter7_reg;
wire   [0:0] icmp_ln878_5_fu_1943_p2;
reg   [0:0] icmp_ln878_5_reg_4477;
reg   [0:0] icmp_ln878_5_reg_4477_pp0_iter2_reg;
reg   [0:0] icmp_ln878_5_reg_4477_pp0_iter3_reg;
reg   [0:0] icmp_ln878_5_reg_4477_pp0_iter4_reg;
reg   [0:0] icmp_ln878_5_reg_4477_pp0_iter5_reg;
reg   [0:0] icmp_ln878_5_reg_4477_pp0_iter6_reg;
reg   [0:0] icmp_ln878_5_reg_4477_pp0_iter7_reg;
wire   [7:0] r_fu_1995_p3;
reg   [7:0] r_reg_4481;
reg   [7:0] r_reg_4481_pp0_iter2_reg;
reg   [7:0] r_reg_4481_pp0_iter3_reg;
reg   [7:0] r_reg_4481_pp0_iter4_reg;
wire   [7:0] g_fu_2027_p3;
reg   [7:0] g_reg_4487;
reg   [7:0] g_reg_4487_pp0_iter2_reg;
reg   [7:0] g_reg_4487_pp0_iter3_reg;
reg   [7:0] g_reg_4487_pp0_iter4_reg;
wire   [7:0] b_fu_2059_p3;
reg   [7:0] b_reg_4492;
reg   [7:0] b_reg_4492_pp0_iter2_reg;
reg   [7:0] b_reg_4492_pp0_iter3_reg;
reg   [7:0] b_reg_4492_pp0_iter4_reg;
reg   [7:0] b_reg_4492_pp0_iter5_reg;
reg   [7:0] b_reg_4492_pp0_iter6_reg;
reg   [7:0] b_reg_4492_pp0_iter7_reg;
reg   [7:0] b_reg_4492_pp0_iter8_reg;
reg   [7:0] b_reg_4492_pp0_iter9_reg;
reg   [7:0] b_reg_4492_pp0_iter10_reg;
reg   [7:0] b_reg_4492_pp0_iter11_reg;
wire   [14:0] zext_ln1301_fu_2067_p1;
reg   [14:0] zext_ln1301_reg_4500;
wire   [15:0] zext_ln1301_1_fu_2071_p1;
reg   [15:0] zext_ln1301_1_reg_4506;
wire   [0:0] and_ln1391_fu_2088_p2;
reg   [0:0] and_ln1391_reg_4513;
reg   [0:0] and_ln1391_reg_4513_pp0_iter2_reg;
reg   [0:0] and_ln1391_reg_4513_pp0_iter3_reg;
reg   [0:0] and_ln1391_reg_4513_pp0_iter4_reg;
reg   [0:0] and_ln1391_reg_4513_pp0_iter5_reg;
reg   [0:0] and_ln1391_reg_4513_pp0_iter6_reg;
reg   [0:0] and_ln1391_reg_4513_pp0_iter7_reg;
wire   [0:0] icmp_ln878_4_fu_2115_p2;
reg   [0:0] icmp_ln878_4_reg_4517;
reg   [0:0] icmp_ln878_4_reg_4517_pp0_iter2_reg;
reg   [0:0] icmp_ln878_4_reg_4517_pp0_iter3_reg;
reg   [0:0] icmp_ln878_4_reg_4517_pp0_iter4_reg;
reg   [0:0] icmp_ln878_4_reg_4517_pp0_iter5_reg;
reg   [0:0] icmp_ln878_4_reg_4517_pp0_iter6_reg;
reg   [0:0] icmp_ln878_4_reg_4517_pp0_iter7_reg;
wire   [0:0] icmp_ln1225_fu_2143_p2;
reg   [0:0] icmp_ln1225_reg_4521;
reg   [0:0] icmp_ln1225_reg_4521_pp0_iter2_reg;
reg   [0:0] icmp_ln1225_reg_4521_pp0_iter3_reg;
reg   [0:0] icmp_ln1225_reg_4521_pp0_iter4_reg;
reg   [0:0] icmp_ln1225_reg_4521_pp0_iter5_reg;
reg   [0:0] icmp_ln1225_reg_4521_pp0_iter6_reg;
reg   [0:0] icmp_ln1225_reg_4521_pp0_iter7_reg;
reg   [0:0] icmp_ln1225_reg_4521_pp0_iter8_reg;
wire   [0:0] icmp_ln878_3_fu_2163_p2;
reg   [0:0] icmp_ln878_3_reg_4528;
reg   [0:0] icmp_ln878_3_reg_4528_pp0_iter2_reg;
reg   [0:0] icmp_ln878_3_reg_4528_pp0_iter3_reg;
reg   [0:0] icmp_ln878_3_reg_4528_pp0_iter4_reg;
reg   [0:0] icmp_ln878_3_reg_4528_pp0_iter5_reg;
reg   [0:0] icmp_ln878_3_reg_4528_pp0_iter6_reg;
reg   [0:0] icmp_ln878_3_reg_4528_pp0_iter7_reg;
reg   [0:0] icmp_ln878_3_reg_4528_pp0_iter8_reg;
reg   [0:0] icmp_ln878_3_reg_4528_pp0_iter9_reg;
wire   [0:0] icmp_ln1256_fu_2191_p2;
reg   [0:0] icmp_ln1256_reg_4532;
reg   [0:0] icmp_ln1256_reg_4532_pp0_iter2_reg;
reg   [0:0] icmp_ln1256_reg_4532_pp0_iter3_reg;
reg   [0:0] icmp_ln1256_reg_4532_pp0_iter4_reg;
reg   [0:0] icmp_ln1256_reg_4532_pp0_iter5_reg;
reg   [0:0] icmp_ln1256_reg_4532_pp0_iter6_reg;
reg   [0:0] icmp_ln1256_reg_4532_pp0_iter7_reg;
reg   [0:0] icmp_ln1256_reg_4532_pp0_iter8_reg;
reg   [0:0] icmp_ln1256_reg_4532_pp0_iter9_reg;
reg   [0:0] icmp_ln1256_reg_4532_pp0_iter10_reg;
wire   [0:0] icmp_ln1258_fu_2203_p2;
reg   [0:0] icmp_ln1258_reg_4536;
reg   [0:0] icmp_ln1258_reg_4536_pp0_iter2_reg;
reg   [0:0] icmp_ln1258_reg_4536_pp0_iter3_reg;
reg   [0:0] icmp_ln1258_reg_4536_pp0_iter4_reg;
reg   [0:0] icmp_ln1258_reg_4536_pp0_iter5_reg;
reg   [0:0] icmp_ln1258_reg_4536_pp0_iter6_reg;
reg   [0:0] icmp_ln1258_reg_4536_pp0_iter7_reg;
reg   [0:0] icmp_ln1258_reg_4536_pp0_iter8_reg;
reg   [0:0] icmp_ln1258_reg_4536_pp0_iter9_reg;
reg   [0:0] icmp_ln1258_reg_4536_pp0_iter10_reg;
wire  signed [15:0] grp_fu_3869_p3;
reg    ap_enable_reg_pp0_iter4;
wire  signed [15:0] grp_fu_3877_p3;
reg  signed [15:0] add_ln1303_reg_4555;
reg  signed [15:0] add_ln1303_reg_4555_pp0_iter5_reg;
reg  signed [15:0] add_ln1303_reg_4555_pp0_iter6_reg;
reg  signed [15:0] add_ln1303_reg_4555_pp0_iter7_reg;
reg  signed [15:0] add_ln1303_reg_4555_pp0_iter8_reg;
reg  signed [15:0] add_ln1303_reg_4555_pp0_iter9_reg;
reg  signed [15:0] add_ln1303_reg_4555_pp0_iter10_reg;
reg  signed [15:0] add_ln1303_reg_4555_pp0_iter11_reg;
wire   [7:0] outpix_val_V_0_14_fu_2358_p3;
reg   [7:0] outpix_val_V_0_14_reg_4566;
reg   [7:0] outpix_val_V_0_14_reg_4566_pp0_iter6_reg;
reg   [7:0] outpix_val_V_0_14_reg_4566_pp0_iter7_reg;
reg   [7:0] outpix_val_V_0_14_reg_4566_pp0_iter8_reg;
reg   [7:0] outpix_val_V_0_14_reg_4566_pp0_iter9_reg;
wire   [7:0] g_2_fu_2364_p3;
reg   [7:0] g_2_reg_4571;
reg   [7:0] g_2_reg_4571_pp0_iter6_reg;
reg   [7:0] g_2_reg_4571_pp0_iter7_reg;
reg   [7:0] g_2_reg_4571_pp0_iter8_reg;
reg   [7:0] g_2_reg_4571_pp0_iter9_reg;
reg   [7:0] g_2_reg_4571_pp0_iter10_reg;
reg   [7:0] g_2_reg_4571_pp0_iter11_reg;
reg   [15:0] zonePlateVAddr_loc_0_load_1_reg_4577;
wire   [15:0] add_ln537_fu_2408_p2;
reg    ap_enable_reg_pp0_iter6;
wire   [4:0] shl_i5_fu_2440_p3;
wire   [7:0] add_ln1557_fu_2448_p2;
wire   [4:0] shl_i4_fu_2470_p3;
wire   [10:0] shl_i2_fu_2484_p3;
wire   [7:0] zext_ln1398_fu_2502_p1;
wire   [10:0] zext_ln1405_fu_2520_p1;
reg   [7:0] grp_load_fu_1184_p1;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] grp_load_fu_1181_p1;
wire   [0:0] guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2733_p1;
wire   [7:0] trunc_ln1229_fu_2737_p1;
wire   [7:0] empty_59_fu_2747_p1;
wire   [0:0] icmp_ln1262_fu_2772_p2;
reg   [0:0] icmp_ln1262_reg_4690;
reg   [0:0] icmp_ln1262_reg_4690_pp0_iter10_reg;
wire   [0:0] icmp_ln1264_fu_2788_p2;
reg   [0:0] icmp_ln1264_reg_4694;
reg   [0:0] icmp_ln1264_reg_4694_pp0_iter10_reg;
reg   [7:0] outpix_val_V_1_3_reg_4698;
reg   [7:0] outpix_val_V_2_5_reg_4703;
reg   [7:0] outpix_val_V_1_reg_4738;
reg   [7:0] outpix_val_V_2_2_reg_4743;
reg   [7:0] outpix_val_V_0_3_load_reg_4833;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter10;
reg    ap_condition_pp0_exit_iter9_state12;
reg    ap_enable_reg_pp0_iter11;
wire    grp_tpgPatternDPColorSquare_fu_1115_ap_start;
wire    grp_tpgPatternDPColorSquare_fu_1115_ap_done;
wire    grp_tpgPatternDPColorSquare_fu_1115_ap_idle;
wire    grp_tpgPatternDPColorSquare_fu_1115_ap_ready;
reg    grp_tpgPatternDPColorSquare_fu_1115_ap_ce;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1115_ap_return_0;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1115_ap_return_1;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1115_ap_return_2;
reg    ap_predicate_op418_call_state11;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call0;
reg    ap_block_state15_pp0_stage0_iter12_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp418;
wire    grp_tpgPatternCrossHatch_fu_1160_ap_start;
wire    grp_tpgPatternCrossHatch_fu_1160_ap_done;
wire    grp_tpgPatternCrossHatch_fu_1160_ap_idle;
wire    grp_tpgPatternCrossHatch_fu_1160_ap_ready;
reg    grp_tpgPatternCrossHatch_fu_1160_ap_ce;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1160_ap_return_0;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1160_ap_return_1;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1160_ap_return_2;
reg    ap_predicate_op441_call_state11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp441;
wire   [15:0] grp_reg_unsigned_short_s_fu_1880_ap_return;
reg    grp_reg_unsigned_short_s_fu_1880_ap_ce;
reg    ap_predicate_op211_call_state3;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call3;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call3;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call3;
reg    ap_block_state15_pp0_stage0_iter12_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp211;
wire   [31:0] grp_reg_int_s_fu_2233_d;
wire   [31:0] grp_reg_int_s_fu_2233_ap_return;
reg    grp_reg_int_s_fu_2233_ap_ce;
reg    ap_predicate_op333_call_state6;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call6;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call6;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call6;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call6;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call6;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call6;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call6;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call6;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call6;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call6;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call6;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call6;
reg    ap_block_state15_pp0_stage0_iter12_ignore_call6;
reg    ap_block_pp0_stage0_11001_ignoreCallOp333;
wire   [31:0] grp_reg_int_s_fu_2800_d;
wire   [31:0] grp_reg_int_s_fu_2800_ap_return;
reg    grp_reg_int_s_fu_2800_ap_ce;
reg    ap_predicate_op534_call_state12;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call1;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call1;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call1;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call1;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call1;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call1;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call1;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call1;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call1;
wire    ap_block_state12_pp0_stage0_iter9_ignore_call1;
wire    ap_block_state13_pp0_stage0_iter10_ignore_call1;
wire    ap_block_state14_pp0_stage0_iter11_ignore_call1;
reg    ap_block_state15_pp0_stage0_iter12_ignore_call1;
reg    ap_block_pp0_stage0_11001_ignoreCallOp534;
reg   [15:0] y_reg_854;
reg    ap_block_state1;
wire    ap_CS_fsm_state16;
reg   [15:0] ap_phi_mux_x_phi_fu_870_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_889;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_889;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_889;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_2_loc_2_reg_889;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_2_loc_2_reg_889;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_2_loc_2_reg_889;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_2_loc_2_reg_889;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_2_loc_2_reg_889;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_889;
reg   [7:0] ap_phi_mux_vBarSel_2_loc_4_phi_fu_903_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_2_loc_4_reg_900;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_2_loc_4_reg_900;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_2_loc_4_reg_900;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_2_loc_4_reg_900;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_2_loc_4_reg_900;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_2_loc_4_reg_900;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_2_loc_4_reg_900;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_2_loc_4_reg_900;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_900;
reg   [4:0] ap_phi_mux_shl_i385477_phi_fu_913_p4;
wire   [4:0] ap_phi_reg_pp0_iter0_shl_i385477_reg_910;
reg   [4:0] ap_phi_reg_pp0_iter1_shl_i385477_reg_910;
reg   [4:0] ap_phi_reg_pp0_iter2_shl_i385477_reg_910;
reg   [4:0] ap_phi_reg_pp0_iter3_shl_i385477_reg_910;
reg   [4:0] ap_phi_reg_pp0_iter4_shl_i385477_reg_910;
reg   [4:0] ap_phi_reg_pp0_iter5_shl_i385477_reg_910;
reg   [4:0] ap_phi_reg_pp0_iter6_shl_i385477_reg_910;
reg   [4:0] ap_phi_reg_pp0_iter7_shl_i385477_reg_910;
reg   [4:0] ap_phi_reg_pp0_iter8_shl_i385477_reg_910;
wire   [4:0] shl_i3_fu_2548_p3;
reg   [7:0] ap_phi_mux_vBarSel_2_loc_3_phi_fu_923_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_2_loc_3_reg_920;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_2_loc_3_reg_920;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_2_loc_3_reg_920;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_2_loc_3_reg_920;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_2_loc_3_reg_920;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_2_loc_3_reg_920;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_2_loc_3_reg_920;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_2_loc_3_reg_920;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_920;
reg   [4:0] ap_phi_mux_shl_i385473_phi_fu_933_p4;
wire   [4:0] ap_phi_reg_pp0_iter0_shl_i385473_reg_930;
reg   [4:0] ap_phi_reg_pp0_iter1_shl_i385473_reg_930;
reg   [4:0] ap_phi_reg_pp0_iter2_shl_i385473_reg_930;
reg   [4:0] ap_phi_reg_pp0_iter3_shl_i385473_reg_930;
reg   [4:0] ap_phi_reg_pp0_iter4_shl_i385473_reg_930;
reg   [4:0] ap_phi_reg_pp0_iter5_shl_i385473_reg_930;
reg   [4:0] ap_phi_reg_pp0_iter6_shl_i385473_reg_930;
reg   [4:0] ap_phi_reg_pp0_iter7_shl_i385473_reg_930;
reg   [4:0] ap_phi_reg_pp0_iter8_shl_i385473_reg_930;
reg   [7:0] ap_phi_mux_vBarSel_2_loc_5_phi_fu_943_p6;
wire   [7:0] ap_phi_reg_pp0_iter8_vBarSel_2_loc_5_reg_940;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_954;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_954;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_954;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_loc_2_reg_954;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_loc_2_reg_954;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_loc_2_reg_954;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_loc_2_reg_954;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_loc_2_reg_954;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_954;
reg   [7:0] ap_phi_mux_vBarSel_loc_4_phi_fu_968_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_loc_4_reg_965;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_loc_4_reg_965;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_loc_4_reg_965;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_loc_4_reg_965;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_loc_4_reg_965;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_loc_4_reg_965;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_loc_4_reg_965;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_loc_4_reg_965;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_965;
reg   [10:0] ap_phi_mux_shl_i320457_phi_fu_978_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_shl_i320457_reg_975;
reg   [10:0] ap_phi_reg_pp0_iter1_shl_i320457_reg_975;
reg   [10:0] ap_phi_reg_pp0_iter2_shl_i320457_reg_975;
reg   [10:0] ap_phi_reg_pp0_iter3_shl_i320457_reg_975;
reg   [10:0] ap_phi_reg_pp0_iter4_shl_i320457_reg_975;
reg   [10:0] ap_phi_reg_pp0_iter5_shl_i320457_reg_975;
reg   [10:0] ap_phi_reg_pp0_iter6_shl_i320457_reg_975;
reg   [10:0] ap_phi_reg_pp0_iter7_shl_i320457_reg_975;
reg   [10:0] ap_phi_reg_pp0_iter8_shl_i320457_reg_975;
wire   [10:0] shl_i_fu_2596_p3;
reg   [7:0] ap_phi_mux_vBarSel_loc_3_phi_fu_988_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_vBarSel_loc_3_reg_985;
reg   [7:0] ap_phi_reg_pp0_iter1_vBarSel_loc_3_reg_985;
reg   [7:0] ap_phi_reg_pp0_iter2_vBarSel_loc_3_reg_985;
reg   [7:0] ap_phi_reg_pp0_iter3_vBarSel_loc_3_reg_985;
reg   [7:0] ap_phi_reg_pp0_iter4_vBarSel_loc_3_reg_985;
reg   [7:0] ap_phi_reg_pp0_iter5_vBarSel_loc_3_reg_985;
reg   [7:0] ap_phi_reg_pp0_iter6_vBarSel_loc_3_reg_985;
reg   [7:0] ap_phi_reg_pp0_iter7_vBarSel_loc_3_reg_985;
reg   [7:0] ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_985;
reg   [10:0] ap_phi_mux_shl_i320453_phi_fu_998_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_shl_i320453_reg_995;
reg   [10:0] ap_phi_reg_pp0_iter1_shl_i320453_reg_995;
reg   [10:0] ap_phi_reg_pp0_iter2_shl_i320453_reg_995;
reg   [10:0] ap_phi_reg_pp0_iter3_shl_i320453_reg_995;
reg   [10:0] ap_phi_reg_pp0_iter4_shl_i320453_reg_995;
reg   [10:0] ap_phi_reg_pp0_iter5_shl_i320453_reg_995;
reg   [10:0] ap_phi_reg_pp0_iter6_shl_i320453_reg_995;
reg   [10:0] ap_phi_reg_pp0_iter7_shl_i320453_reg_995;
reg   [10:0] ap_phi_reg_pp0_iter8_shl_i320453_reg_995;
reg   [7:0] ap_phi_mux_vBarSel_loc_5_phi_fu_1008_p6;
wire   [7:0] ap_phi_reg_pp0_iter8_vBarSel_loc_5_reg_1005;
wire   [4:0] ap_phi_reg_pp0_iter0_phi_ln1578_reg_1019;
reg   [4:0] ap_phi_reg_pp0_iter1_phi_ln1578_reg_1019;
reg   [4:0] ap_phi_reg_pp0_iter2_phi_ln1578_reg_1019;
reg   [4:0] ap_phi_reg_pp0_iter3_phi_ln1578_reg_1019;
reg   [4:0] ap_phi_reg_pp0_iter4_phi_ln1578_reg_1019;
reg   [4:0] ap_phi_reg_pp0_iter5_phi_ln1578_reg_1019;
reg   [4:0] ap_phi_reg_pp0_iter6_phi_ln1578_reg_1019;
reg   [4:0] ap_phi_reg_pp0_iter7_phi_ln1578_reg_1019;
reg   [4:0] ap_phi_reg_pp0_iter8_phi_ln1578_reg_1019;
reg   [4:0] ap_phi_reg_pp0_iter9_phi_ln1578_reg_1019;
wire   [10:0] ap_phi_reg_pp0_iter0_shl_i320452_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter1_shl_i320452_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter2_shl_i320452_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter3_shl_i320452_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter4_shl_i320452_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter5_shl_i320452_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter6_shl_i320452_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter7_shl_i320452_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter8_shl_i320452_reg_1033;
reg   [10:0] ap_phi_reg_pp0_iter9_shl_i320452_reg_1033;
wire   [0:0] ap_phi_reg_pp0_iter0_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter1_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter2_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter3_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter4_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter5_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter6_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter7_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter8_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter9_hBarSel_4_flag_2_reg_1047;
reg   [0:0] ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1047;
wire   [7:0] ap_phi_reg_pp0_iter0_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter1_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter2_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter3_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter4_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter5_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter6_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter7_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter8_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter9_hBarSel_4_new_2_reg_1058;
reg   [7:0] ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1058;
wire   [7:0] ap_phi_reg_pp0_iter0_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter1_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter2_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter3_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter4_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter5_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter6_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter7_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter8_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter9_hBarSel_4_loc_2_reg_1067;
reg   [7:0] ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1067;
reg   [0:0] ap_phi_mux_hBarSel_4_flag_3_phi_fu_1080_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter1_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter2_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter3_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter4_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter5_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter6_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter7_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter8_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter9_hBarSel_4_flag_3_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1076;
reg   [7:0] ap_phi_mux_hBarSel_4_new_3_phi_fu_1094_p6;
wire   [7:0] ap_phi_reg_pp0_iter0_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter1_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter2_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter3_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter4_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter5_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter6_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter7_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter8_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter9_hBarSel_4_new_3_reg_1091;
reg   [7:0] ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1091;
wire   [7:0] and_ln1248_cast_fu_2957_p1;
reg   [7:0] ap_phi_mux_hBarSel_4_loc_3_phi_fu_1106_p6;
wire   [7:0] ap_phi_reg_pp0_iter0_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter1_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter2_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter3_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter4_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter5_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter6_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter7_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter8_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter9_hBarSel_4_loc_3_reg_1103;
reg   [7:0] ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1103;
reg    grp_tpgPatternDPColorSquare_fu_1115_ap_start_reg;
reg    ap_predicate_op418_call_state11_state10;
reg    grp_tpgPatternCrossHatch_fu_1160_ap_start_reg;
reg    ap_predicate_op441_call_state11_state10;
wire   [63:0] zext_ln1287_fu_1797_p1;
wire   [63:0] zext_ln1288_fu_1808_p1;
wire   [63:0] zext_ln1289_fu_1819_p1;
wire   [63:0] zext_ln1363_fu_2539_p1;
wire   [63:0] idxprom47_i_fu_2664_p1;
wire   [63:0] idxprom51_i_fu_2703_p1;
wire   [63:0] idxprom49_i_cast_cast_cast_cast_cast_fu_2906_p1;
wire   [63:0] idxprom53_i_fu_2937_p1;
wire   [63:0] idxprom38_i_fu_2963_p1;
wire   [63:0] zext_ln1198_4_fu_2994_p1;
wire   [63:0] zext_ln1198_3_fu_3010_p1;
wire   [63:0] zext_ln1198_2_fu_3026_p1;
wire   [63:0] zext_ln1198_1_fu_3042_p1;
wire   [63:0] zext_ln1198_fu_3058_p1;
wire   [7:0] add_ln711_fu_1662_p2;
wire   [0:0] rampVal_3_flag_0_load_load_fu_1718_p1;
wire   [7:0] add_ln1116_fu_3070_p2;
reg   [31:0] grp_load_fu_1190_p1;
wire   [0:0] grp_load_fu_1187_p1;
wire   [0:0] count_flag_0_load_load_fu_1694_p1;
wire   [15:0] add_ln1352_fu_2377_p2;
wire   [2:0] add_ln1398_fu_2496_p2;
wire   [2:0] add_ln1417_fu_2613_p2;
wire   [0:0] hdata_flag_0_load_load_fu_1682_p1;
wire   [2:0] add_ln1575_fu_2565_p2;
wire   [0:0] rampVal_2_flag_0_load_load_fu_1659_p1;
wire   [10:0] sub_ln213_fu_2174_p2;
wire   [10:0] add_ln213_fu_2168_p2;
wire   [15:0] add_ln1354_fu_2389_p2;
wire   [9:0] add_ln691_fu_2099_p2;
wire   [9:0] sub_ln692_fu_2120_p2;
wire   [9:0] add_ln691_4_fu_2131_p2;
wire   [9:0] add_ln691_3_fu_1927_p2;
wire   [9:0] sub_ln692_1_fu_1948_p2;
wire   [9:0] add_ln691_5_fu_1959_p2;
wire   [27:0] ret_4_fu_2865_p3;
wire   [27:0] ret_5_fu_3270_p3;
wire   [27:0] ret_6_fu_3306_p3;
reg   [7:0] outpix_val_V_0_3_fu_372;
wire   [7:0] select_ln300_fu_3108_p3;
reg   [7:0] ap_sig_allocacmp_outpix_val_V_0_3_load;
wire   [7:0] outpix_val_V_0_11_fu_3179_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_3401_p1;
wire   [7:0] outpix_val_V_0_9_fu_3435_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_3517_p1;
wire   [7:0] outpix_val_V_0_fu_3593_p2;
wire   [7:0] outpix_val_V_0_10_fu_3653_p3;
wire   [7:0] outpix_val_V_0_13_fu_3684_p1;
wire   [7:0] outpix_val_V_0_6_fu_3717_p3;
wire   [7:0] outpix_val_V_0_5_fu_2883_p3;
reg   [7:0] outpix_val_V_1_1_fu_376;
wire   [7:0] select_ln1324_fu_3826_p3;
reg   [7:0] ap_sig_allocacmp_outpix_val_V_1_1_load;
wire   [7:0] outpix_val_V_1_9_fu_3190_p3;
wire   [7:0] outpix_val_V_1_8_fu_3354_p3;
wire   [7:0] select_ln1581_fu_3388_p3;
wire  signed [7:0] val_assign_24_cast_fu_3405_p1;
wire   [7:0] outpix_val_V_1_18_fu_3441_p3;
wire   [7:0] select_ln1423_fu_3504_p3;
wire  signed [7:0] val_assign_21_cast_fu_3521_p1;
wire   [7:0] outpix_val_V_1_17_fu_3599_p3;
wire   [7:0] outpix_val_V_1_10_fu_3645_p3;
wire   [7:0] outpix_val_V_1_15_fu_3688_p3;
wire   [7:0] outpix_val_V_1_14_fu_3723_p3;
reg   [7:0] outpix_val_V_2_1_fu_380;
wire   [7:0] outpix_val_V_2_15_fu_3815_p3;
reg   [7:0] ap_sig_allocacmp_outpix_val_V_2_1_load;
wire   [7:0] outpix_val_V_2_10_fu_3144_p3;
wire   [7:0] outpix_val_V_2_9_fu_3328_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_3409_p1;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_3525_p1;
wire   [7:0] outpix_val_V_2_12_fu_3661_p3;
reg   [15:0] rampVal_2_loc_0_fu_384;
wire   [15:0] add_ln1632_fu_3198_p2;
reg   [15:0] rampVal_2_new_0_fu_388;
reg   [0:0] rampVal_2_flag_0_fu_392;
reg   [7:0] hBarSel_3_loc_0_fu_396;
wire   [7:0] zext_ln1575_fu_2571_p1;
wire   [7:0] zext_ln1632_fu_1477_p1;
reg   [7:0] vBarSel_2_loc_0_fu_400;
reg   [7:0] ap_sig_allocacmp_vBarSel_2_loc_0_load;
reg   [15:0] hdata_loc_0_fu_404;
wire   [15:0] zext_ln653_fu_3454_p1;
reg   [15:0] hdata_new_0_fu_408;
reg   [0:0] hdata_flag_0_fu_412;
reg   [7:0] hBarSel_loc_0_fu_416;
wire   [7:0] zext_ln1417_1_fu_2619_p1;
wire   [7:0] zext_ln1526_fu_1461_p1;
reg   [7:0] vBarSel_loc_0_fu_420;
reg   [7:0] ap_sig_allocacmp_vBarSel_loc_0_load;
wire   [7:0] zext_ln1417_fu_1453_p1;
reg   [15:0] zonePlateVAddr_loc_0_fu_424;
reg   [15:0] ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1;
reg   [31:0] count_loc_0_fu_428;
wire   [31:0] add_ln1260_fu_2754_p2;
reg   [31:0] count_new_0_fu_432;
reg   [0:0] count_flag_0_fu_436;
reg   [7:0] hBarSel_4_loc_0_fu_440;
reg   [7:0] ap_sig_allocacmp_hBarSel_4_loc_0_load;
reg   [7:0] hBarSel_4_new_0_fu_444;
reg   [7:0] ap_sig_allocacmp_hBarSel_4_new_0_load_1;
reg   [0:0] hBarSel_4_flag_0_fu_448;
reg   [0:0] ap_sig_allocacmp_hBarSel_4_flag_0_load_1;
reg   [31:0] s_loc_0_fu_452;
reg   [31:0] ap_sig_allocacmp_s_loc_0_load;
wire   [31:0] select_ln1225_1_fu_2725_p3;
reg   [31:0] s_new_0_fu_456;
reg   [31:0] ap_sig_allocacmp_s_new_0_load_1;
wire   [31:0] select_ln1225_fu_2717_p3;
reg   [0:0] s_flag_0_fu_460;
wire   [0:0] or_ln1225_fu_2711_p2;
reg   [15:0] rampVal_loc_0_fu_464;
wire   [15:0] zext_ln1116_fu_3076_p1;
wire   [15:0] zext_ln525_fu_1429_p1;
reg   [15:0] rampVal_3_loc_0_fu_468;
wire   [15:0] zext_ln549_fu_3736_p1;
reg   [15:0] rampVal_3_new_0_fu_472;
reg   [0:0] rampVal_3_flag_0_fu_476;
reg    ap_block_pp0_stage0_01001;
wire   [13:0] empty_58_fu_1283_p1;
wire   [13:0] add2_i_fu_1307_p2;
wire   [9:0] p_cast_fu_1313_p4;
wire   [13:0] empty_fu_1279_p1;
wire   [6:0] tmp_11_fu_1335_p4;
wire   [6:0] tmp_12_fu_1351_p4;
wire   [13:0] add_i_fu_1367_p2;
wire   [13:0] add5_i_fu_1329_p2;
wire   [9:0] tmp_5_fu_1393_p4;
wire   [10:0] barHeight_cast_cast_fu_1403_p1;
wire   [7:0] trunc_ln525_fu_1605_p1;
wire   [1:0] Sel_fu_1620_p4;
wire   [7:0] trunc_ln527_1_fu_1748_p1;
wire   [15:0] or_ln1545_fu_1773_p2;
wire   [10:0] trunc_ln527_2_fu_1752_p1;
wire   [10:0] add_ln1288_fu_1802_p2;
wire   [10:0] add_ln1289_fu_1813_p2;
wire   [15:0] or_ln1386_fu_1824_p2;
wire   [15:0] or_ln1342_fu_1848_p2;
wire   [16:0] zext_ln527_1_fu_1744_p1;
wire  signed [16:0] add_ln1357_fu_1870_p2;
wire   [15:0] or_ln1110_fu_1891_p2;
wire   [10:0] zext_ln878_1_fu_1907_p1;
wire   [0:0] icmp_ln878_2_fu_1911_p2;
wire   [7:0] trunc_ln1287_fu_1971_p1;
wire   [8:0] add_ln1287_fu_1975_p2;
wire   [0:0] tmp_13_fu_1987_p3;
wire   [7:0] xor_ln1287_fu_1981_p2;
wire   [7:0] trunc_ln1288_fu_2003_p1;
wire   [8:0] add_ln1288_1_fu_2007_p2;
wire   [0:0] tmp_14_fu_2019_p3;
wire   [7:0] xor_ln1288_fu_2013_p2;
wire   [7:0] trunc_ln1289_fu_2035_p1;
wire   [8:0] add_ln1289_1_fu_2039_p2;
wire   [0:0] tmp_15_fu_2051_p3;
wire   [7:0] xor_ln1289_fu_2045_p2;
wire   [10:0] zext_ln878_fu_2079_p1;
wire   [0:0] icmp_ln878_fu_2083_p2;
wire   [11:0] zext_ln1346_fu_2153_p1;
wire   [11:0] ret_fu_2157_p2;
wire   [15:0] or_ln1258_fu_2197_p2;
wire   [14:0] shl_ln2_fu_2209_p3;
wire  signed [31:0] grp_fu_3853_p2;
wire   [30:0] trunc_ln_fu_2220_p4;
wire   [14:0] grp_fu_3860_p3;
wire   [7:0] mul_ln1301_2_fu_2258_p0;
wire   [5:0] mul_ln1301_2_fu_2258_p1;
wire   [12:0] mul_ln1301_2_fu_2258_p2;
wire   [15:0] grp_fu_3885_p3;
wire   [16:0] zext_ln1301_6_fu_2268_p1;
wire   [16:0] zext_ln1301_4_fu_2264_p1;
wire   [15:0] zext_ln1301_7_fu_2271_p1;
wire   [14:0] shl_ln1_fu_2286_p3;
wire  signed [15:0] grp_fu_3894_p3;
wire   [16:0] zext_ln1302_1_fu_2297_p1;
wire   [16:0] zext_ln1302_fu_2293_p1;
wire   [16:0] add_ln1301_2_fu_2275_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1301_3_fu_2281_p2;
wire   [0:0] tmp_16_fu_2306_p3;
wire   [7:0] trunc_ln7_fu_2314_p4;
wire   [16:0] add_ln1302_2_fu_2300_p2;
wire   [0:0] tmp_17_fu_2332_p3;
wire   [7:0] trunc_ln8_fu_2340_p4;
wire   [7:0] r_1_fu_2324_p3;
wire   [7:0] g_1_fu_2350_p3;
wire   [0:0] empty_60_fu_2436_p1;
wire   [0:0] trunc_ln527_6_fu_2454_p1;
wire   [0:0] xor_ln1557_fu_2458_p2;
wire   [2:0] trunc_ln527_5_fu_2492_p1;
wire   [5:0] shl_i1_fu_2512_p3;
wire  signed [15:0] grp_fu_3902_p3;
wire   [10:0] lshr_ln1_fu_2530_p4;
wire   [0:0] empty_61_fu_2544_p1;
wire   [2:0] trunc_ln527_8_fu_2561_p1;
wire   [2:0] trunc_ln527_7_fu_2609_p1;
wire   [4:0] trunc_ln1578_fu_2654_p1;
wire   [4:0] tBarSel_fu_2658_p2;
wire   [7:0] trunc_ln1420_fu_2675_p1;
wire   [2:0] tmp_3_fu_2685_p4;
wire   [7:0] or_ln1420_fu_2679_p2;
wire   [10:0] tmp_4_fu_2695_p3;
wire   [28:0] tmp_23_fu_2762_p4;
wire   [0:0] tmp_19_fu_2841_p3;
wire   [0:0] trunc_ln1350_fu_2837_p1;
wire   [0:0] xor_ln1349_fu_2859_p2;
wire   [26:0] lshr_ln_fu_2849_p4;
wire   [6:0] tmp_6_fu_2873_p4;
wire  signed [2:0] idxprom49_i_cast_cast_cast_cast_fu_2902_p1;
wire   [2:0] trunc_ln1232_fu_2947_p1;
wire   [2:0] add_ln1248_fu_2951_p2;
wire   [0:0] or_ln1198_4_fu_2983_p2;
wire   [1:0] select_ln1198_4_fu_2987_p3;
wire   [0:0] or_ln1198_3_fu_2999_p2;
wire   [1:0] select_ln1198_3_fu_3003_p3;
wire   [0:0] or_ln1198_2_fu_3015_p2;
wire   [1:0] select_ln1198_2_fu_3019_p3;
wire   [0:0] or_ln1198_1_fu_3031_p2;
wire   [1:0] select_ln1198_1_fu_3035_p3;
wire   [0:0] or_ln1198_fu_3047_p2;
wire   [1:0] select_ln1198_fu_3051_p3;
wire   [7:0] trunc_ln527_fu_3066_p1;
wire   [15:0] select_ln1599_fu_3133_p3;
wire   [7:0] tmp_1_val_V_fu_3140_p1;
wire   [7:0] select_ln1607_1_fu_3151_p3;
wire   [7:0] select_ln1607_2_fu_3158_p3;
wire   [7:0] select_ln1607_4_fu_3172_p3;
wire   [0:0] and_ln1630_fu_3186_p2;
wire   [7:0] select_ln1607_3_fu_3165_p3;
wire   [0:0] tmp_20_fu_3246_p3;
wire   [0:0] trunc_ln1350_1_fu_3242_p1;
wire   [0:0] xor_ln1349_1_fu_3264_p2;
wire   [26:0] lshr_ln1349_1_fu_3254_p4;
wire   [0:0] tmp_21_fu_3282_p3;
wire   [0:0] trunc_ln1350_2_fu_3278_p1;
wire   [0:0] xor_ln1349_2_fu_3300_p2;
wire   [26:0] lshr_ln1349_2_fu_3290_p4;
wire   [6:0] tmp_7_fu_3318_p4;
wire   [6:0] tmp_9_fu_3336_p4;
wire   [0:0] and_ln1819_fu_3314_p2;
wire   [7:0] tmp_s_fu_3346_p3;
wire   [0:0] and_ln1581_fu_3384_p2;
wire   [7:0] trunc_ln527_4_fu_3431_p1;
wire   [7:0] add_ln1526_fu_3448_p2;
wire   [0:0] and_ln1423_fu_3500_p2;
wire  signed [27:0] grp_fu_3910_p2;
wire   [26:0] trunc_ln1363_fu_3544_p1;
wire   [26:0] sub_ln1363_fu_3554_p2;
wire   [7:0] trunc_ln1363_2_fu_3560_p4;
wire   [0:0] tmp_22_fu_3547_p3;
wire   [7:0] sub_ln1363_1_fu_3570_p2;
wire   [7:0] trunc_ln1363_3_fu_3576_p4;
wire   [7:0] select_ln1363_fu_3585_p3;
wire   [0:0] and_ln1252_fu_3633_p2;
wire  signed [7:0] val_assign_18_cast_fu_3625_p1;
wire   [7:0] select_ln1252_fu_3637_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_3621_p1;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_3629_p1;
wire   [7:0] trunc_ln527_3_fu_3713_p1;
wire   [7:0] add_ln1098_fu_3730_p2;
wire  signed [15:0] grp_fu_3919_p3;
wire   [16:0] zext_ln1303_1_fu_3776_p1;
wire  signed [16:0] sext_ln1303_1_fu_3773_p1;
wire   [16:0] add_ln1303_2_fu_3783_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1303_3_fu_3779_p2;
wire   [0:0] tmp_18_fu_3789_p3;
wire   [7:0] trunc_ln9_fu_3797_p4;
wire   [7:0] b_1_fu_3807_p3;
wire   [15:0] grp_fu_3853_p1;
wire   [7:0] grp_fu_3860_p0;
wire   [7:0] grp_fu_3860_p1;
wire   [13:0] grp_fu_3860_p2;
wire   [7:0] grp_fu_3869_p0;
wire  signed [7:0] grp_fu_3869_p1;
wire   [7:0] grp_fu_3877_p0;
wire  signed [7:0] grp_fu_3877_p1;
wire   [14:0] grp_fu_3877_p2;
wire   [7:0] grp_fu_3885_p0;
wire   [8:0] grp_fu_3885_p1;
wire   [14:0] grp_fu_3885_p2;
wire   [7:0] grp_fu_3894_p0;
wire  signed [6:0] grp_fu_3894_p1;
wire  signed [15:0] grp_fu_3902_p1;
wire   [15:0] grp_fu_3902_p2;
wire   [8:0] grp_fu_3910_p1;
wire   [7:0] grp_fu_3919_p0;
wire  signed [5:0] grp_fu_3919_p1;
reg    grp_fu_3853_ce;
reg    grp_fu_3860_ce;
reg    grp_fu_3869_ce;
reg    grp_fu_3877_ce;
reg    grp_fu_3885_ce;
reg    grp_fu_3894_ce;
reg    grp_fu_3902_ce;
reg    grp_fu_3910_ce;
reg    grp_fu_3919_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] grp_fu_3853_p10;
wire   [14:0] grp_fu_3860_p00;
wire   [15:0] grp_fu_3877_p20;
wire   [15:0] grp_fu_3885_p20;
wire   [13:0] grp_fu_3919_p00;
wire   [12:0] mul_ln1301_2_fu_2258_p00;
reg    ap_condition_1395;
reg    ap_condition_1348;
reg    ap_condition_791;
reg    ap_condition_1390;
reg    ap_condition_1151;
reg    ap_condition_343;
reg    ap_condition_1240;
reg    ap_condition_745;
reg    ap_condition_739;
reg    ap_condition_728;
reg    ap_condition_723;
reg    ap_condition_1156;
reg    ap_condition_1244;
reg    ap_condition_3579;
reg    ap_condition_3585;
reg    ap_condition_3589;
reg    ap_condition_3595;
reg    ap_condition_3599;
reg    ap_condition_3604;
reg    ap_condition_3610;
reg    ap_condition_3614;
reg    ap_condition_3620;
reg    ap_condition_3624;
reg    ap_condition_3630;
reg    ap_condition_3635;
reg    ap_condition_3639;
reg    ap_condition_3627;
reg    ap_condition_3647;
reg    ap_condition_3652;
reg    ap_condition_3644;
reg    ap_condition_3660;
reg    ap_condition_3665;
reg    ap_condition_3657;
reg    ap_condition_3673;
reg    ap_condition_3677;
reg    ap_condition_3682;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 rampStart = 8'd0;
#0 rampVal_1 = 16'd0;
#0 rampVal = 8'd0;
#0 s = 32'd0;
#0 hBarSel_2 = 8'd0;
#0 count = 32'd0;
#0 zonePlateVAddr = 16'd0;
#0 vBarSel = 3'd0;
#0 hBarSel = 3'd0;
#0 hdata = 16'd0;
#0 vBarSel_2 = 8'd0;
#0 hBarSel_3 = 3'd0;
#0 rampVal_2 = 16'd0;
#0 guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel = 1'd0;
#0 xBar_V = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 yCount_V = 10'd0;
#0 xCount_V = 10'd0;
#0 yCount_V_3 = 10'd0;
#0 xCount_V_3 = 10'd0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 grp_tpgPatternDPColorSquare_fu_1115_ap_start_reg = 1'b0;
#0 grp_tpgPatternCrossHatch_fu_1160_ap_start_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1 #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit #(
    .DataWidth( 9 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_9bit_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_address0),
    .ce0(tpgSinTableArray_9bit_ce0),
    .q0(tpgSinTableArray_9bit_q0),
    .address1(tpgSinTableArray_9bit_address1),
    .ce1(tpgSinTableArray_9bit_ce1),
    .q1(tpgSinTableArray_9bit_q1),
    .address2(tpgSinTableArray_9bit_address2),
    .ce2(tpgSinTableArray_9bit_ce2),
    .q2(tpgSinTableArray_9bit_q2)
);

design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_1115(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternDPColorSquare_fu_1115_ap_start),
    .ap_done(grp_tpgPatternDPColorSquare_fu_1115_ap_done),
    .ap_idle(grp_tpgPatternDPColorSquare_fu_1115_ap_idle),
    .ap_ready(grp_tpgPatternDPColorSquare_fu_1115_ap_ready),
    .ap_ce(grp_tpgPatternDPColorSquare_fu_1115_ap_ce),
    .y(y_reg_854),
    .x(x_reg_866_pp0_iter7_reg),
    .color(colorFormat),
    .dpDynamicRange(dpDynamicRange),
    .dpYUVCoef(dpYUVCoef),
    .ap_return_0(grp_tpgPatternDPColorSquare_fu_1115_ap_return_0),
    .ap_return_1(grp_tpgPatternDPColorSquare_fu_1115_ap_return_1),
    .ap_return_2(grp_tpgPatternDPColorSquare_fu_1115_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_1160(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCrossHatch_fu_1160_ap_start),
    .ap_done(grp_tpgPatternCrossHatch_fu_1160_ap_done),
    .ap_idle(grp_tpgPatternCrossHatch_fu_1160_ap_idle),
    .ap_ready(grp_tpgPatternCrossHatch_fu_1160_ap_ready),
    .ap_ce(grp_tpgPatternCrossHatch_fu_1160_ap_ce),
    .y(y_reg_854),
    .x(x_reg_866_pp0_iter7_reg),
    .width(width),
    .height(height),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternCrossHatch_fu_1160_ap_return_0),
    .ap_return_1(grp_tpgPatternCrossHatch_fu_1160_ap_return_1),
    .ap_return_2(grp_tpgPatternCrossHatch_fu_1160_ap_return_2)
);

design_1_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_1880(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(bck_motion_en),
    .ap_return(grp_reg_unsigned_short_s_fu_1880_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_1880_ap_ce)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2233_d),
    .ap_return(grp_reg_int_s_fu_2233_ap_return),
    .ap_ce(grp_reg_int_s_fu_2233_ap_ce)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2800(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2800_d),
    .ap_return(grp_reg_int_s_fu_2800_ap_return),
    .ap_ce(grp_reg_int_s_fu_2800_ap_ce)
);

design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6ns_13_1_1_U29(
    .din0(mul_ln1301_2_fu_2258_p0),
    .din1(mul_ln1301_2_fu_2258_p1),
    .dout(mul_ln1301_2_fu_2258_p2)
);

design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_17s_16ns_32_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln1357_fu_1870_p2),
    .din1(grp_fu_3853_p1),
    .ce(grp_fu_3853_ce),
    .dout(grp_fu_3853_p2)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_8ns_14ns_15_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3860_p0),
    .din1(grp_fu_3860_p1),
    .din2(grp_fu_3860_p2),
    .ce(grp_fu_3860_ce),
    .dout(grp_fu_3860_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3869_p0),
    .din1(grp_fu_3869_p1),
    .din2(16'd32896),
    .ce(grp_fu_3869_ce),
    .dout(grp_fu_3869_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_15ns_16_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3877_p0),
    .din1(grp_fu_3877_p1),
    .din2(grp_fu_3877_p2),
    .ce(grp_fu_3877_ce),
    .dout(grp_fu_3877_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_9ns_15ns_16_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3885_p0),
    .din1(grp_fu_3885_p1),
    .din2(grp_fu_3885_p2),
    .ce(grp_fu_3885_ce),
    .dout(grp_fu_3885_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3894_p0),
    .din1(grp_fu_3894_p1),
    .din2(grp_fu_3869_p3),
    .ce(grp_fu_3894_ce),
    .dout(grp_fu_3894_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ZplateHorContDelta),
    .din1(grp_fu_3902_p1),
    .din2(grp_fu_3902_p2),
    .ce(grp_fu_3902_ce),
    .dout(grp_fu_3902_p3)
);

design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_9ns_28_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q0),
    .din1(grp_fu_3910_p1),
    .ce(grp_fu_3910_ce),
    .dout(grp_fu_3910_p2)
);

design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_16s_16_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3919_p0),
    .din1(grp_fu_3919_p1),
    .din2(16'd32896),
    .ce(grp_fu_3919_ce),
    .dout(grp_fu_3919_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln525_fu_1609_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter9_state12)) begin
                ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter8;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end else if (((icmp_ln525_fu_1609_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCrossHatch_fu_1160_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op441_call_state11_state10 == 1'b1))) begin
            grp_tpgPatternCrossHatch_fu_1160_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCrossHatch_fu_1160_ap_ready == 1'b1)) begin
            grp_tpgPatternCrossHatch_fu_1160_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternDPColorSquare_fu_1115_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op418_call_state11_state10 == 1'b1))) begin
            grp_tpgPatternDPColorSquare_fu_1115_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternDPColorSquare_fu_1115_ap_ready == 1'b1)) begin
            grp_tpgPatternDPColorSquare_fu_1115_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_791)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1047 <= 1'd1;
        end else if ((1'b1 == ap_condition_1348)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1047 <= grp_load_fu_1181_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter9_hBarSel_4_flag_2_reg_1047;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1390)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1076 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter9_hBarSel_4_flag_3_reg_1076;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_791)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1067 <= trunc_ln1229_fu_2737_p1;
        end else if ((1'b1 == ap_condition_1348)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1067 <= ap_sig_allocacmp_hBarSel_4_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter9_hBarSel_4_loc_2_reg_1067;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1390)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1103 <= empty_59_fu_2747_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter9_hBarSel_4_loc_3_reg_1103;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_791)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1058 <= trunc_ln1229_fu_2737_p1;
        end else if ((1'b1 == ap_condition_1348)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1058 <= grp_load_fu_1184_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter9_hBarSel_4_new_2_reg_1058;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1390)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1091 <= empty_59_fu_2747_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter9_hBarSel_4_new_3_reg_1091;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((1'b1 == ap_condition_1151)) begin
            ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_889 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_889 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_889;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((1'b1 == ap_condition_1240)) begin
            ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_954 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_954 <= ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_745)) begin
            ap_phi_reg_pp0_iter8_shl_i320453_reg_995 <= zext_ln1405_fu_2520_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_shl_i320453_reg_995 <= ap_phi_reg_pp0_iter7_shl_i320453_reg_995;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_739)) begin
            ap_phi_reg_pp0_iter8_shl_i320457_reg_975 <= shl_i2_fu_2484_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_shl_i320457_reg_975 <= ap_phi_reg_pp0_iter7_shl_i320457_reg_975;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_728)) begin
            ap_phi_reg_pp0_iter8_shl_i385473_reg_930 <= shl_i4_fu_2470_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_shl_i385473_reg_930 <= ap_phi_reg_pp0_iter7_shl_i385473_reg_930;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_723)) begin
            ap_phi_reg_pp0_iter8_shl_i385477_reg_910 <= shl_i5_fu_2440_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_shl_i385477_reg_910 <= ap_phi_reg_pp0_iter7_shl_i385477_reg_910;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1156)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_889 <= ap_sig_allocacmp_vBarSel_2_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_889 <= ap_phi_reg_pp0_iter7_vBarSel_2_loc_2_reg_889;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_728)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_920 <= add_ln1557_fu_2448_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_920 <= ap_phi_reg_pp0_iter7_vBarSel_2_loc_3_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_723)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_900 <= ap_sig_allocacmp_vBarSel_2_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_900 <= ap_phi_reg_pp0_iter7_vBarSel_2_loc_4_reg_900;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1244)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_954 <= ap_sig_allocacmp_vBarSel_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_954 <= ap_phi_reg_pp0_iter7_vBarSel_loc_2_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_745)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_985 <= zext_ln1398_fu_2502_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_985 <= ap_phi_reg_pp0_iter7_vBarSel_loc_3_reg_985;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_739)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_965 <= ap_sig_allocacmp_vBarSel_loc_0_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_965 <= ap_phi_reg_pp0_iter7_vBarSel_loc_4_reg_965;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_5_reg_4477_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_5_reg_4477_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter9_phi_ln1578_reg_1019 <= ap_phi_mux_shl_i385477_phi_fu_913_p4;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1578_reg_1019 <= ap_phi_mux_shl_i385473_phi_fu_933_p4;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1578_reg_1019 <= ap_phi_reg_pp0_iter8_phi_ln1578_reg_1019;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_4_reg_4517_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_4_reg_4517_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter9_shl_i320452_reg_1033 <= ap_phi_mux_shl_i320457_phi_fu_978_p4;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_shl_i320452_reg_1033 <= ap_phi_mux_shl_i320453_phi_fu_998_p4;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_shl_i320452_reg_1033 <= ap_phi_reg_pp0_iter8_shl_i320452_reg_1033;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        count_flag_0_fu_436 <= 1'd0;
    end else if ((((icmp_ln1264_fu_2788_p2 == 1'd0) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1262_fu_2772_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2788_p2 == 1'd1) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        count_flag_0_fu_436 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        count_loc_0_fu_428 <= count;
    end else if (((icmp_ln1264_fu_2788_p2 == 1'd1) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_loc_0_fu_428 <= 32'd0;
    end else if ((((icmp_ln1264_fu_2788_p2 == 1'd0) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1262_fu_2772_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        count_loc_0_fu_428 <= add_ln1260_fu_2754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1264_fu_2788_p2 == 1'd1) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_new_0_fu_432 <= 32'd0;
    end else if ((((icmp_ln1264_fu_2788_p2 == 1'd0) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1262_fu_2772_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        count_new_0_fu_432 <= add_ln1260_fu_2754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3589)) begin
            hBarSel <= 3'd0;
        end else if ((1'b1 == ap_condition_3585)) begin
            hBarSel <= add_ln1417_fu_2613_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3589)) begin
            hBarSel_3 <= 3'd0;
        end else if ((1'b1 == ap_condition_3595)) begin
            hBarSel_3 <= add_ln1575_fu_2565_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                hBarSel_3_loc_0_fu_396[2 : 0] <= zext_ln1632_fu_1477_p1[2 : 0];
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hBarSel_3_loc_0_fu_396[0] <= 1'b0;
        hBarSel_3_loc_0_fu_396[1] <= 1'b0;
        hBarSel_3_loc_0_fu_396[2] <= 1'b0;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_5_reg_4477_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hBarSel_3_loc_0_fu_396[2 : 0] <= zext_ln1575_fu_2571_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_4_flag_0_fu_448 <= 1'd0;
    end else if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd0) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4690 == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_flag_0_fu_448 <= ap_phi_mux_hBarSel_4_flag_3_phi_fu_1080_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_4_loc_0_fu_440 <= hBarSel_2;
    end else if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd0) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4690 == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_loc_0_fu_440 <= ap_phi_mux_hBarSel_4_loc_3_phi_fu_1106_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                hBarSel_loc_0_fu_416[2 : 0] <= zext_ln1526_fu_1461_p1[2 : 0];
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hBarSel_loc_0_fu_416[0] <= 1'b0;
        hBarSel_loc_0_fu_416[1] <= 1'b0;
        hBarSel_loc_0_fu_416[2] <= 1'b0;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_4_reg_4517_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hBarSel_loc_0_fu_416[2 : 0] <= zext_ln1417_1_fu_2619_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hdata_flag_0_fu_412 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_0_fu_412 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                hdata_loc_0_fu_404[7 : 0] <= hdata[7 : 0];
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                hdata_loc_0_fu_404[7 : 0] <= zext_ln653_fu_3454_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_0_3_fu_372 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= grp_tpgPatternCrossHatch_fu_1160_ap_return_0;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= outpix_val_V_0_14_reg_4566_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= outpix_val_V_0_5_fu_2883_p3;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= grp_tpgPatternDPColorSquare_fu_1115_ap_return_0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= outpix_val_V_0_6_fu_3717_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= outpix_val_V_0_13_fu_3684_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= rampStart_1_reg_4298;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4694_pp0_iter10_reg == 1'd1) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4694_pp0_iter10_reg == 1'd0) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_0_3_fu_372 <= outpix_val_V_0_10_fu_3653_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= outpix_val_V_0_fu_3593_p2;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= tpgBarSelRgb_r_load_1_cast_fu_3517_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= outpix_val_V_0_9_fu_3435_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= tpgBarSelRgb_r_load_2_cast_fu_3401_p1;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_0_3_fu_372 <= tpgBarSelYuv_y_q0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= outpix_val_V_0_11_fu_3179_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_fu_372 <= select_ln300_fu_3108_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_14_fu_3723_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_15_fu_3688_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_16_reg_4310;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_1_1_fu_376 <= 8'd0;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_1_1_fu_376 <= blkYuv_q0;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4694_pp0_iter10_reg == 1'd1) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4694_pp0_iter10_reg == 1'd0) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_10_fu_3645_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_17_fu_3599_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= val_assign_21_cast_fu_3521_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= select_ln1423_fu_3504_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_reg_4738;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_fu_1345_p2 == 1'd1) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= g_2_reg_4571_pp0_iter10_reg;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_18_fu_3441_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= val_assign_24_cast_fu_3405_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= select_ln1581_fu_3388_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_8_fu_3354_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_9_fu_3190_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= select_ln300_fu_3108_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_1_fu_376 <= outpix_val_V_1_3_reg_4698;
    end else if (((icmp_fu_1345_p2 == 1'd0) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outpix_val_V_1_1_fu_376 <= select_ln1324_fu_3826_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_2_fu_1293_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_1_14_fu_3723_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_1_15_fu_3688_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_1_16_reg_4310;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4694_pp0_iter10_reg == 1'd1) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4694_pp0_iter10_reg == 1'd0) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_2_12_fu_3661_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_1_17_fu_3599_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= tpgBarSelRgb_b_load_1_cast_fu_3525_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_2_2_reg_4743;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_1_18_fu_3441_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= tpgBarSelRgb_b_load_2_cast_fu_3409_p1;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_val_V_2_1_fu_380 <= tpgBarSelYuv_v_q0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_2_9_fu_3328_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_2_10_fu_3144_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= select_ln300_fu_3108_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_2_5_reg_4703;
    end else if (((patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outpix_val_V_2_1_fu_380 <= outpix_val_V_2_15_fu_3815_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln527_reg_4416_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_mul_reg_878 <= add_ln537_fu_2408_p2;
    end else if (((icmp_ln525_fu_1609_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_878 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3599)) begin
        if ((icmp_ln1110_reg_4469_pp0_iter9_reg == 1'd1)) begin
            rampVal <= rampStart_1_reg_4298;
        end else if (((icmp_ln1110_reg_4469_pp0_iter9_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter9_reg == 1'd1))) begin
            rampVal <= add_ln1116_fu_3070_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_2_flag_0_fu_392 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_0_fu_392 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_2_loc_0_fu_384 <= rampVal_2;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_0_fu_384 <= add_ln1632_fu_3198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_3_flag_0_fu_476 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_0_fu_476 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                rampVal_3_loc_0_fu_468[7 : 0] <= rampVal_1[7 : 0];
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                rampVal_3_loc_0_fu_468[7 : 0] <= zext_ln549_fu_3736_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                rampVal_loc_0_fu_464[7 : 0] <= zext_ln525_fu_1429_p1[7 : 0];
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1110_reg_4469_pp0_iter9_reg == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                rampVal_loc_0_fu_464[7 : 0] <= zext_ln1098_reg_4305[7 : 0];
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1110_reg_4469_pp0_iter9_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter9_reg == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
                rampVal_loc_0_fu_464[7 : 0] <= zext_ln1116_fu_3076_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        s_flag_0_fu_460 <= 1'd0;
    end else if ((((icmp_ln1262_fu_2772_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2788_p2 == 1'd1) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_flag_0_fu_460 <= 1'd1;
    end else if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2788_p2 == 1'd0) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_flag_0_fu_460 <= or_ln1225_fu_2711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        s_loc_0_fu_452 <= s;
    end else if (((icmp_ln1262_fu_2772_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_loc_0_fu_452 <= 32'd0;
    end else if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2788_p2 == 1'd0) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_loc_0_fu_452 <= select_ln1225_1_fu_2725_p3;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_loc_0_fu_452 <= grp_reg_int_s_fu_2800_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1262_fu_2772_p2 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_new_0_fu_456 <= 32'd0;
    end else if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln1264_fu_2788_p2 == 1'd0) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_new_0_fu_456 <= select_ln1225_fu_2717_p3;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_new_0_fu_456 <= grp_reg_int_s_fu_2800_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3614)) begin
            vBarSel <= 3'd0;
        end else if ((1'b1 == ap_condition_3610)) begin
            vBarSel <= add_ln1398_fu_2496_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3624)) begin
            vBarSel_2 <= 8'd0;
        end else if ((1'b1 == ap_condition_3620)) begin
            vBarSel_2 <= add_ln1557_fu_2448_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_2_loc_0_fu_400 <= vBarSel_2;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        vBarSel_2_loc_0_fu_400 <= ap_phi_mux_vBarSel_2_loc_5_phi_fu_943_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_loc_0_fu_420 <= zext_ln1417_fu_1453_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        vBarSel_loc_0_fu_420 <= ap_phi_mux_vBarSel_loc_5_phi_fu_1008_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3627)) begin
        if ((1'b1 == ap_condition_3639)) begin
            xBar_V <= 11'd0;
        end else if ((1'b1 == ap_condition_3635)) begin
            xBar_V <= add_ln213_fu_2168_p2;
        end else if ((1'b1 == ap_condition_3630)) begin
            xBar_V <= sub_ln213_fu_2174_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3644)) begin
        if ((1'b1 == ap_condition_3639)) begin
            xCount_V <= 10'd0;
        end else if ((1'b1 == ap_condition_3652)) begin
            xCount_V <= add_ln691_4_fu_2131_p2;
        end else if ((1'b1 == ap_condition_3647)) begin
            xCount_V <= sub_ln692_fu_2120_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3657)) begin
        if ((1'b1 == ap_condition_3639)) begin
            xCount_V_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_3665)) begin
            xCount_V_3 <= add_ln691_5_fu_1959_p2;
        end else if ((1'b1 == ap_condition_3660)) begin
            xCount_V_3 <= sub_ln692_1_fu_1948_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_reg_866 <= x_1_reg_4390;
    end else if (((icmp_ln525_fu_1609_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        x_reg_866 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1391_fu_2088_p2) & (icmp_ln1386_reg_4452 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        yCount_V <= add_ln691_fu_2099_p2;
    end else if ((((icmp_ln1386_fu_1830_p2 == 1'd1) & (icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln1391_fu_2088_p2) & (icmp_ln1386_reg_4452 == 1'd0) & (icmp_ln1089_reg_4420 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount_V <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1550_fu_1916_p2) & (icmp_ln1545_reg_4433 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        yCount_V_3 <= add_ln691_3_fu_1927_p2;
    end else if ((((icmp_ln1545_fu_1779_p2 == 1'd1) & (icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln1550_fu_1916_p2) & (icmp_ln1545_reg_4433 == 1'd0) & (icmp_ln1089_reg_4420 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        yCount_V_3 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        y_reg_854 <= y_1_reg_4331;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_reg_854 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3677)) begin
            zonePlateVAddr <= shl_ln_reg_4316;
        end else if ((1'b1 == ap_condition_3673)) begin
            zonePlateVAddr <= add_ln1352_fu_2377_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        zonePlateVAddr_loc_0_fu_424 <= zonePlateVAddr;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1342_reg_4456_pp0_iter3_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter3_reg == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zonePlateVAddr_loc_0_fu_424 <= shl_ln_reg_4316;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln1348_reg_4460_pp0_iter4_reg) & (icmp_ln1342_reg_4456_pp0_iter4_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter4_reg == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zonePlateVAddr_loc_0_fu_424 <= add_ln1352_fu_2377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3682)) begin
            zonePlateVDelta <= ZplateVerContStart;
        end else if ((1'b1 == ap_condition_3673)) begin
            zonePlateVDelta <= add_ln1354_fu_2389_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln527_reg_4416_pp0_iter3_reg == 1'd0) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1303_reg_4555 <= grp_fu_3877_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1303_reg_4555_pp0_iter10_reg <= add_ln1303_reg_4555_pp0_iter9_reg;
        add_ln1303_reg_4555_pp0_iter11_reg <= add_ln1303_reg_4555_pp0_iter10_reg;
        add_ln1303_reg_4555_pp0_iter5_reg <= add_ln1303_reg_4555;
        add_ln1303_reg_4555_pp0_iter6_reg <= add_ln1303_reg_4555_pp0_iter5_reg;
        add_ln1303_reg_4555_pp0_iter7_reg <= add_ln1303_reg_4555_pp0_iter6_reg;
        add_ln1303_reg_4555_pp0_iter8_reg <= add_ln1303_reg_4555_pp0_iter7_reg;
        add_ln1303_reg_4555_pp0_iter9_reg <= add_ln1303_reg_4555_pp0_iter8_reg;
        and_ln1348_reg_4460_pp0_iter2_reg <= and_ln1348_reg_4460_pp0_iter1_reg;
        and_ln1348_reg_4460_pp0_iter3_reg <= and_ln1348_reg_4460_pp0_iter2_reg;
        and_ln1348_reg_4460_pp0_iter4_reg <= and_ln1348_reg_4460_pp0_iter3_reg;
        and_ln1391_reg_4513_pp0_iter2_reg <= and_ln1391_reg_4513;
        and_ln1391_reg_4513_pp0_iter3_reg <= and_ln1391_reg_4513_pp0_iter2_reg;
        and_ln1391_reg_4513_pp0_iter4_reg <= and_ln1391_reg_4513_pp0_iter3_reg;
        and_ln1391_reg_4513_pp0_iter5_reg <= and_ln1391_reg_4513_pp0_iter4_reg;
        and_ln1391_reg_4513_pp0_iter6_reg <= and_ln1391_reg_4513_pp0_iter5_reg;
        and_ln1391_reg_4513_pp0_iter7_reg <= and_ln1391_reg_4513_pp0_iter6_reg;
        and_ln1550_reg_4473_pp0_iter2_reg <= and_ln1550_reg_4473;
        and_ln1550_reg_4473_pp0_iter3_reg <= and_ln1550_reg_4473_pp0_iter2_reg;
        and_ln1550_reg_4473_pp0_iter4_reg <= and_ln1550_reg_4473_pp0_iter3_reg;
        and_ln1550_reg_4473_pp0_iter5_reg <= and_ln1550_reg_4473_pp0_iter4_reg;
        and_ln1550_reg_4473_pp0_iter6_reg <= and_ln1550_reg_4473_pp0_iter5_reg;
        and_ln1550_reg_4473_pp0_iter7_reg <= and_ln1550_reg_4473_pp0_iter6_reg;
        b_reg_4492_pp0_iter10_reg <= b_reg_4492_pp0_iter9_reg;
        b_reg_4492_pp0_iter11_reg <= b_reg_4492_pp0_iter10_reg;
        b_reg_4492_pp0_iter2_reg <= b_reg_4492;
        b_reg_4492_pp0_iter3_reg <= b_reg_4492_pp0_iter2_reg;
        b_reg_4492_pp0_iter4_reg <= b_reg_4492_pp0_iter3_reg;
        b_reg_4492_pp0_iter5_reg <= b_reg_4492_pp0_iter4_reg;
        b_reg_4492_pp0_iter6_reg <= b_reg_4492_pp0_iter5_reg;
        b_reg_4492_pp0_iter7_reg <= b_reg_4492_pp0_iter6_reg;
        b_reg_4492_pp0_iter8_reg <= b_reg_4492_pp0_iter7_reg;
        b_reg_4492_pp0_iter9_reg <= b_reg_4492_pp0_iter8_reg;
        g_2_reg_4571_pp0_iter10_reg <= g_2_reg_4571_pp0_iter9_reg;
        g_2_reg_4571_pp0_iter11_reg <= g_2_reg_4571_pp0_iter10_reg;
        g_2_reg_4571_pp0_iter6_reg <= g_2_reg_4571;
        g_2_reg_4571_pp0_iter7_reg <= g_2_reg_4571_pp0_iter6_reg;
        g_2_reg_4571_pp0_iter8_reg <= g_2_reg_4571_pp0_iter7_reg;
        g_2_reg_4571_pp0_iter9_reg <= g_2_reg_4571_pp0_iter8_reg;
        g_reg_4487_pp0_iter2_reg <= g_reg_4487;
        g_reg_4487_pp0_iter3_reg <= g_reg_4487_pp0_iter2_reg;
        g_reg_4487_pp0_iter4_reg <= g_reg_4487_pp0_iter3_reg;
        icmp_ln1089_reg_4420_pp0_iter10_reg <= icmp_ln1089_reg_4420_pp0_iter9_reg;
        icmp_ln1089_reg_4420_pp0_iter2_reg <= icmp_ln1089_reg_4420_pp0_iter1_reg;
        icmp_ln1089_reg_4420_pp0_iter3_reg <= icmp_ln1089_reg_4420_pp0_iter2_reg;
        icmp_ln1089_reg_4420_pp0_iter4_reg <= icmp_ln1089_reg_4420_pp0_iter3_reg;
        icmp_ln1089_reg_4420_pp0_iter5_reg <= icmp_ln1089_reg_4420_pp0_iter4_reg;
        icmp_ln1089_reg_4420_pp0_iter6_reg <= icmp_ln1089_reg_4420_pp0_iter5_reg;
        icmp_ln1089_reg_4420_pp0_iter7_reg <= icmp_ln1089_reg_4420_pp0_iter6_reg;
        icmp_ln1089_reg_4420_pp0_iter8_reg <= icmp_ln1089_reg_4420_pp0_iter7_reg;
        icmp_ln1089_reg_4420_pp0_iter9_reg <= icmp_ln1089_reg_4420_pp0_iter8_reg;
        icmp_ln1110_reg_4469_pp0_iter2_reg <= icmp_ln1110_reg_4469_pp0_iter1_reg;
        icmp_ln1110_reg_4469_pp0_iter3_reg <= icmp_ln1110_reg_4469_pp0_iter2_reg;
        icmp_ln1110_reg_4469_pp0_iter4_reg <= icmp_ln1110_reg_4469_pp0_iter3_reg;
        icmp_ln1110_reg_4469_pp0_iter5_reg <= icmp_ln1110_reg_4469_pp0_iter4_reg;
        icmp_ln1110_reg_4469_pp0_iter6_reg <= icmp_ln1110_reg_4469_pp0_iter5_reg;
        icmp_ln1110_reg_4469_pp0_iter7_reg <= icmp_ln1110_reg_4469_pp0_iter6_reg;
        icmp_ln1110_reg_4469_pp0_iter8_reg <= icmp_ln1110_reg_4469_pp0_iter7_reg;
        icmp_ln1110_reg_4469_pp0_iter9_reg <= icmp_ln1110_reg_4469_pp0_iter8_reg;
        icmp_ln1225_reg_4521_pp0_iter2_reg <= icmp_ln1225_reg_4521;
        icmp_ln1225_reg_4521_pp0_iter3_reg <= icmp_ln1225_reg_4521_pp0_iter2_reg;
        icmp_ln1225_reg_4521_pp0_iter4_reg <= icmp_ln1225_reg_4521_pp0_iter3_reg;
        icmp_ln1225_reg_4521_pp0_iter5_reg <= icmp_ln1225_reg_4521_pp0_iter4_reg;
        icmp_ln1225_reg_4521_pp0_iter6_reg <= icmp_ln1225_reg_4521_pp0_iter5_reg;
        icmp_ln1225_reg_4521_pp0_iter7_reg <= icmp_ln1225_reg_4521_pp0_iter6_reg;
        icmp_ln1225_reg_4521_pp0_iter8_reg <= icmp_ln1225_reg_4521_pp0_iter7_reg;
        icmp_ln1256_reg_4532_pp0_iter10_reg <= icmp_ln1256_reg_4532_pp0_iter9_reg;
        icmp_ln1256_reg_4532_pp0_iter2_reg <= icmp_ln1256_reg_4532;
        icmp_ln1256_reg_4532_pp0_iter3_reg <= icmp_ln1256_reg_4532_pp0_iter2_reg;
        icmp_ln1256_reg_4532_pp0_iter4_reg <= icmp_ln1256_reg_4532_pp0_iter3_reg;
        icmp_ln1256_reg_4532_pp0_iter5_reg <= icmp_ln1256_reg_4532_pp0_iter4_reg;
        icmp_ln1256_reg_4532_pp0_iter6_reg <= icmp_ln1256_reg_4532_pp0_iter5_reg;
        icmp_ln1256_reg_4532_pp0_iter7_reg <= icmp_ln1256_reg_4532_pp0_iter6_reg;
        icmp_ln1256_reg_4532_pp0_iter8_reg <= icmp_ln1256_reg_4532_pp0_iter7_reg;
        icmp_ln1256_reg_4532_pp0_iter9_reg <= icmp_ln1256_reg_4532_pp0_iter8_reg;
        icmp_ln1258_reg_4536_pp0_iter10_reg <= icmp_ln1258_reg_4536_pp0_iter9_reg;
        icmp_ln1258_reg_4536_pp0_iter2_reg <= icmp_ln1258_reg_4536;
        icmp_ln1258_reg_4536_pp0_iter3_reg <= icmp_ln1258_reg_4536_pp0_iter2_reg;
        icmp_ln1258_reg_4536_pp0_iter4_reg <= icmp_ln1258_reg_4536_pp0_iter3_reg;
        icmp_ln1258_reg_4536_pp0_iter5_reg <= icmp_ln1258_reg_4536_pp0_iter4_reg;
        icmp_ln1258_reg_4536_pp0_iter6_reg <= icmp_ln1258_reg_4536_pp0_iter5_reg;
        icmp_ln1258_reg_4536_pp0_iter7_reg <= icmp_ln1258_reg_4536_pp0_iter6_reg;
        icmp_ln1258_reg_4536_pp0_iter8_reg <= icmp_ln1258_reg_4536_pp0_iter7_reg;
        icmp_ln1258_reg_4536_pp0_iter9_reg <= icmp_ln1258_reg_4536_pp0_iter8_reg;
        icmp_ln1262_reg_4690_pp0_iter10_reg <= icmp_ln1262_reg_4690;
        icmp_ln1264_reg_4694_pp0_iter10_reg <= icmp_ln1264_reg_4694;
        icmp_ln1342_reg_4456_pp0_iter2_reg <= icmp_ln1342_reg_4456_pp0_iter1_reg;
        icmp_ln1342_reg_4456_pp0_iter3_reg <= icmp_ln1342_reg_4456_pp0_iter2_reg;
        icmp_ln1342_reg_4456_pp0_iter4_reg <= icmp_ln1342_reg_4456_pp0_iter3_reg;
        icmp_ln1386_reg_4452_pp0_iter2_reg <= icmp_ln1386_reg_4452_pp0_iter1_reg;
        icmp_ln1386_reg_4452_pp0_iter3_reg <= icmp_ln1386_reg_4452_pp0_iter2_reg;
        icmp_ln1386_reg_4452_pp0_iter4_reg <= icmp_ln1386_reg_4452_pp0_iter3_reg;
        icmp_ln1386_reg_4452_pp0_iter5_reg <= icmp_ln1386_reg_4452_pp0_iter4_reg;
        icmp_ln1386_reg_4452_pp0_iter6_reg <= icmp_ln1386_reg_4452_pp0_iter5_reg;
        icmp_ln1386_reg_4452_pp0_iter7_reg <= icmp_ln1386_reg_4452_pp0_iter6_reg;
        icmp_ln1545_reg_4433_pp0_iter2_reg <= icmp_ln1545_reg_4433_pp0_iter1_reg;
        icmp_ln1545_reg_4433_pp0_iter3_reg <= icmp_ln1545_reg_4433_pp0_iter2_reg;
        icmp_ln1545_reg_4433_pp0_iter4_reg <= icmp_ln1545_reg_4433_pp0_iter3_reg;
        icmp_ln1545_reg_4433_pp0_iter5_reg <= icmp_ln1545_reg_4433_pp0_iter4_reg;
        icmp_ln1545_reg_4433_pp0_iter6_reg <= icmp_ln1545_reg_4433_pp0_iter5_reg;
        icmp_ln1545_reg_4433_pp0_iter7_reg <= icmp_ln1545_reg_4433_pp0_iter6_reg;
        icmp_ln1599_reg_4428_pp0_iter10_reg <= icmp_ln1599_reg_4428_pp0_iter9_reg;
        icmp_ln1599_reg_4428_pp0_iter2_reg <= icmp_ln1599_reg_4428_pp0_iter1_reg;
        icmp_ln1599_reg_4428_pp0_iter3_reg <= icmp_ln1599_reg_4428_pp0_iter2_reg;
        icmp_ln1599_reg_4428_pp0_iter4_reg <= icmp_ln1599_reg_4428_pp0_iter3_reg;
        icmp_ln1599_reg_4428_pp0_iter5_reg <= icmp_ln1599_reg_4428_pp0_iter4_reg;
        icmp_ln1599_reg_4428_pp0_iter6_reg <= icmp_ln1599_reg_4428_pp0_iter5_reg;
        icmp_ln1599_reg_4428_pp0_iter7_reg <= icmp_ln1599_reg_4428_pp0_iter6_reg;
        icmp_ln1599_reg_4428_pp0_iter8_reg <= icmp_ln1599_reg_4428_pp0_iter7_reg;
        icmp_ln1599_reg_4428_pp0_iter9_reg <= icmp_ln1599_reg_4428_pp0_iter8_reg;
        icmp_ln527_reg_4416_pp0_iter10_reg <= icmp_ln527_reg_4416_pp0_iter9_reg;
        icmp_ln527_reg_4416_pp0_iter11_reg <= icmp_ln527_reg_4416_pp0_iter10_reg;
        icmp_ln527_reg_4416_pp0_iter2_reg <= icmp_ln527_reg_4416_pp0_iter1_reg;
        icmp_ln527_reg_4416_pp0_iter3_reg <= icmp_ln527_reg_4416_pp0_iter2_reg;
        icmp_ln527_reg_4416_pp0_iter4_reg <= icmp_ln527_reg_4416_pp0_iter3_reg;
        icmp_ln527_reg_4416_pp0_iter5_reg <= icmp_ln527_reg_4416_pp0_iter4_reg;
        icmp_ln527_reg_4416_pp0_iter6_reg <= icmp_ln527_reg_4416_pp0_iter5_reg;
        icmp_ln527_reg_4416_pp0_iter7_reg <= icmp_ln527_reg_4416_pp0_iter6_reg;
        icmp_ln527_reg_4416_pp0_iter8_reg <= icmp_ln527_reg_4416_pp0_iter7_reg;
        icmp_ln527_reg_4416_pp0_iter9_reg <= icmp_ln527_reg_4416_pp0_iter8_reg;
        icmp_ln878_3_reg_4528_pp0_iter2_reg <= icmp_ln878_3_reg_4528;
        icmp_ln878_3_reg_4528_pp0_iter3_reg <= icmp_ln878_3_reg_4528_pp0_iter2_reg;
        icmp_ln878_3_reg_4528_pp0_iter4_reg <= icmp_ln878_3_reg_4528_pp0_iter3_reg;
        icmp_ln878_3_reg_4528_pp0_iter5_reg <= icmp_ln878_3_reg_4528_pp0_iter4_reg;
        icmp_ln878_3_reg_4528_pp0_iter6_reg <= icmp_ln878_3_reg_4528_pp0_iter5_reg;
        icmp_ln878_3_reg_4528_pp0_iter7_reg <= icmp_ln878_3_reg_4528_pp0_iter6_reg;
        icmp_ln878_3_reg_4528_pp0_iter8_reg <= icmp_ln878_3_reg_4528_pp0_iter7_reg;
        icmp_ln878_3_reg_4528_pp0_iter9_reg <= icmp_ln878_3_reg_4528_pp0_iter8_reg;
        icmp_ln878_4_reg_4517_pp0_iter2_reg <= icmp_ln878_4_reg_4517;
        icmp_ln878_4_reg_4517_pp0_iter3_reg <= icmp_ln878_4_reg_4517_pp0_iter2_reg;
        icmp_ln878_4_reg_4517_pp0_iter4_reg <= icmp_ln878_4_reg_4517_pp0_iter3_reg;
        icmp_ln878_4_reg_4517_pp0_iter5_reg <= icmp_ln878_4_reg_4517_pp0_iter4_reg;
        icmp_ln878_4_reg_4517_pp0_iter6_reg <= icmp_ln878_4_reg_4517_pp0_iter5_reg;
        icmp_ln878_4_reg_4517_pp0_iter7_reg <= icmp_ln878_4_reg_4517_pp0_iter6_reg;
        icmp_ln878_5_reg_4477_pp0_iter2_reg <= icmp_ln878_5_reg_4477;
        icmp_ln878_5_reg_4477_pp0_iter3_reg <= icmp_ln878_5_reg_4477_pp0_iter2_reg;
        icmp_ln878_5_reg_4477_pp0_iter4_reg <= icmp_ln878_5_reg_4477_pp0_iter3_reg;
        icmp_ln878_5_reg_4477_pp0_iter5_reg <= icmp_ln878_5_reg_4477_pp0_iter4_reg;
        icmp_ln878_5_reg_4477_pp0_iter6_reg <= icmp_ln878_5_reg_4477_pp0_iter5_reg;
        icmp_ln878_5_reg_4477_pp0_iter7_reg <= icmp_ln878_5_reg_4477_pp0_iter6_reg;
        outpix_val_V_0_14_reg_4566_pp0_iter6_reg <= outpix_val_V_0_14_reg_4566;
        outpix_val_V_0_14_reg_4566_pp0_iter7_reg <= outpix_val_V_0_14_reg_4566_pp0_iter6_reg;
        outpix_val_V_0_14_reg_4566_pp0_iter8_reg <= outpix_val_V_0_14_reg_4566_pp0_iter7_reg;
        outpix_val_V_0_14_reg_4566_pp0_iter9_reg <= outpix_val_V_0_14_reg_4566_pp0_iter8_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter10_reg <= outpix_val_V_0_15_reg_4395_pp0_iter9_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter11_reg <= outpix_val_V_0_15_reg_4395_pp0_iter10_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter2_reg <= outpix_val_V_0_15_reg_4395_pp0_iter1_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter3_reg <= outpix_val_V_0_15_reg_4395_pp0_iter2_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter4_reg <= outpix_val_V_0_15_reg_4395_pp0_iter3_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter5_reg <= outpix_val_V_0_15_reg_4395_pp0_iter4_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter6_reg <= outpix_val_V_0_15_reg_4395_pp0_iter5_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter7_reg <= outpix_val_V_0_15_reg_4395_pp0_iter6_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter8_reg <= outpix_val_V_0_15_reg_4395_pp0_iter7_reg;
        outpix_val_V_0_15_reg_4395_pp0_iter9_reg <= outpix_val_V_0_15_reg_4395_pp0_iter8_reg;
        r_reg_4481_pp0_iter2_reg <= r_reg_4481;
        r_reg_4481_pp0_iter3_reg <= r_reg_4481_pp0_iter2_reg;
        r_reg_4481_pp0_iter4_reg <= r_reg_4481_pp0_iter3_reg;
        x_reg_866_pp0_iter2_reg <= x_reg_866_pp0_iter1_reg;
        x_reg_866_pp0_iter3_reg <= x_reg_866_pp0_iter2_reg;
        x_reg_866_pp0_iter4_reg <= x_reg_866_pp0_iter3_reg;
        x_reg_866_pp0_iter5_reg <= x_reg_866_pp0_iter4_reg;
        x_reg_866_pp0_iter6_reg <= x_reg_866_pp0_iter5_reg;
        x_reg_866_pp0_iter7_reg <= x_reg_866_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1609_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln1517_reg_4345 <= add_ln1517_fu_1630_p2;
        cmp11_i303_reg_4340 <= cmp11_i303_fu_1614_p2;
        icmp_ln1607_1_reg_4356 <= icmp_ln1607_1_fu_1641_p2;
        icmp_ln1607_2_reg_4367 <= icmp_ln1607_2_fu_1653_p2;
        icmp_ln1607_reg_4350 <= icmp_ln1607_fu_1635_p2;
        or_ln1607_reg_4362 <= or_ln1607_fu_1647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1342_fu_1854_p2 == 1'd0) & (icmp_ln527_fu_1756_p2 == 1'd0) & (patternId == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1348_reg_4460 <= and_ln1348_fu_1860_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1348_reg_4460_pp0_iter1_reg <= and_ln1348_reg_4460;
        icmp_ln1089_reg_4420 <= icmp_ln1089_fu_1761_p2;
        icmp_ln1089_reg_4420_pp0_iter1_reg <= icmp_ln1089_reg_4420;
        icmp_ln1110_reg_4469_pp0_iter1_reg <= icmp_ln1110_reg_4469;
        icmp_ln1342_reg_4456_pp0_iter1_reg <= icmp_ln1342_reg_4456;
        icmp_ln1386_reg_4452_pp0_iter1_reg <= icmp_ln1386_reg_4452;
        icmp_ln1545_reg_4433_pp0_iter1_reg <= icmp_ln1545_reg_4433;
        icmp_ln1599_reg_4428_pp0_iter1_reg <= icmp_ln1599_reg_4428;
        icmp_ln527_reg_4416 <= icmp_ln527_fu_1756_p2;
        icmp_ln527_reg_4416_pp0_iter1_reg <= icmp_ln527_reg_4416;
        outpix_val_V_0_15_reg_4395 <= outpix_val_V_0_15_fu_1736_p1;
        outpix_val_V_0_15_reg_4395_pp0_iter1_reg <= outpix_val_V_0_15_reg_4395;
        x_reg_866_pp0_iter1_reg <= x_reg_866;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1386_reg_4452 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1391_reg_4513 <= and_ln1391_fu_2088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1545_reg_4433 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1550_reg_4473 <= and_ln1550_fu_1916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter0_hBarSel_4_flag_2_reg_1047;
        ap_phi_reg_pp0_iter1_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter0_hBarSel_4_flag_3_reg_1076;
        ap_phi_reg_pp0_iter1_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter0_hBarSel_4_loc_2_reg_1067;
        ap_phi_reg_pp0_iter1_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter0_hBarSel_4_loc_3_reg_1103;
        ap_phi_reg_pp0_iter1_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter0_hBarSel_4_new_2_reg_1058;
        ap_phi_reg_pp0_iter1_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter0_hBarSel_4_new_3_reg_1091;
        ap_phi_reg_pp0_iter1_phi_ln1578_reg_1019 <= ap_phi_reg_pp0_iter0_phi_ln1578_reg_1019;
        ap_phi_reg_pp0_iter1_shl_i320452_reg_1033 <= ap_phi_reg_pp0_iter0_shl_i320452_reg_1033;
        ap_phi_reg_pp0_iter1_shl_i320453_reg_995 <= ap_phi_reg_pp0_iter0_shl_i320453_reg_995;
        ap_phi_reg_pp0_iter1_shl_i320457_reg_975 <= ap_phi_reg_pp0_iter0_shl_i320457_reg_975;
        ap_phi_reg_pp0_iter1_shl_i385473_reg_930 <= ap_phi_reg_pp0_iter0_shl_i385473_reg_930;
        ap_phi_reg_pp0_iter1_shl_i385477_reg_910 <= ap_phi_reg_pp0_iter0_shl_i385477_reg_910;
        ap_phi_reg_pp0_iter1_vBarSel_2_loc_3_reg_920 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_3_reg_920;
        ap_phi_reg_pp0_iter1_vBarSel_2_loc_4_reg_900 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_4_reg_900;
        ap_phi_reg_pp0_iter1_vBarSel_loc_3_reg_985 <= ap_phi_reg_pp0_iter0_vBarSel_loc_3_reg_985;
        ap_phi_reg_pp0_iter1_vBarSel_loc_4_reg_965 <= ap_phi_reg_pp0_iter0_vBarSel_loc_4_reg_965;
        x_1_reg_4390 <= x_1_fu_1730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter1_hBarSel_4_flag_2_reg_1047;
        ap_phi_reg_pp0_iter2_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter1_hBarSel_4_flag_3_reg_1076;
        ap_phi_reg_pp0_iter2_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter1_hBarSel_4_loc_2_reg_1067;
        ap_phi_reg_pp0_iter2_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter1_hBarSel_4_loc_3_reg_1103;
        ap_phi_reg_pp0_iter2_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter1_hBarSel_4_new_2_reg_1058;
        ap_phi_reg_pp0_iter2_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter1_hBarSel_4_new_3_reg_1091;
        ap_phi_reg_pp0_iter2_phi_ln1578_reg_1019 <= ap_phi_reg_pp0_iter1_phi_ln1578_reg_1019;
        ap_phi_reg_pp0_iter2_shl_i320452_reg_1033 <= ap_phi_reg_pp0_iter1_shl_i320452_reg_1033;
        ap_phi_reg_pp0_iter2_shl_i320453_reg_995 <= ap_phi_reg_pp0_iter1_shl_i320453_reg_995;
        ap_phi_reg_pp0_iter2_shl_i320457_reg_975 <= ap_phi_reg_pp0_iter1_shl_i320457_reg_975;
        ap_phi_reg_pp0_iter2_shl_i385473_reg_930 <= ap_phi_reg_pp0_iter1_shl_i385473_reg_930;
        ap_phi_reg_pp0_iter2_shl_i385477_reg_910 <= ap_phi_reg_pp0_iter1_shl_i385477_reg_910;
        ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_889 <= ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_889;
        ap_phi_reg_pp0_iter2_vBarSel_2_loc_3_reg_920 <= ap_phi_reg_pp0_iter1_vBarSel_2_loc_3_reg_920;
        ap_phi_reg_pp0_iter2_vBarSel_2_loc_4_reg_900 <= ap_phi_reg_pp0_iter1_vBarSel_2_loc_4_reg_900;
        ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_954 <= ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_954;
        ap_phi_reg_pp0_iter2_vBarSel_loc_3_reg_985 <= ap_phi_reg_pp0_iter1_vBarSel_loc_3_reg_985;
        ap_phi_reg_pp0_iter2_vBarSel_loc_4_reg_965 <= ap_phi_reg_pp0_iter1_vBarSel_loc_4_reg_965;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter2_hBarSel_4_flag_2_reg_1047;
        ap_phi_reg_pp0_iter3_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter2_hBarSel_4_flag_3_reg_1076;
        ap_phi_reg_pp0_iter3_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter2_hBarSel_4_loc_2_reg_1067;
        ap_phi_reg_pp0_iter3_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter2_hBarSel_4_loc_3_reg_1103;
        ap_phi_reg_pp0_iter3_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter2_hBarSel_4_new_2_reg_1058;
        ap_phi_reg_pp0_iter3_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter2_hBarSel_4_new_3_reg_1091;
        ap_phi_reg_pp0_iter3_phi_ln1578_reg_1019 <= ap_phi_reg_pp0_iter2_phi_ln1578_reg_1019;
        ap_phi_reg_pp0_iter3_shl_i320452_reg_1033 <= ap_phi_reg_pp0_iter2_shl_i320452_reg_1033;
        ap_phi_reg_pp0_iter3_shl_i320453_reg_995 <= ap_phi_reg_pp0_iter2_shl_i320453_reg_995;
        ap_phi_reg_pp0_iter3_shl_i320457_reg_975 <= ap_phi_reg_pp0_iter2_shl_i320457_reg_975;
        ap_phi_reg_pp0_iter3_shl_i385473_reg_930 <= ap_phi_reg_pp0_iter2_shl_i385473_reg_930;
        ap_phi_reg_pp0_iter3_shl_i385477_reg_910 <= ap_phi_reg_pp0_iter2_shl_i385477_reg_910;
        ap_phi_reg_pp0_iter3_vBarSel_2_loc_2_reg_889 <= ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_889;
        ap_phi_reg_pp0_iter3_vBarSel_2_loc_3_reg_920 <= ap_phi_reg_pp0_iter2_vBarSel_2_loc_3_reg_920;
        ap_phi_reg_pp0_iter3_vBarSel_2_loc_4_reg_900 <= ap_phi_reg_pp0_iter2_vBarSel_2_loc_4_reg_900;
        ap_phi_reg_pp0_iter3_vBarSel_loc_2_reg_954 <= ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_954;
        ap_phi_reg_pp0_iter3_vBarSel_loc_3_reg_985 <= ap_phi_reg_pp0_iter2_vBarSel_loc_3_reg_985;
        ap_phi_reg_pp0_iter3_vBarSel_loc_4_reg_965 <= ap_phi_reg_pp0_iter2_vBarSel_loc_4_reg_965;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter3_hBarSel_4_flag_2_reg_1047;
        ap_phi_reg_pp0_iter4_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter3_hBarSel_4_flag_3_reg_1076;
        ap_phi_reg_pp0_iter4_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter3_hBarSel_4_loc_2_reg_1067;
        ap_phi_reg_pp0_iter4_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter3_hBarSel_4_loc_3_reg_1103;
        ap_phi_reg_pp0_iter4_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter3_hBarSel_4_new_2_reg_1058;
        ap_phi_reg_pp0_iter4_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter3_hBarSel_4_new_3_reg_1091;
        ap_phi_reg_pp0_iter4_phi_ln1578_reg_1019 <= ap_phi_reg_pp0_iter3_phi_ln1578_reg_1019;
        ap_phi_reg_pp0_iter4_shl_i320452_reg_1033 <= ap_phi_reg_pp0_iter3_shl_i320452_reg_1033;
        ap_phi_reg_pp0_iter4_shl_i320453_reg_995 <= ap_phi_reg_pp0_iter3_shl_i320453_reg_995;
        ap_phi_reg_pp0_iter4_shl_i320457_reg_975 <= ap_phi_reg_pp0_iter3_shl_i320457_reg_975;
        ap_phi_reg_pp0_iter4_shl_i385473_reg_930 <= ap_phi_reg_pp0_iter3_shl_i385473_reg_930;
        ap_phi_reg_pp0_iter4_shl_i385477_reg_910 <= ap_phi_reg_pp0_iter3_shl_i385477_reg_910;
        ap_phi_reg_pp0_iter4_vBarSel_2_loc_2_reg_889 <= ap_phi_reg_pp0_iter3_vBarSel_2_loc_2_reg_889;
        ap_phi_reg_pp0_iter4_vBarSel_2_loc_3_reg_920 <= ap_phi_reg_pp0_iter3_vBarSel_2_loc_3_reg_920;
        ap_phi_reg_pp0_iter4_vBarSel_2_loc_4_reg_900 <= ap_phi_reg_pp0_iter3_vBarSel_2_loc_4_reg_900;
        ap_phi_reg_pp0_iter4_vBarSel_loc_2_reg_954 <= ap_phi_reg_pp0_iter3_vBarSel_loc_2_reg_954;
        ap_phi_reg_pp0_iter4_vBarSel_loc_3_reg_985 <= ap_phi_reg_pp0_iter3_vBarSel_loc_3_reg_985;
        ap_phi_reg_pp0_iter4_vBarSel_loc_4_reg_965 <= ap_phi_reg_pp0_iter3_vBarSel_loc_4_reg_965;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter4_hBarSel_4_flag_2_reg_1047;
        ap_phi_reg_pp0_iter5_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter4_hBarSel_4_flag_3_reg_1076;
        ap_phi_reg_pp0_iter5_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter4_hBarSel_4_loc_2_reg_1067;
        ap_phi_reg_pp0_iter5_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter4_hBarSel_4_loc_3_reg_1103;
        ap_phi_reg_pp0_iter5_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter4_hBarSel_4_new_2_reg_1058;
        ap_phi_reg_pp0_iter5_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter4_hBarSel_4_new_3_reg_1091;
        ap_phi_reg_pp0_iter5_phi_ln1578_reg_1019 <= ap_phi_reg_pp0_iter4_phi_ln1578_reg_1019;
        ap_phi_reg_pp0_iter5_shl_i320452_reg_1033 <= ap_phi_reg_pp0_iter4_shl_i320452_reg_1033;
        ap_phi_reg_pp0_iter5_shl_i320453_reg_995 <= ap_phi_reg_pp0_iter4_shl_i320453_reg_995;
        ap_phi_reg_pp0_iter5_shl_i320457_reg_975 <= ap_phi_reg_pp0_iter4_shl_i320457_reg_975;
        ap_phi_reg_pp0_iter5_shl_i385473_reg_930 <= ap_phi_reg_pp0_iter4_shl_i385473_reg_930;
        ap_phi_reg_pp0_iter5_shl_i385477_reg_910 <= ap_phi_reg_pp0_iter4_shl_i385477_reg_910;
        ap_phi_reg_pp0_iter5_vBarSel_2_loc_2_reg_889 <= ap_phi_reg_pp0_iter4_vBarSel_2_loc_2_reg_889;
        ap_phi_reg_pp0_iter5_vBarSel_2_loc_3_reg_920 <= ap_phi_reg_pp0_iter4_vBarSel_2_loc_3_reg_920;
        ap_phi_reg_pp0_iter5_vBarSel_2_loc_4_reg_900 <= ap_phi_reg_pp0_iter4_vBarSel_2_loc_4_reg_900;
        ap_phi_reg_pp0_iter5_vBarSel_loc_2_reg_954 <= ap_phi_reg_pp0_iter4_vBarSel_loc_2_reg_954;
        ap_phi_reg_pp0_iter5_vBarSel_loc_3_reg_985 <= ap_phi_reg_pp0_iter4_vBarSel_loc_3_reg_985;
        ap_phi_reg_pp0_iter5_vBarSel_loc_4_reg_965 <= ap_phi_reg_pp0_iter4_vBarSel_loc_4_reg_965;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter5_hBarSel_4_flag_2_reg_1047;
        ap_phi_reg_pp0_iter6_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter5_hBarSel_4_flag_3_reg_1076;
        ap_phi_reg_pp0_iter6_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter5_hBarSel_4_loc_2_reg_1067;
        ap_phi_reg_pp0_iter6_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter5_hBarSel_4_loc_3_reg_1103;
        ap_phi_reg_pp0_iter6_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter5_hBarSel_4_new_2_reg_1058;
        ap_phi_reg_pp0_iter6_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter5_hBarSel_4_new_3_reg_1091;
        ap_phi_reg_pp0_iter6_phi_ln1578_reg_1019 <= ap_phi_reg_pp0_iter5_phi_ln1578_reg_1019;
        ap_phi_reg_pp0_iter6_shl_i320452_reg_1033 <= ap_phi_reg_pp0_iter5_shl_i320452_reg_1033;
        ap_phi_reg_pp0_iter6_shl_i320453_reg_995 <= ap_phi_reg_pp0_iter5_shl_i320453_reg_995;
        ap_phi_reg_pp0_iter6_shl_i320457_reg_975 <= ap_phi_reg_pp0_iter5_shl_i320457_reg_975;
        ap_phi_reg_pp0_iter6_shl_i385473_reg_930 <= ap_phi_reg_pp0_iter5_shl_i385473_reg_930;
        ap_phi_reg_pp0_iter6_shl_i385477_reg_910 <= ap_phi_reg_pp0_iter5_shl_i385477_reg_910;
        ap_phi_reg_pp0_iter6_vBarSel_2_loc_2_reg_889 <= ap_phi_reg_pp0_iter5_vBarSel_2_loc_2_reg_889;
        ap_phi_reg_pp0_iter6_vBarSel_2_loc_3_reg_920 <= ap_phi_reg_pp0_iter5_vBarSel_2_loc_3_reg_920;
        ap_phi_reg_pp0_iter6_vBarSel_2_loc_4_reg_900 <= ap_phi_reg_pp0_iter5_vBarSel_2_loc_4_reg_900;
        ap_phi_reg_pp0_iter6_vBarSel_loc_2_reg_954 <= ap_phi_reg_pp0_iter5_vBarSel_loc_2_reg_954;
        ap_phi_reg_pp0_iter6_vBarSel_loc_3_reg_985 <= ap_phi_reg_pp0_iter5_vBarSel_loc_3_reg_985;
        ap_phi_reg_pp0_iter6_vBarSel_loc_4_reg_965 <= ap_phi_reg_pp0_iter5_vBarSel_loc_4_reg_965;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter6_hBarSel_4_flag_2_reg_1047;
        ap_phi_reg_pp0_iter7_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter6_hBarSel_4_flag_3_reg_1076;
        ap_phi_reg_pp0_iter7_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter6_hBarSel_4_loc_2_reg_1067;
        ap_phi_reg_pp0_iter7_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter6_hBarSel_4_loc_3_reg_1103;
        ap_phi_reg_pp0_iter7_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter6_hBarSel_4_new_2_reg_1058;
        ap_phi_reg_pp0_iter7_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter6_hBarSel_4_new_3_reg_1091;
        ap_phi_reg_pp0_iter7_phi_ln1578_reg_1019 <= ap_phi_reg_pp0_iter6_phi_ln1578_reg_1019;
        ap_phi_reg_pp0_iter7_shl_i320452_reg_1033 <= ap_phi_reg_pp0_iter6_shl_i320452_reg_1033;
        ap_phi_reg_pp0_iter7_shl_i320453_reg_995 <= ap_phi_reg_pp0_iter6_shl_i320453_reg_995;
        ap_phi_reg_pp0_iter7_shl_i320457_reg_975 <= ap_phi_reg_pp0_iter6_shl_i320457_reg_975;
        ap_phi_reg_pp0_iter7_shl_i385473_reg_930 <= ap_phi_reg_pp0_iter6_shl_i385473_reg_930;
        ap_phi_reg_pp0_iter7_shl_i385477_reg_910 <= ap_phi_reg_pp0_iter6_shl_i385477_reg_910;
        ap_phi_reg_pp0_iter7_vBarSel_2_loc_2_reg_889 <= ap_phi_reg_pp0_iter6_vBarSel_2_loc_2_reg_889;
        ap_phi_reg_pp0_iter7_vBarSel_2_loc_3_reg_920 <= ap_phi_reg_pp0_iter6_vBarSel_2_loc_3_reg_920;
        ap_phi_reg_pp0_iter7_vBarSel_2_loc_4_reg_900 <= ap_phi_reg_pp0_iter6_vBarSel_2_loc_4_reg_900;
        ap_phi_reg_pp0_iter7_vBarSel_loc_2_reg_954 <= ap_phi_reg_pp0_iter6_vBarSel_loc_2_reg_954;
        ap_phi_reg_pp0_iter7_vBarSel_loc_3_reg_985 <= ap_phi_reg_pp0_iter6_vBarSel_loc_3_reg_985;
        ap_phi_reg_pp0_iter7_vBarSel_loc_4_reg_965 <= ap_phi_reg_pp0_iter6_vBarSel_loc_4_reg_965;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter7_hBarSel_4_flag_2_reg_1047;
        ap_phi_reg_pp0_iter8_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter7_hBarSel_4_flag_3_reg_1076;
        ap_phi_reg_pp0_iter8_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter7_hBarSel_4_loc_2_reg_1067;
        ap_phi_reg_pp0_iter8_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter7_hBarSel_4_loc_3_reg_1103;
        ap_phi_reg_pp0_iter8_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter7_hBarSel_4_new_2_reg_1058;
        ap_phi_reg_pp0_iter8_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter7_hBarSel_4_new_3_reg_1091;
        ap_phi_reg_pp0_iter8_phi_ln1578_reg_1019 <= ap_phi_reg_pp0_iter7_phi_ln1578_reg_1019;
        ap_phi_reg_pp0_iter8_shl_i320452_reg_1033 <= ap_phi_reg_pp0_iter7_shl_i320452_reg_1033;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_hBarSel_4_flag_2_reg_1047 <= ap_phi_reg_pp0_iter8_hBarSel_4_flag_2_reg_1047;
        ap_phi_reg_pp0_iter9_hBarSel_4_flag_3_reg_1076 <= ap_phi_reg_pp0_iter8_hBarSel_4_flag_3_reg_1076;
        ap_phi_reg_pp0_iter9_hBarSel_4_loc_2_reg_1067 <= ap_phi_reg_pp0_iter8_hBarSel_4_loc_2_reg_1067;
        ap_phi_reg_pp0_iter9_hBarSel_4_loc_3_reg_1103 <= ap_phi_reg_pp0_iter8_hBarSel_4_loc_3_reg_1103;
        ap_phi_reg_pp0_iter9_hBarSel_4_new_2_reg_1058 <= ap_phi_reg_pp0_iter8_hBarSel_4_new_2_reg_1058;
        ap_phi_reg_pp0_iter9_hBarSel_4_new_3_reg_1091 <= ap_phi_reg_pp0_iter8_hBarSel_4_new_3_reg_1091;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie_V <= ret_6_fu_3306_p3;
        gSerie_V <= ret_5_fu_3270_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_reg_4492 <= b_fu_2059_p3;
        g_reg_4487 <= g_fu_2027_p3;
        r_reg_4481 <= r_fu_1995_p3;
        zext_ln1301_1_reg_4506[7 : 0] <= zext_ln1301_1_fu_2071_p1[7 : 0];
        zext_ln1301_reg_4500[7 : 0] <= zext_ln1301_fu_2067_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (count_flag_0_load_load_fu_1694_p1 == 1'd1))) begin
        count <= count_new_0_fu_432;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_reg_4416_pp0_iter4_reg == 1'd0) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_2_reg_4571 <= g_2_fu_2364_p3;
        outpix_val_V_0_14_reg_4566 <= outpix_val_V_0_14_fu_2358_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2733_p1 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_fu_1181_p1 == 1'd1) & (icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        hBarSel_2 <= grp_load_fu_1184_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd0) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4690 == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_new_0_fu_444 <= ap_phi_mux_hBarSel_4_new_3_phi_fu_1094_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (hdata_flag_0_load_load_fu_1682_p1 == 1'd1))) begin
        hdata[7 : 0] <= hdata_new_0_fu_408[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_0_fu_408[7 : 0] <= zext_ln653_fu_3454_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1756_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1110_reg_4469 <= icmp_ln1110_fu_1897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1225_reg_4521 <= icmp_ln1225_fu_2143_p2;
        icmp_ln1256_reg_4532 <= icmp_ln1256_fu_2191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1256_fu_2191_p2 == 1'd1) & (patternId == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1258_reg_4536 <= icmp_ln1258_fu_2203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1262_reg_4690 <= icmp_ln1262_fu_2772_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1262_fu_2772_p2 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1264_reg_4694 <= icmp_ln1264_fu_2788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1756_p2 == 1'd0) & (patternId == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1342_reg_4456 <= icmp_ln1342_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1756_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1386_reg_4452 <= icmp_ln1386_fu_1830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1756_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1545_reg_4433 <= icmp_ln1545_fu_1779_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_fu_1756_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1599_reg_4428 <= icmp_ln1599_fu_1767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1089_reg_4420 == 1'd0) & (patternId == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln878_3_reg_4528 <= icmp_ln878_3_fu_2163_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1089_reg_4420 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln878_4_reg_4517 <= icmp_ln878_4_fu_2115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1089_reg_4420 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln878_5_reg_4477 <= icmp_ln878_5_fu_1943_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_reg_4416_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_0_3_load_reg_4833 <= ap_sig_allocacmp_outpix_val_V_0_3_load;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        outpix_val_V_1_16_reg_4310 <= outpix_val_V_1_16_fu_1485_p3;
        rampStart_1_reg_4298 <= rampStart;
        shl_ln_reg_4316[15 : 8] <= shl_ln_fu_1493_p3[15 : 8];
        zext_ln1098_reg_4305[7 : 0] <= zext_ln1098_fu_1417_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_3_reg_4698 <= grp_tpgPatternDPColorSquare_fu_1115_ap_return_1;
        outpix_val_V_2_5_reg_4703 <= grp_tpgPatternDPColorSquare_fu_1115_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_1_reg_4738 <= grp_tpgPatternCrossHatch_fu_1160_ap_return_1;
        outpix_val_V_2_2_reg_4743 <= grp_tpgPatternCrossHatch_fu_1160_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rSerie_V <= ret_4_fu_2865_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampStart <= add_ln711_fu_1662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (rampVal_3_flag_0_load_load_fu_1718_p1 == 1'd1))) begin
        rampVal_1[7 : 0] <= rampVal_3_new_0_fu_472[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (rampVal_2_flag_0_load_load_fu_1659_p1 == 1'd1))) begin
        rampVal_2 <= rampVal_2_new_0_fu_388;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_0_fu_388 <= add_ln1632_fu_3198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_0_fu_472[7 : 0] <= zext_ln549_fu_3736_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (grp_load_fu_1187_p1 == 1'd1))) begin
        s <= grp_load_fu_1190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_1_reg_4331 <= y_1_fu_1599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln527_reg_4416_pp0_iter4_reg == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zonePlateVAddr_loc_0_load_1_reg_4577 <= ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_condition_pp0_exit_iter9_state12 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter9_state12 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln527_fu_1756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1395)) begin
        if ((icmp_ln878_3_reg_4528_pp0_iter9_reg == 1'd0)) begin
            ap_phi_mux_hBarSel_4_flag_3_phi_fu_1080_p6 = 1'd1;
        end else if ((icmp_ln878_3_reg_4528_pp0_iter9_reg == 1'd1)) begin
            ap_phi_mux_hBarSel_4_flag_3_phi_fu_1080_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1047;
        end else begin
            ap_phi_mux_hBarSel_4_flag_3_phi_fu_1080_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1076;
        end
    end else begin
        ap_phi_mux_hBarSel_4_flag_3_phi_fu_1080_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1076;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1395)) begin
        if ((icmp_ln878_3_reg_4528_pp0_iter9_reg == 1'd0)) begin
            ap_phi_mux_hBarSel_4_loc_3_phi_fu_1106_p6 = and_ln1248_cast_fu_2957_p1;
        end else if ((icmp_ln878_3_reg_4528_pp0_iter9_reg == 1'd1)) begin
            ap_phi_mux_hBarSel_4_loc_3_phi_fu_1106_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1067;
        end else begin
            ap_phi_mux_hBarSel_4_loc_3_phi_fu_1106_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1103;
        end
    end else begin
        ap_phi_mux_hBarSel_4_loc_3_phi_fu_1106_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1103;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1395)) begin
        if ((icmp_ln878_3_reg_4528_pp0_iter9_reg == 1'd0)) begin
            ap_phi_mux_hBarSel_4_new_3_phi_fu_1094_p6 = and_ln1248_cast_fu_2957_p1;
        end else if ((icmp_ln878_3_reg_4528_pp0_iter9_reg == 1'd1)) begin
            ap_phi_mux_hBarSel_4_new_3_phi_fu_1094_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1058;
        end else begin
            ap_phi_mux_hBarSel_4_new_3_phi_fu_1094_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1091;
        end
    end else begin
        ap_phi_mux_hBarSel_4_new_3_phi_fu_1094_p6 = ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1091;
    end
end

always @ (*) begin
    if ((((icmp_ln1386_reg_4452_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)) | ((1'd1 == and_ln1391_reg_4513_pp0_iter7_reg) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)))) begin
        ap_phi_mux_shl_i320453_phi_fu_998_p4 = shl_i_fu_2596_p3;
    end else begin
        ap_phi_mux_shl_i320453_phi_fu_998_p4 = ap_phi_reg_pp0_iter8_shl_i320453_reg_995;
    end
end

always @ (*) begin
    if ((((icmp_ln1386_reg_4452_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)) | ((1'd1 == and_ln1391_reg_4513_pp0_iter7_reg) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)))) begin
        ap_phi_mux_shl_i320457_phi_fu_978_p4 = shl_i_fu_2596_p3;
    end else begin
        ap_phi_mux_shl_i320457_phi_fu_978_p4 = ap_phi_reg_pp0_iter8_shl_i320457_reg_975;
    end
end

always @ (*) begin
    if ((((icmp_ln1545_reg_4433_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)) | ((1'd1 == and_ln1550_reg_4473_pp0_iter7_reg) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)))) begin
        ap_phi_mux_shl_i385473_phi_fu_933_p4 = shl_i3_fu_2548_p3;
    end else begin
        ap_phi_mux_shl_i385473_phi_fu_933_p4 = ap_phi_reg_pp0_iter8_shl_i385473_reg_930;
    end
end

always @ (*) begin
    if ((((icmp_ln1545_reg_4433_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)) | ((1'd1 == and_ln1550_reg_4473_pp0_iter7_reg) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)))) begin
        ap_phi_mux_shl_i385477_phi_fu_913_p4 = shl_i3_fu_2548_p3;
    end else begin
        ap_phi_mux_shl_i385477_phi_fu_913_p4 = ap_phi_reg_pp0_iter8_shl_i385477_reg_910;
    end
end

always @ (*) begin
    if ((((icmp_ln1545_reg_4433_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)) | ((1'd1 == and_ln1550_reg_4473_pp0_iter7_reg) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)))) begin
        ap_phi_mux_vBarSel_2_loc_3_phi_fu_923_p4 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_889;
    end else begin
        ap_phi_mux_vBarSel_2_loc_3_phi_fu_923_p4 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_920;
    end
end

always @ (*) begin
    if ((((icmp_ln1545_reg_4433_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)) | ((1'd1 == and_ln1550_reg_4473_pp0_iter7_reg) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)))) begin
        ap_phi_mux_vBarSel_2_loc_4_phi_fu_903_p4 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_889;
    end else begin
        ap_phi_mux_vBarSel_2_loc_4_phi_fu_903_p4 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_900;
    end
end

always @ (*) begin
    if ((((icmp_ln878_5_reg_4477_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)) | ((icmp_ln878_5_reg_4477_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15)))) begin
        ap_phi_mux_vBarSel_2_loc_5_phi_fu_943_p6 = ap_phi_mux_vBarSel_2_loc_4_phi_fu_903_p4;
    end else if (((icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15))) begin
        ap_phi_mux_vBarSel_2_loc_5_phi_fu_943_p6 = ap_phi_mux_vBarSel_2_loc_3_phi_fu_923_p4;
    end else begin
        ap_phi_mux_vBarSel_2_loc_5_phi_fu_943_p6 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_5_reg_940;
    end
end

always @ (*) begin
    if ((((icmp_ln1386_reg_4452_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)) | ((1'd1 == and_ln1391_reg_4513_pp0_iter7_reg) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)))) begin
        ap_phi_mux_vBarSel_loc_3_phi_fu_988_p4 = ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_954;
    end else begin
        ap_phi_mux_vBarSel_loc_3_phi_fu_988_p4 = ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_985;
    end
end

always @ (*) begin
    if ((((icmp_ln1386_reg_4452_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)) | ((1'd1 == and_ln1391_reg_4513_pp0_iter7_reg) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)))) begin
        ap_phi_mux_vBarSel_loc_4_phi_fu_968_p4 = ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_954;
    end else begin
        ap_phi_mux_vBarSel_loc_4_phi_fu_968_p4 = ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_965;
    end
end

always @ (*) begin
    if ((((icmp_ln878_4_reg_4517_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)) | ((icmp_ln878_4_reg_4517_pp0_iter7_reg == 1'd1) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11)))) begin
        ap_phi_mux_vBarSel_loc_5_phi_fu_1008_p6 = ap_phi_mux_vBarSel_loc_4_phi_fu_968_p4;
    end else if (((icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11))) begin
        ap_phi_mux_vBarSel_loc_5_phi_fu_1008_p6 = ap_phi_mux_vBarSel_loc_3_phi_fu_988_p4;
    end else begin
        ap_phi_mux_vBarSel_loc_5_phi_fu_1008_p6 = ap_phi_reg_pp0_iter8_vBarSel_loc_5_reg_1005;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln527_reg_4416 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_x_phi_fu_870_p4 = x_1_reg_4390;
    end else begin
        ap_phi_mux_x_phi_fu_870_p4 = x_reg_866;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd0) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4690 == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_sig_allocacmp_hBarSel_4_flag_0_load_1 = ap_phi_mux_hBarSel_4_flag_3_phi_fu_1080_p6;
    end else begin
        ap_sig_allocacmp_hBarSel_4_flag_0_load_1 = hBarSel_4_flag_0_fu_448;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd0) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4690 == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_sig_allocacmp_hBarSel_4_loc_0_load = ap_phi_mux_hBarSel_4_loc_3_phi_fu_1106_p6;
    end else begin
        ap_sig_allocacmp_hBarSel_4_loc_0_load = hBarSel_4_loc_0_fu_440;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd0) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1262_reg_4690 == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_sig_allocacmp_hBarSel_4_new_0_load_1 = ap_phi_mux_hBarSel_4_new_3_phi_fu_1094_p6;
    end else begin
        ap_sig_allocacmp_hBarSel_4_new_0_load_1 = hBarSel_4_new_0_fu_444;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = outpix_val_V_0_6_fu_3717_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = outpix_val_V_0_13_fu_3684_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = rampStart_1_reg_4298;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4694_pp0_iter10_reg == 1'd1) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1264_reg_4694_pp0_iter10_reg == 1'd0) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1262_reg_4690_pp0_iter10_reg == 1'd0) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1258_reg_4536_pp0_iter10_reg == 1'd0) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln1256_reg_4532_pp0_iter10_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = outpix_val_V_0_10_fu_3653_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = outpix_val_V_0_fu_3593_p2;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = tpgBarSelRgb_r_load_1_cast_fu_3517_p1;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = outpix_val_V_0_9_fu_3435_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = tpgBarSelRgb_r_load_2_cast_fu_3401_p1;
    end else if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = tpgBarSelYuv_y_q0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = outpix_val_V_0_11_fu_3179_p3;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = select_ln300_fu_3108_p3;
    end else begin
        ap_sig_allocacmp_outpix_val_V_0_3_load = outpix_val_V_0_3_fu_372;
    end
end

always @ (*) begin
    if (((icmp_fu_1345_p2 == 1'd0) & (patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_sig_allocacmp_outpix_val_V_1_1_load = select_ln1324_fu_3826_p3;
    end else begin
        ap_sig_allocacmp_outpix_val_V_1_1_load = outpix_val_V_1_1_fu_376;
    end
end

always @ (*) begin
    if (((patternId == 8'd13) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_sig_allocacmp_outpix_val_V_2_1_load = outpix_val_V_2_15_fu_3815_p3;
    end else begin
        ap_sig_allocacmp_outpix_val_V_2_1_load = outpix_val_V_2_1_fu_380;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_s_loc_0_load = grp_reg_int_s_fu_2800_ap_return;
    end else begin
        ap_sig_allocacmp_s_loc_0_load = s_loc_0_fu_452;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1264_reg_4694 == 1'd1) & (icmp_ln1262_reg_4690 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter9_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter9_reg == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_s_new_0_load_1 = grp_reg_int_s_fu_2800_ap_return;
    end else begin
        ap_sig_allocacmp_s_new_0_load_1 = s_new_0_fu_456;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_vBarSel_2_loc_0_load = ap_phi_mux_vBarSel_2_loc_5_phi_fu_943_p6;
    end else begin
        ap_sig_allocacmp_vBarSel_2_loc_0_load = vBarSel_2_loc_0_fu_400;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_vBarSel_loc_0_load = ap_phi_mux_vBarSel_loc_5_phi_fu_1008_p6;
    end else begin
        ap_sig_allocacmp_vBarSel_loc_0_load = vBarSel_loc_0_fu_420;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln1348_reg_4460_pp0_iter4_reg) & (icmp_ln1342_reg_4456_pp0_iter4_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter4_reg == 1'd0) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1 = add_ln1352_fu_2377_p2;
    end else begin
        ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1 = zonePlateVAddr_loc_0_fu_424;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3579)) begin
        if ((patternId_read_read_fu_492_p2 == 8'd4)) begin
            blkYuv_address0 = zext_ln1198_fu_3058_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd5)) begin
            blkYuv_address0 = zext_ln1198_1_fu_3042_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd6)) begin
            blkYuv_address0 = zext_ln1198_2_fu_3026_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd7)) begin
            blkYuv_address0 = zext_ln1198_3_fu_3010_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd8)) begin
            blkYuv_address0 = zext_ln1198_4_fu_2994_p1;
        end else begin
            blkYuv_address0 = 'bx;
        end
    end else begin
        blkYuv_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3853_ce = 1'b1;
    end else begin
        grp_fu_3853_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3860_ce = 1'b1;
    end else begin
        grp_fu_3860_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3869_ce = 1'b1;
    end else begin
        grp_fu_3869_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3877_ce = 1'b1;
    end else begin
        grp_fu_3877_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3885_ce = 1'b1;
    end else begin
        grp_fu_3885_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3894_ce = 1'b1;
    end else begin
        grp_fu_3894_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3902_ce = 1'b1;
    end else begin
        grp_fu_3902_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3910_ce = 1'b1;
    end else begin
        grp_fu_3910_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3919_ce = 1'b1;
    end else begin
        grp_fu_3919_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_1181_p1 = ap_sig_allocacmp_hBarSel_4_flag_0_load_1;
    end else if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_load_fu_1181_p1 = hBarSel_4_flag_0_fu_448;
    end else begin
        grp_load_fu_1181_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_1184_p1 = ap_sig_allocacmp_hBarSel_4_new_0_load_1;
    end else if (((grp_load_fu_1181_p1 == 1'd1) & (icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_load_fu_1184_p1 = hBarSel_4_new_0_fu_444;
    end else begin
        grp_load_fu_1184_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1225_reg_4521_pp0_iter8_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_load_fu_1190_p1 = ap_sig_allocacmp_s_new_0_load_1;
    end else if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (grp_load_fu_1187_p1 == 1'd1))) begin
        grp_load_fu_1190_p1 = s_new_0_fu_456;
    end else begin
        grp_load_fu_1190_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp333))) begin
        grp_reg_int_s_fu_2233_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2233_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp534))) begin
        grp_reg_int_s_fu_2800_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2800_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp211))) begin
        grp_reg_unsigned_short_s_fu_1880_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_1880_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp441))) begin
        grp_tpgPatternCrossHatch_fu_1160_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCrossHatch_fu_1160_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp418))) begin
        grp_tpgPatternDPColorSquare_fu_1115_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternDPColorSquare_fu_1115_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outImg_blk_n = outImg_full_n;
    end else begin
        outImg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        outImg_write = 1'b1;
    end else begin
        outImg_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3604)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelRgb_b_address0 = idxprom38_i_fu_2963_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd11)) begin
            tpgBarSelRgb_b_address0 = idxprom53_i_fu_2937_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd15)) begin
            tpgBarSelRgb_b_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2906_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3604)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelRgb_g_address0 = idxprom38_i_fu_2963_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd11)) begin
            tpgBarSelRgb_g_address0 = idxprom53_i_fu_2937_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd15)) begin
            tpgBarSelRgb_g_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2906_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3604)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelRgb_r_address0 = idxprom38_i_fu_2963_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd11)) begin
            tpgBarSelRgb_r_address0 = idxprom53_i_fu_2937_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd15)) begin
            tpgBarSelRgb_r_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2906_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3579)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelYuv_u_address0 = idxprom38_i_fu_2963_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd11)) begin
            tpgBarSelYuv_u_address0 = idxprom53_i_fu_2937_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd15)) begin
            tpgBarSelYuv_u_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2906_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelYuv_v_address0 = idxprom38_i_fu_2963_p1;
        end else if (((cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11))) begin
            tpgBarSelYuv_v_address0 = idxprom53_i_fu_2937_p1;
        end else if (((cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15))) begin
            tpgBarSelYuv_v_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2906_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3579)) begin
        if ((patternId == 8'd9)) begin
            tpgBarSelYuv_y_address0 = idxprom38_i_fu_2963_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd11)) begin
            tpgBarSelYuv_y_address0 = idxprom53_i_fu_2937_p1;
        end else if ((patternId_read_read_fu_492_p2 == 8'd15)) begin
            tpgBarSelYuv_y_address0 = idxprom49_i_cast_cast_cast_cast_cast_fu_2906_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln525_fu_1609_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Sel_fu_1620_p4 = {{y_reg_854[7:6]}};

assign add2_i_fu_1307_p2 = (empty_58_fu_1283_p1 + 14'd15);

assign add5_i_fu_1329_p2 = (empty_fu_1279_p1 + 14'd15);

assign add_i_fu_1367_p2 = (empty_58_fu_1283_p1 + 14'd7);

assign add_ln1098_fu_3730_p2 = (outpix_val_V_0_6_fu_3717_p3 + 8'd1);

assign add_ln1116_fu_3070_p2 = (trunc_ln527_fu_3066_p1 + 8'd1);

assign add_ln1248_fu_2951_p2 = (trunc_ln1232_fu_2947_p1 + 3'd1);

assign add_ln1260_fu_2754_p2 = (count_loc_0_fu_428 + 32'd1);

assign add_ln1287_fu_1975_p2 = (tpgSinTableArray_9bit_q2 + 9'd128);

assign add_ln1288_1_fu_2007_p2 = (tpgSinTableArray_9bit_q1 + 9'd128);

assign add_ln1288_fu_1802_p2 = (trunc_ln527_2_fu_1752_p1 + 11'd682);

assign add_ln1289_1_fu_2039_p2 = (tpgSinTableArray_9bit_q0 + 9'd128);

assign add_ln1289_fu_1813_p2 = ($signed(trunc_ln527_2_fu_1752_p1) + $signed(11'd1364));

assign add_ln1301_2_fu_2275_p2 = (zext_ln1301_6_fu_2268_p1 + zext_ln1301_4_fu_2264_p1);

assign add_ln1301_3_fu_2281_p2 = (grp_fu_3885_p3 + zext_ln1301_7_fu_2271_p1);

assign add_ln1302_2_fu_2300_p2 = (zext_ln1302_1_fu_2297_p1 + zext_ln1302_fu_2293_p1);

assign add_ln1303_2_fu_3783_p2 = ($signed(zext_ln1303_1_fu_3776_p1) + $signed(sext_ln1303_1_fu_3773_p1));

assign add_ln1303_3_fu_3779_p2 = ($signed(grp_fu_3919_p3) + $signed(add_ln1303_reg_4555_pp0_iter11_reg));

assign add_ln1352_fu_2377_p2 = (zonePlateVDelta + zonePlateVAddr_loc_0_fu_424);

assign add_ln1354_fu_2389_p2 = (zonePlateVDelta + ZplateVerContDelta);

assign add_ln1357_fu_1870_p2 = ($signed(zext_ln527_1_fu_1744_p1) + $signed(17'd131071));

assign add_ln1398_fu_2496_p2 = (trunc_ln527_5_fu_2492_p1 + 3'd1);

assign add_ln1417_fu_2613_p2 = (trunc_ln527_7_fu_2609_p1 + 3'd1);

assign add_ln1517_fu_1630_p2 = (rampStart + trunc_ln525_fu_1605_p1);

assign add_ln1526_fu_3448_p2 = (outpix_val_V_0_9_fu_3435_p3 + 8'd1);

assign add_ln1557_fu_2448_p2 = (ap_sig_allocacmp_vBarSel_2_loc_0_load + 8'd1);

assign add_ln1575_fu_2565_p2 = (trunc_ln527_8_fu_2561_p1 + 3'd1);

assign add_ln1632_fu_3198_p2 = (select_ln1599_fu_3133_p3 + 16'd1);

assign add_ln213_fu_2168_p2 = (xBar_V + 11'd1);

assign add_ln537_fu_2408_p2 = (phi_mul_reg_878 + ZplateHorContStart);

assign add_ln691_3_fu_1927_p2 = (yCount_V_3 + 10'd1);

assign add_ln691_4_fu_2131_p2 = (xCount_V + 10'd1);

assign add_ln691_5_fu_1959_p2 = (xCount_V_3 + 10'd1);

assign add_ln691_fu_2099_p2 = (yCount_V + 10'd1);

assign add_ln711_fu_1662_p2 = (motionSpeed + rampStart);

assign and_ln1248_cast_fu_2957_p1 = add_ln1248_fu_2951_p2;

assign and_ln1252_fu_3633_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter10_reg & cmp56_i_fu_1387_p2);

assign and_ln1348_fu_1860_p2 = (icmp_ln1089_fu_1761_p2 & cmp11_i303_reg_4340);

assign and_ln1391_fu_2088_p2 = (icmp_ln878_fu_2083_p2 & icmp_ln1089_reg_4420);

assign and_ln1423_fu_3500_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter10_reg & cmp56_i_fu_1387_p2);

assign and_ln1550_fu_1916_p2 = (icmp_ln878_2_fu_1911_p2 & icmp_ln1089_reg_4420);

assign and_ln1581_fu_3384_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter10_reg & cmp56_i_fu_1387_p2);

assign and_ln1630_fu_3186_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter10_reg & icmp194_fu_1361_p2);

assign and_ln1819_fu_3314_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter10_reg & icmp194_fu_1361_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp211 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp333 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp418 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp441 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp534 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11_ignore_call6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12_ignore_call0 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12_ignore_call1 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12_ignore_call3 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12_ignore_call6 = ((outImg_full_n == 1'b0) & (icmp_ln527_reg_4416_pp0_iter11_reg == 1'd0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1151 = ((icmp_ln1545_fu_1779_p2 == 1'd1) & (icmp_ln527_fu_1756_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15));
end

always @ (*) begin
    ap_condition_1156 = ((1'd1 == and_ln1550_reg_4473_pp0_iter6_reg) & (icmp_ln1545_reg_4433_pp0_iter6_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15));
end

always @ (*) begin
    ap_condition_1240 = ((icmp_ln1386_fu_1830_p2 == 1'd1) & (icmp_ln527_fu_1756_p2 == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11));
end

always @ (*) begin
    ap_condition_1244 = ((1'd1 == and_ln1391_reg_4513_pp0_iter6_reg) & (icmp_ln1386_reg_4452_pp0_iter6_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11));
end

always @ (*) begin
    ap_condition_1348 = ((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2733_p1 == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_condition_1390 = ((icmp_ln1089_reg_4420_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_condition_1395 = ((icmp_ln1089_reg_4420_pp0_iter9_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter9_reg == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_condition_343 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_3579 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3585 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_4_reg_4517_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3589 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln1089_reg_4420_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3595 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln878_5_reg_4477_pp0_iter7_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter7_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3599 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (patternId_read_read_fu_492_p2 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_3604 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp2_i209_fu_1287_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3610 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd0 == and_ln1391_reg_4513_pp0_iter6_reg) & (icmp_ln1386_reg_4452_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3614 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1386_reg_4452_pp0_iter5_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3620 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd0 == and_ln1550_reg_4473_pp0_iter6_reg) & (icmp_ln1545_reg_4433_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3624 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln1545_reg_4433_pp0_iter5_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3627 = ((patternId == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_3630 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_3_fu_2163_p2 == 1'd0) & (icmp_ln1089_reg_4420 == 1'd0) & (icmp_ln527_reg_4416 == 1'd0));
end

always @ (*) begin
    ap_condition_3635 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_3_fu_2163_p2 == 1'd1) & (icmp_ln1089_reg_4420 == 1'd0) & (icmp_ln527_reg_4416 == 1'd0));
end

always @ (*) begin
    ap_condition_3639 = ((icmp_ln1089_fu_1761_p2 == 1'd1) & (icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_3644 = ((patternId_read_read_fu_492_p2 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_3647 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_4_fu_2115_p2 == 1'd0) & (icmp_ln1089_reg_4420 == 1'd0) & (icmp_ln527_reg_4416 == 1'd0));
end

always @ (*) begin
    ap_condition_3652 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_4_fu_2115_p2 == 1'd1) & (icmp_ln1089_reg_4420 == 1'd0) & (icmp_ln527_reg_4416 == 1'd0));
end

always @ (*) begin
    ap_condition_3657 = ((patternId_read_read_fu_492_p2 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_3660 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_5_fu_1943_p2 == 1'd0) & (icmp_ln1089_reg_4420 == 1'd0) & (icmp_ln527_reg_4416 == 1'd0));
end

always @ (*) begin
    ap_condition_3665 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln878_5_fu_1943_p2 == 1'd1) & (icmp_ln1089_reg_4420 == 1'd0) & (icmp_ln527_reg_4416 == 1'd0));
end

always @ (*) begin
    ap_condition_3673 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln1348_reg_4460_pp0_iter4_reg) & (icmp_ln1342_reg_4456_pp0_iter4_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3677 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1342_reg_4456_pp0_iter3_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3682 = ((icmp_ln1342_fu_1854_p2 == 1'd1) & (icmp_ln527_fu_1756_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_723 = ((1'd0 == and_ln1550_reg_4473_pp0_iter6_reg) & (icmp_ln1545_reg_4433_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter6_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15));
end

always @ (*) begin
    ap_condition_728 = ((1'd0 == and_ln1550_reg_4473_pp0_iter6_reg) & (icmp_ln1545_reg_4433_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd15));
end

always @ (*) begin
    ap_condition_739 = ((1'd0 == and_ln1391_reg_4513_pp0_iter6_reg) & (icmp_ln1386_reg_4452_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter6_reg == 1'd0) & (icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11));
end

always @ (*) begin
    ap_condition_745 = ((1'd0 == and_ln1391_reg_4513_pp0_iter6_reg) & (icmp_ln1386_reg_4452_pp0_iter6_reg == 1'd0) & (icmp_ln1089_reg_4420_pp0_iter6_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0) & (patternId_read_read_fu_492_p2 == 8'd11));
end

always @ (*) begin
    ap_condition_791 = ((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2733_p1 == 1'd0) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_hBarSel_4_flag_2_reg_1047 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_flag_3_reg_1076 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_loc_2_reg_1067 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_loc_3_reg_1103 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_new_2_reg_1058 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_4_new_3_reg_1091 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1578_reg_1019 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i320452_reg_1033 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i320453_reg_995 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i320457_reg_975 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i385473_reg_930 = 'bx;

assign ap_phi_reg_pp0_iter0_shl_i385477_reg_910 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_889 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_2_loc_3_reg_920 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_2_loc_4_reg_900 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_954 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_loc_3_reg_985 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_loc_4_reg_965 = 'bx;

assign ap_phi_reg_pp0_iter8_vBarSel_2_loc_5_reg_940 = 'bx;

assign ap_phi_reg_pp0_iter8_vBarSel_loc_5_reg_1005 = 'bx;

always @ (*) begin
    ap_predicate_op211_call_state3 = ((icmp_ln527_fu_1756_p2 == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_predicate_op333_call_state6 = ((icmp_ln527_reg_4416_pp0_iter2_reg == 1'd0) & (patternId == 8'd10));
end

always @ (*) begin
    ap_predicate_op418_call_state11 = ((icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId == 8'd19));
end

always @ (*) begin
    ap_predicate_op418_call_state11_state10 = ((icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0) & (patternId == 8'd19));
end

always @ (*) begin
    ap_predicate_op441_call_state11 = ((icmp_ln527_reg_4416_pp0_iter7_reg == 1'd0) & (patternId == 8'd12));
end

always @ (*) begin
    ap_predicate_op441_call_state11_state10 = ((icmp_ln527_reg_4416_pp0_iter6_reg == 1'd0) & (patternId == 8'd12));
end

always @ (*) begin
    ap_predicate_op534_call_state12 = ((icmp_ln1264_fu_2788_p2 == 1'd1) & (icmp_ln1262_fu_2772_p2 == 1'd1) & (icmp_ln1258_reg_4536_pp0_iter8_reg == 1'd1) & (icmp_ln1256_reg_4532_pp0_iter8_reg == 1'd1) & (icmp_ln527_reg_4416_pp0_iter8_reg == 1'd0) & (patternId == 8'd9));
end

assign ap_ready = internal_ap_ready;

assign b_1_fu_3807_p3 = ((tmp_18_fu_3789_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln9_fu_3797_p4);

assign b_fu_2059_p3 = ((tmp_15_fu_2051_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1289_fu_2045_p2);

assign barHeight_cast_cast_fu_1403_p1 = tmp_5_fu_1393_p4;

assign barWidthMinSamples_fu_1323_p2 = ($signed(p_cast_fu_1313_p4) + $signed(10'd1023));

assign barWidth_cast_fu_1383_p1 = barWidth_fu_1373_p4;

assign barWidth_fu_1373_p4 = {{add_i_fu_1367_p2[13:3]}};

assign cmp11_i303_fu_1614_p2 = ((y_reg_854 != 16'd0) ? 1'b1 : 1'b0);

assign cmp2_i209_fu_1287_p2 = ((colorFormat == 8'd0) ? 1'b1 : 1'b0);

assign cmp56_i_fu_1387_p2 = ((colorFormat != 8'd1) ? 1'b1 : 1'b0);

assign cmp6_i_fu_1301_p2 = ((colorFormat == 8'd1) ? 1'b1 : 1'b0);

assign count_flag_0_load_load_fu_1694_p1 = count_flag_0_fu_436;

assign empty_58_fu_1283_p1 = width[13:0];

assign empty_59_fu_2747_p1 = select_ln1225_1_fu_2725_p3[7:0];

assign empty_60_fu_2436_p1 = ap_sig_allocacmp_vBarSel_2_loc_0_load[0:0];

assign empty_61_fu_2544_p1 = ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_889[0:0];

assign empty_fu_1279_p1 = height[13:0];

assign g_1_fu_2350_p3 = ((tmp_17_fu_2332_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln8_fu_2340_p4);

assign g_2_fu_2364_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? g_reg_4487_pp0_iter4_reg : g_1_fu_2350_p3);

assign g_fu_2027_p3 = ((tmp_14_fu_2019_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1288_fu_2013_p2);

assign grp_fu_3853_p1 = grp_fu_3853_p10;

assign grp_fu_3853_p10 = ap_phi_mux_x_phi_fu_870_p4;

assign grp_fu_3860_p0 = grp_fu_3860_p00;

assign grp_fu_3860_p00 = r_fu_1995_p3;

assign grp_fu_3860_p1 = 15'd77;

assign grp_fu_3860_p2 = 15'd4224;

assign grp_fu_3869_p0 = zext_ln1301_1_fu_2071_p1;

assign grp_fu_3869_p1 = 16'd65451;

assign grp_fu_3877_p0 = zext_ln1301_1_fu_2071_p1;

assign grp_fu_3877_p1 = 16'd65429;

assign grp_fu_3877_p2 = grp_fu_3877_p20;

assign grp_fu_3877_p20 = shl_ln2_fu_2209_p3;

assign grp_fu_3885_p0 = zext_ln1301_1_reg_4506;

assign grp_fu_3885_p1 = 16'd150;

assign grp_fu_3885_p2 = grp_fu_3885_p20;

assign grp_fu_3885_p20 = grp_fu_3860_p3;

assign grp_fu_3894_p0 = zext_ln1301_reg_4500;

assign grp_fu_3894_p1 = 15'd32725;

assign grp_fu_3902_p1 = grp_reg_int_s_fu_2233_ap_return[15:0];

assign grp_fu_3902_p2 = (phi_mul_reg_878 + zonePlateVAddr_loc_0_load_1_reg_4577);

assign grp_fu_3910_p1 = 28'd221;

assign grp_fu_3919_p0 = grp_fu_3919_p00;

assign grp_fu_3919_p00 = b_reg_4492_pp0_iter8_reg;

assign grp_fu_3919_p1 = 14'd16363;

assign grp_load_fu_1187_p1 = s_flag_0_fu_460;

assign grp_reg_int_s_fu_2233_d = $signed(trunc_ln_fu_2220_p4);

assign grp_reg_int_s_fu_2800_d = (select_ln1225_1_fu_2725_p3 + 32'd1);

assign grp_tpgPatternCrossHatch_fu_1160_ap_start = grp_tpgPatternCrossHatch_fu_1160_ap_start_reg;

assign grp_tpgPatternDPColorSquare_fu_1115_ap_start = grp_tpgPatternDPColorSquare_fu_1115_ap_start_reg;

assign guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2733_p1 = guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel;

assign hdata_flag_0_load_load_fu_1682_p1 = hdata_flag_0_fu_412;

assign icmp194_fu_1361_p2 = ((tmp_12_fu_1351_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1345_p2 = ((tmp_11_fu_1335_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1089_fu_1761_p2 = ((ap_phi_mux_x_phi_fu_870_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1110_fu_1897_p2 = ((or_ln1110_fu_1891_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1225_fu_2143_p2 = ((grp_reg_unsigned_short_s_fu_1880_ap_return == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1256_fu_2191_p2 = ((grp_reg_unsigned_short_s_fu_1880_ap_return == 16'd1) ? 1'b1 : 1'b0);

assign icmp_ln1258_fu_2203_p2 = ((or_ln1258_fu_2197_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1262_fu_2772_p2 = (($signed(tmp_23_fu_2762_p4) < $signed(29'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1264_fu_2788_p2 = ((add_ln1260_fu_2754_p2 == 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln1342_fu_1854_p2 = ((or_ln1342_fu_1848_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1386_fu_1830_p2 = ((or_ln1386_fu_1824_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1545_fu_1779_p2 = ((or_ln1545_fu_1773_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1599_fu_1767_p2 = ((trunc_ln527_1_fu_1748_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1607_1_fu_1641_p2 = ((Sel_fu_1620_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1607_2_fu_1653_p2 = ((Sel_fu_1620_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1607_fu_1635_p2 = ((Sel_fu_1620_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln525_fu_1609_p2 = ((y_reg_854 == height) ? 1'b1 : 1'b0);

assign icmp_ln527_fu_1756_p2 = ((ap_phi_mux_x_phi_fu_870_p4 == width) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_1911_p2 = (($signed(zext_ln878_1_fu_1907_p1) < $signed(sub_i_i_i_fu_1407_p2)) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_2163_p2 = ((ret_fu_2157_p2 < barWidth_cast_fu_1383_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_4_fu_2115_p2 = ((xCount_V < barWidthMinSamples_fu_1323_p2) ? 1'b1 : 1'b0);

assign icmp_ln878_5_fu_1943_p2 = ((xCount_V_3 < barWidthMinSamples_fu_1323_p2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_2083_p2 = (($signed(zext_ln878_fu_2079_p1) < $signed(sub_i_i_i_fu_1407_p2)) ? 1'b1 : 1'b0);

assign idxprom38_i_fu_2963_p1 = ap_phi_mux_hBarSel_4_loc_3_phi_fu_1106_p6;

assign idxprom47_i_fu_2664_p1 = tBarSel_fu_2658_p2;

assign idxprom49_i_cast_cast_cast_cast_cast_fu_2906_p1 = $unsigned(idxprom49_i_cast_cast_cast_cast_fu_2902_p1);

assign idxprom49_i_cast_cast_cast_cast_fu_2902_p1 = $signed(tpgCheckerBoardArray_q0);

assign idxprom51_i_fu_2703_p1 = tmp_4_fu_2695_p3;

assign idxprom53_i_fu_2937_p1 = tpgTartanBarArray_q0;

assign lshr_ln1349_1_fu_3254_p4 = {{gSerie_V[27:1]}};

assign lshr_ln1349_2_fu_3290_p4 = {{bSerie_V[27:1]}};

assign lshr_ln1_fu_2530_p4 = {{grp_fu_3902_p3[15:5]}};

assign lshr_ln_fu_2849_p4 = {{rSerie_V[27:1]}};

assign mul_ln1301_2_fu_2258_p0 = mul_ln1301_2_fu_2258_p00;

assign mul_ln1301_2_fu_2258_p00 = b_reg_4492_pp0_iter4_reg;

assign mul_ln1301_2_fu_2258_p1 = 13'd29;

assign or_ln1110_fu_1891_p2 = (y_reg_854 | ap_phi_mux_x_phi_fu_870_p4);

assign or_ln1198_1_fu_3031_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter9_reg | cmp6_i_fu_1301_p2);

assign or_ln1198_2_fu_3015_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter9_reg | cmp6_i_fu_1301_p2);

assign or_ln1198_3_fu_2999_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter9_reg | cmp6_i_fu_1301_p2);

assign or_ln1198_4_fu_2983_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter9_reg | cmp6_i_fu_1301_p2);

assign or_ln1198_fu_3047_p2 = (outpix_val_V_0_15_reg_4395_pp0_iter9_reg | cmp6_i_fu_1301_p2);

assign or_ln1225_fu_2711_p2 = (s_flag_0_fu_460 | icmp_ln1225_reg_4521_pp0_iter8_reg);

assign or_ln1258_fu_2197_p2 = (y_reg_854 | x_reg_866);

assign or_ln1342_fu_1848_p2 = (y_reg_854 | ap_phi_mux_x_phi_fu_870_p4);

assign or_ln1386_fu_1824_p2 = (y_reg_854 | ap_phi_mux_x_phi_fu_870_p4);

assign or_ln1420_fu_2679_p2 = (trunc_ln1420_fu_2675_p1 | hBarSel_loc_0_fu_416);

assign or_ln1545_fu_1773_p2 = (y_reg_854 | ap_phi_mux_x_phi_fu_870_p4);

assign or_ln1607_fu_1647_p2 = (icmp_ln1607_fu_1635_p2 | icmp_ln1607_1_fu_1641_p2);

assign outImg_din = {{{ap_sig_allocacmp_outpix_val_V_2_1_load}, {ap_sig_allocacmp_outpix_val_V_1_1_load}}, {outpix_val_V_0_3_load_reg_4833}};

assign outpix_val_V_0_10_fu_3653_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_3621_p1 : tpgBarSelYuv_y_q0);

assign outpix_val_V_0_11_fu_3179_p3 = ((icmp_ln1607_1_reg_4356[0:0] == 1'b1) ? tmp_1_val_V_fu_3140_p1 : select_ln1607_4_fu_3172_p3);

assign outpix_val_V_0_13_fu_3684_p1 = rampVal_loc_0_fu_464[7:0];

assign outpix_val_V_0_14_fu_2358_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? r_reg_4481_pp0_iter4_reg : r_1_fu_2324_p3);

assign outpix_val_V_0_15_fu_1736_p1 = ap_phi_mux_x_phi_fu_870_p4[0:0];

assign outpix_val_V_0_5_fu_2883_p3 = {{xor_ln1349_fu_2859_p2}, {tmp_6_fu_2873_p4}};

assign outpix_val_V_0_6_fu_3717_p3 = ((icmp_ln1089_reg_4420_pp0_iter10_reg[0:0] == 1'b1) ? rampStart_1_reg_4298 : trunc_ln527_3_fu_3713_p1);

assign outpix_val_V_0_9_fu_3435_p3 = ((icmp_ln1089_reg_4420_pp0_iter10_reg[0:0] == 1'b1) ? add_ln1517_reg_4345 : trunc_ln527_4_fu_3431_p1);

assign outpix_val_V_0_fu_3593_p2 = ($signed(select_ln1363_fu_3585_p3) + $signed(8'd144));

assign outpix_val_V_1_10_fu_3645_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? val_assign_18_cast_fu_3625_p1 : select_ln1252_fu_3637_p3);

assign outpix_val_V_1_14_fu_3723_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? outpix_val_V_0_6_fu_3717_p3 : 8'd128);

assign outpix_val_V_1_15_fu_3688_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? outpix_val_V_0_13_fu_3684_p1 : 8'd128);

assign outpix_val_V_1_16_fu_1485_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? rampStart : 8'd128);

assign outpix_val_V_1_17_fu_3599_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? outpix_val_V_0_fu_3593_p2 : 8'd128);

assign outpix_val_V_1_18_fu_3441_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? outpix_val_V_0_9_fu_3435_p3 : 8'd128);

assign outpix_val_V_1_8_fu_3354_p3 = ((and_ln1819_fu_3314_p2[0:0] == 1'b1) ? outpix_val_V_2_9_fu_3328_p3 : tmp_s_fu_3346_p3);

assign outpix_val_V_1_9_fu_3190_p3 = ((and_ln1630_fu_3186_p2[0:0] == 1'b1) ? outpix_val_V_2_10_fu_3144_p3 : select_ln1607_3_fu_3165_p3);

assign outpix_val_V_2_10_fu_3144_p3 = ((or_ln1607_reg_4362[0:0] == 1'b1) ? 8'd0 : tmp_1_val_V_fu_3140_p1);

assign outpix_val_V_2_12_fu_3661_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? tpgBarSelRgb_b_load_cast_fu_3629_p1 : tpgBarSelYuv_v_q0);

assign outpix_val_V_2_15_fu_3815_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? b_reg_4492_pp0_iter11_reg : b_1_fu_3807_p3);

assign outpix_val_V_2_9_fu_3328_p3 = {{xor_ln1349_2_fu_3300_p2}, {tmp_7_fu_3318_p4}};

assign outpix_val_V_2_fu_1293_p3 = ((cmp2_i209_fu_1287_p2[0:0] == 1'b1) ? 8'd0 : 8'd128);

assign p_cast_fu_1313_p4 = {{add2_i_fu_1307_p2[13:4]}};

assign patternId_read_read_fu_492_p2 = patternId;

assign r_1_fu_2324_p3 = ((tmp_16_fu_2306_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln7_fu_2314_p4);

assign r_fu_1995_p3 = ((tmp_13_fu_1987_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1287_fu_1981_p2);

assign rampVal_2_flag_0_load_load_fu_1659_p1 = rampVal_2_flag_0_fu_392;

assign rampVal_3_flag_0_load_load_fu_1718_p1 = rampVal_3_flag_0_fu_476;

assign ret_4_fu_2865_p3 = {{xor_ln1349_fu_2859_p2}, {lshr_ln_fu_2849_p4}};

assign ret_5_fu_3270_p3 = {{xor_ln1349_1_fu_3264_p2}, {lshr_ln1349_1_fu_3254_p4}};

assign ret_6_fu_3306_p3 = {{xor_ln1349_2_fu_3300_p2}, {lshr_ln1349_2_fu_3290_p4}};

assign ret_fu_2157_p2 = (zext_ln1346_fu_2153_p1 + 12'd1);

assign select_ln1198_1_fu_3035_p3 = ((or_ln1198_1_fu_3031_p2[0:0] == 1'b1) ? select_ln1198_5_fu_1501_p3 : 2'd1);

assign select_ln1198_2_fu_3019_p3 = ((or_ln1198_2_fu_3015_p2[0:0] == 1'b1) ? select_ln1198_5_fu_1501_p3 : 2'd1);

assign select_ln1198_3_fu_3003_p3 = ((or_ln1198_3_fu_2999_p2[0:0] == 1'b1) ? select_ln1198_5_fu_1501_p3 : 2'd1);

assign select_ln1198_4_fu_2987_p3 = ((or_ln1198_4_fu_2983_p2[0:0] == 1'b1) ? select_ln1198_5_fu_1501_p3 : 2'd1);

assign select_ln1198_5_fu_1501_p3 = ((cmp6_i_fu_1301_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln1198_fu_3051_p3 = ((or_ln1198_fu_3047_p2[0:0] == 1'b1) ? select_ln1198_5_fu_1501_p3 : 2'd1);

assign select_ln1225_1_fu_2725_p3 = ((icmp_ln1225_reg_4521_pp0_iter8_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_s_loc_0_load);

assign select_ln1225_fu_2717_p3 = ((icmp_ln1225_reg_4521_pp0_iter8_reg[0:0] == 1'b1) ? 32'd0 : grp_load_fu_1190_p1);

assign select_ln1252_fu_3637_p3 = ((and_ln1252_fu_3633_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : tpgBarSelYuv_u_q0);

assign select_ln1324_fu_3826_p3 = ((outpix_val_V_0_15_reg_4395_pp0_iter11_reg[0:0] == 1'b1) ? outpix_val_V_2_15_fu_3815_p3 : g_2_reg_4571_pp0_iter11_reg);

assign select_ln1363_fu_3585_p3 = ((tmp_22_fu_3547_p3[0:0] == 1'b1) ? sub_ln1363_1_fu_3570_p2 : trunc_ln1363_3_fu_3576_p4);

assign select_ln1423_fu_3504_p3 = ((and_ln1423_fu_3500_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : tpgBarSelYuv_u_q0);

assign select_ln1581_fu_3388_p3 = ((and_ln1581_fu_3384_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : tpgBarSelYuv_u_q0);

assign select_ln1599_fu_3133_p3 = ((icmp_ln1599_reg_4428_pp0_iter10_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_0_fu_384);

assign select_ln1607_1_fu_3151_p3 = ((icmp_ln1607_2_reg_4367[0:0] == 1'b1) ? 8'd0 : tmp_1_val_V_fu_3140_p1);

assign select_ln1607_2_fu_3158_p3 = ((icmp_ln1607_reg_4350[0:0] == 1'b1) ? tmp_1_val_V_fu_3140_p1 : select_ln1607_1_fu_3151_p3);

assign select_ln1607_3_fu_3165_p3 = ((icmp_ln1607_1_reg_4356[0:0] == 1'b1) ? 8'd0 : select_ln1607_2_fu_3158_p3);

assign select_ln1607_4_fu_3172_p3 = ((icmp_ln1607_reg_4350[0:0] == 1'b1) ? 8'd0 : select_ln1607_1_fu_3151_p3);

assign select_ln300_fu_3108_p3 = ((outpix_val_V_0_15_reg_4395_pp0_iter10_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln1303_1_fu_3773_p1 = add_ln1303_reg_4555_pp0_iter11_reg;

assign shl_i1_fu_2512_p3 = {{add_ln1398_fu_2496_p2}, {3'd0}};

assign shl_i2_fu_2484_p3 = {{ap_sig_allocacmp_vBarSel_loc_0_load}, {3'd0}};

assign shl_i3_fu_2548_p3 = {{empty_61_fu_2544_p1}, {4'd0}};

assign shl_i4_fu_2470_p3 = {{xor_ln1557_fu_2458_p2}, {4'd0}};

assign shl_i5_fu_2440_p3 = {{empty_60_fu_2436_p1}, {4'd0}};

assign shl_i_fu_2596_p3 = {{ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_954}, {3'd0}};

assign shl_ln1_fu_2286_p3 = {{b_reg_4492_pp0_iter4_reg}, {7'd0}};

assign shl_ln2_fu_2209_p3 = {{r_reg_4481_pp0_iter2_reg}, {7'd0}};

assign shl_ln_fu_1493_p3 = {{rampStart}, {8'd0}};

assign start_out = real_start;

assign sub_i_i_i_fu_1407_p2 = ($signed(barHeight_cast_cast_fu_1403_p1) + $signed(11'd2047));

assign sub_ln1363_1_fu_3570_p2 = (8'd0 - trunc_ln1363_2_fu_3560_p4);

assign sub_ln1363_fu_3554_p2 = (27'd0 - trunc_ln1363_fu_3544_p1);

assign sub_ln213_fu_2174_p2 = (add_ln213_fu_2168_p2 - barWidth_fu_1373_p4);

assign sub_ln692_1_fu_1948_p2 = (xCount_V_3 - barWidthMinSamples_fu_1323_p2);

assign sub_ln692_fu_2120_p2 = (xCount_V - barWidthMinSamples_fu_1323_p2);

assign tBarSel_fu_2658_p2 = (trunc_ln1578_fu_2654_p1 | ap_phi_reg_pp0_iter9_phi_ln1578_reg_1019);

assign tmp_11_fu_1335_p4 = {{colorFormat[7:1]}};

assign tmp_12_fu_1351_p4 = {{colorFormat[7:1]}};

assign tmp_13_fu_1987_p3 = add_ln1287_fu_1975_p2[32'd8];

assign tmp_14_fu_2019_p3 = add_ln1288_1_fu_2007_p2[32'd8];

assign tmp_15_fu_2051_p3 = add_ln1289_1_fu_2039_p2[32'd8];

assign tmp_16_fu_2306_p3 = add_ln1301_2_fu_2275_p2[32'd16];

assign tmp_17_fu_2332_p3 = add_ln1302_2_fu_2300_p2[32'd16];

assign tmp_18_fu_3789_p3 = add_ln1303_2_fu_3783_p2[32'd16];

assign tmp_19_fu_2841_p3 = rSerie_V[32'd3];

assign tmp_1_val_V_fu_3140_p1 = select_ln1599_fu_3133_p3[7:0];

assign tmp_20_fu_3246_p3 = gSerie_V[32'd3];

assign tmp_21_fu_3282_p3 = bSerie_V[32'd3];

assign tmp_22_fu_3547_p3 = grp_fu_3910_p2[32'd27];

assign tmp_23_fu_2762_p4 = {{select_ln1225_1_fu_2725_p3[31:3]}};

assign tmp_3_fu_2685_p4 = {{ap_phi_reg_pp0_iter9_shl_i320452_reg_1033[10:8]}};

assign tmp_4_fu_2695_p3 = {{tmp_3_fu_2685_p4}, {or_ln1420_fu_2679_p2}};

assign tmp_5_fu_1393_p4 = {{add5_i_fu_1329_p2[13:4]}};

assign tmp_6_fu_2873_p4 = {{rSerie_V[27:21]}};

assign tmp_7_fu_3318_p4 = {{bSerie_V[27:21]}};

assign tmp_9_fu_3336_p4 = {{gSerie_V[27:21]}};

assign tmp_s_fu_3346_p3 = {{xor_ln1349_1_fu_3264_p2}, {tmp_9_fu_3336_p4}};

assign tpgBarSelRgb_b_load_1_cast_fu_3525_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_3409_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_3629_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_3517_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3401_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_3621_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = idxprom47_i_fu_2664_p1;

assign tpgSinTableArray_9bit_address0 = zext_ln1289_fu_1819_p1;

assign tpgSinTableArray_9bit_address1 = zext_ln1288_fu_1808_p1;

assign tpgSinTableArray_9bit_address2 = zext_ln1287_fu_1797_p1;

assign tpgSinTableArray_address0 = zext_ln1363_fu_2539_p1;

assign tpgTartanBarArray_address0 = idxprom51_i_fu_2703_p1;

assign trunc_ln1229_fu_2737_p1 = select_ln1225_1_fu_2725_p3[7:0];

assign trunc_ln1232_fu_2947_p1 = ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1067[2:0];

assign trunc_ln1287_fu_1971_p1 = tpgSinTableArray_9bit_q2[7:0];

assign trunc_ln1288_fu_2003_p1 = tpgSinTableArray_9bit_q1[7:0];

assign trunc_ln1289_fu_2035_p1 = tpgSinTableArray_9bit_q0[7:0];

assign trunc_ln1350_1_fu_3242_p1 = gSerie_V[0:0];

assign trunc_ln1350_2_fu_3278_p1 = bSerie_V[0:0];

assign trunc_ln1350_fu_2837_p1 = rSerie_V[0:0];

assign trunc_ln1363_2_fu_3560_p4 = {{sub_ln1363_fu_3554_p2[26:19]}};

assign trunc_ln1363_3_fu_3576_p4 = {{grp_fu_3910_p2[26:19]}};

assign trunc_ln1363_fu_3544_p1 = grp_fu_3910_p2[26:0];

assign trunc_ln1420_fu_2675_p1 = ap_phi_reg_pp0_iter9_shl_i320452_reg_1033[7:0];

assign trunc_ln1578_fu_2654_p1 = hBarSel_3_loc_0_fu_396[4:0];

assign trunc_ln525_fu_1605_p1 = y_reg_854[7:0];

assign trunc_ln527_1_fu_1748_p1 = ap_phi_mux_x_phi_fu_870_p4[7:0];

assign trunc_ln527_2_fu_1752_p1 = ap_phi_mux_x_phi_fu_870_p4[10:0];

assign trunc_ln527_3_fu_3713_p1 = rampVal_3_loc_0_fu_468[7:0];

assign trunc_ln527_4_fu_3431_p1 = hdata_loc_0_fu_404[7:0];

assign trunc_ln527_5_fu_2492_p1 = ap_sig_allocacmp_vBarSel_loc_0_load[2:0];

assign trunc_ln527_6_fu_2454_p1 = ap_sig_allocacmp_vBarSel_2_loc_0_load[0:0];

assign trunc_ln527_7_fu_2609_p1 = hBarSel_loc_0_fu_416[2:0];

assign trunc_ln527_8_fu_2561_p1 = hBarSel_3_loc_0_fu_396[2:0];

assign trunc_ln527_fu_3066_p1 = rampVal_loc_0_fu_464[7:0];

assign trunc_ln7_fu_2314_p4 = {{add_ln1301_3_fu_2281_p2[15:8]}};

assign trunc_ln8_fu_2340_p4 = {{add_ln1302_2_fu_2300_p2[15:8]}};

assign trunc_ln9_fu_3797_p4 = {{add_ln1303_3_fu_3779_p2[15:8]}};

assign trunc_ln_fu_2220_p4 = {{grp_fu_3853_p2[31:1]}};

assign val_assign_18_cast_fu_3625_p1 = $signed(tpgBarSelRgb_g_q0);

assign val_assign_21_cast_fu_3521_p1 = $signed(tpgBarSelRgb_g_q0);

assign val_assign_24_cast_fu_3405_p1 = $signed(tpgBarSelRgb_g_q0);

assign x_1_fu_1730_p2 = (ap_phi_mux_x_phi_fu_870_p4 + 16'd1);

assign xor_ln1287_fu_1981_p2 = (trunc_ln1287_fu_1971_p1 ^ 8'd128);

assign xor_ln1288_fu_2013_p2 = (trunc_ln1288_fu_2003_p1 ^ 8'd128);

assign xor_ln1289_fu_2045_p2 = (trunc_ln1289_fu_2035_p1 ^ 8'd128);

assign xor_ln1349_1_fu_3264_p2 = (trunc_ln1350_1_fu_3242_p1 ^ tmp_20_fu_3246_p3);

assign xor_ln1349_2_fu_3300_p2 = (trunc_ln1350_2_fu_3278_p1 ^ tmp_21_fu_3282_p3);

assign xor_ln1349_fu_2859_p2 = (trunc_ln1350_fu_2837_p1 ^ tmp_19_fu_2841_p3);

assign xor_ln1557_fu_2458_p2 = (trunc_ln527_6_fu_2454_p1 ^ 1'd1);

assign y_1_fu_1599_p2 = (y_reg_854 + 16'd1);

assign zext_ln1098_fu_1417_p1 = rampStart;

assign zext_ln1116_fu_3076_p1 = add_ln1116_fu_3070_p2;

assign zext_ln1198_1_fu_3042_p1 = select_ln1198_1_fu_3035_p3;

assign zext_ln1198_2_fu_3026_p1 = select_ln1198_2_fu_3019_p3;

assign zext_ln1198_3_fu_3010_p1 = select_ln1198_3_fu_3003_p3;

assign zext_ln1198_4_fu_2994_p1 = select_ln1198_4_fu_2987_p3;

assign zext_ln1198_fu_3058_p1 = select_ln1198_fu_3051_p3;

assign zext_ln1287_fu_1797_p1 = trunc_ln527_2_fu_1752_p1;

assign zext_ln1288_fu_1808_p1 = add_ln1288_fu_1802_p2;

assign zext_ln1289_fu_1819_p1 = add_ln1289_fu_1813_p2;

assign zext_ln1301_1_fu_2071_p1 = g_fu_2027_p3;

assign zext_ln1301_4_fu_2264_p1 = mul_ln1301_2_fu_2258_p2;

assign zext_ln1301_6_fu_2268_p1 = grp_fu_3885_p3;

assign zext_ln1301_7_fu_2271_p1 = mul_ln1301_2_fu_2258_p2;

assign zext_ln1301_fu_2067_p1 = r_fu_1995_p3;

assign zext_ln1302_1_fu_2297_p1 = $unsigned(grp_fu_3894_p3);

assign zext_ln1302_fu_2293_p1 = shl_ln1_fu_2286_p3;

assign zext_ln1303_1_fu_3776_p1 = $unsigned(grp_fu_3919_p3);

assign zext_ln1346_fu_2153_p1 = xBar_V;

assign zext_ln1363_fu_2539_p1 = lshr_ln1_fu_2530_p4;

assign zext_ln1398_fu_2502_p1 = add_ln1398_fu_2496_p2;

assign zext_ln1405_fu_2520_p1 = shl_i1_fu_2512_p3;

assign zext_ln1417_1_fu_2619_p1 = add_ln1417_fu_2613_p2;

assign zext_ln1417_fu_1453_p1 = vBarSel;

assign zext_ln1526_fu_1461_p1 = hBarSel;

assign zext_ln1575_fu_2571_p1 = add_ln1575_fu_2565_p2;

assign zext_ln1632_fu_1477_p1 = hBarSel_3;

assign zext_ln525_fu_1429_p1 = rampVal;

assign zext_ln527_1_fu_1744_p1 = ap_phi_mux_x_phi_fu_870_p4;

assign zext_ln549_fu_3736_p1 = add_ln1098_fu_3730_p2;

assign zext_ln653_fu_3454_p1 = add_ln1526_fu_3448_p2;

assign zext_ln878_1_fu_1907_p1 = yCount_V_3;

assign zext_ln878_fu_2079_p1 = yCount_V;

always @ (posedge ap_clk) begin
    rampVal_1[15:8] <= 8'b00000000;
    hdata[15:8] <= 8'b00000000;
    zext_ln1098_reg_4305[15:8] <= 8'b00000000;
    shl_ln_reg_4316[7:0] <= 8'b00000000;
    zext_ln1301_reg_4500[14:8] <= 7'b0000000;
    zext_ln1301_1_reg_4506[15:8] <= 8'b00000000;
    hBarSel_3_loc_0_fu_396[7:3] <= 5'b00000;
    hdata_loc_0_fu_404[15:8] <= 8'b00000000;
    hdata_new_0_fu_408[15:8] <= 8'b00000000;
    hBarSel_loc_0_fu_416[7:3] <= 5'b00000;
    rampVal_loc_0_fu_464[15:8] <= 8'b00000000;
    rampVal_3_loc_0_fu_468[15:8] <= 8'b00000000;
    rampVal_3_new_0_fu_472[15:8] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground
