Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 1c0c2746135f4662bbafa966a917c4d6 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port CO [D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v:2960]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port CO [D:/4thSemester/COL216/Labs/COL216_Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v:3020]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ARM_alu_gold
Compiling architecture behavioral of entity xil_defaultlib.ARM_alu [arm_alu_default]
Compiling architecture xoroshiro128plus_arch of entity xil_defaultlib.rng_xoroshiro128plus [\rng_xoroshiro128plus("000000010...]
Compiling architecture behavioral of entity xil_defaultlib.tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
