# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:18:47 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: W24880  Hostname: DESKTOP-4SCM2UR  ProcessID: 1264
#           Attempting to use alternate WLF file "./wlft8k37sx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8k37sx
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/cache/*
run -all
# 00, writing data: 0, 2812623
# 11, writing data: 0, 2812623
# write data: 0, efc
# 00, writing data: 0, fe042623
# 11, writing data: 0, fe042623
# write data: 0, eec
# 00, loaded data: 0 , fec42703
# 11, loaded data: 0, fec42703
# 00, loaded data: 0 , fec42783
# 11, loaded data: 0, fec42783
# 00, loaded data: x , fec42703
# 11, loaded data: 0, fec42703
# 00, writing data: 0, fee7a423
# 10, writing data: 0, fee7a423
# write data: 0, ed8
# 10, loaded data: 0, fec42783
# 11, loaded data: 0, fec42783
# 00, writing data: 1, fef42623
# 11, writing data: 1, fef42623
# write data: 1, eec
# 11, loaded data: 1, fec42703
# 00, loaded data: 1 , fec42783
# 11, loaded data: 1, fec42783
# 01, loaded data: x, fec42703
# 11, loaded data: 1, fec42703
# 01, writing data: 1, fee7a423
# 11, writing data: 1, fee7a423
# write data: 1, edc
# 11, loaded data: 1, fec42783
# 11, loaded data: 1, fec42783
# 00, writing data: 2, fef42623
# 11, writing data: 2, fef42623
# write data: 2, eec
# 11, loaded data: 2, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 2, fec42783
# 10, loaded data: x, fec42703
# 11, loaded data: 2, fec42703
# 10, writing data: 2, fee7a423
# 00, writing data: 2, fee7a423
# write data: 2, ee0
# 00, loaded data: 2 , fec42783
# 11, loaded data: 2, fec42783
# 00, writing data: 3, fef42623
# 11, writing data: 3, fef42623
# write data: 3, eec
# 11, loaded data: 3, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 3, fec42783
# 11, loaded data: 0, fec42703
# 11, loaded data: 3, fec42703
# 11, writing data: 3, fee7a423
# 01, writing data: 3, fee7a423
# write data: 3, ee4
# 01, loaded data: 3, fec42783
# 11, loaded data: 3, fec42783
# 01, writing data: 4, fef42623
# 11, writing data: 4, fef42623
# write data: 4, eec
# 11, loaded data: 4, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 4, fec42783
# 00, loaded data: 3 , fec42703
# 11, loaded data: 4, fec42703
# 00, writing data: 4, fee7a423
# 10, writing data: 4, fee7a423
# write data: 4, ee8
# 10, loaded data: 4, fec42783
# 11, loaded data: 4, fec42783
# 01, writing data: 5, fef42623
# 11, writing data: 5, fef42623
# write data: 5, eec
# 11, loaded data: 5, fec42703
# 00, loaded data: 3 , 2c12403
# 11, loaded data: 0, 2c12403
# Finish:        112 cycle
# Success.
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(166)
#    Time: 1235 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 166
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:28:24 on Feb 16,2022, Elapsed time: 0:09:37
# Errors: 0, Warnings: 5
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:28:24 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# 00, writing data: 0, 2812623
# 11, writing data: 0, 2812623
# 00, writing data: 0, fe042623
# 11, writing data: 0, fe042623
# 00, loaded d# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:37:45 on Feb 16,2022, Elapsed time: 0:27:46
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:37:45 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# 00, writing data: 0, 2812623
# 11, writing data: 0, 2812623
# write data: 0, efc
# 00, writing data: 0, fe042623
# 11, writing data: 0, fe042623
# write data: 0, eec
# 00, loaded data: 0 , fec42703
# 11, loaded data: 0, fec42703
# 00, loaded data: 0 , fec42783
# 11, loaded data: 0, fec42783
# 00, loaded data: x , fec42703
# 11, loaded data: 0, fec42703
# 00, writing data: 0, fee7a423
# write data: 0, ed8
# 10, loaded data: 0, fec42783
# 11, loaded data: 0, fec42783
# 00, writing data: 1, fef42623
# 11, writing data: 1, fef42623
# write data: 1, eec
# 11, loaded data: 1, fec42703
# 00, loaded data: 1 , fec42783
# 11, loaded data: 1, fec42783
# 01, loaded data: x, fec42703
# 11, loaded data: 1, fec42703
# 11, writing data: 1, fee7a423
# write data: 1, edc
# 11, loaded data: 1, fec42783
# 11, loaded data: 1, fec42783
# 00, writing data: 2, fef42623
# 11, writing data: 2, fef42623
# write data: 2, eec
# 11, loaded data: 2, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 2, fec42783
# 10, loaded data: x, fec42703
# 11, loaded data: 2, fec42703
# 00, writing data: 2, fee7a423
# write data: 2, ee0
# 00, loaded data: 2 , fec42783
# 11, loaded data: 2, fec42783
# 00, writing data: 3, fef42623
# 11, writing data: 3, fef42623
# write data: 3, eec
# 11, loaded data: 3, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 3, fec42783
# 11, loaded data: 0, fec42703
# 11, loaded data: 3, fec42703
# 11, writing data: 3, fee7a423
# write data: 3, ee4
# 01, loaded data: 3, fec42783
# 11, loaded data: 3, fec42783
# 11, writing data: 4, fef42623
# write data: 4, eec
# 11, loaded data: 4, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 4, fec42783
# 00, loaded data: 3 , fec42703
# 11, loaded data: 4, fec42703
# 00, writing data: 4, fee7a423
# write data: 4, ee8
# 10, loaded data: 4, fec42783
# 11, loaded data: 4, fec42783
# 11, writing data: 5, fef42623
# write data: 5, eec
# 11, loaded data: 5, fec42703
# 00, loaded data: 3 , 2c12403
# 11, loaded data: 0, 2c12403
# Finish:        112 cycle
# Success.
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(166)
#    Time: 1235 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 166
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:39:20 on Feb 16,2022, Elapsed time: 0:01:35
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:39:20 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# 11, writing data: 0
# write data: 0, efc
# 11, writing data: 0
# write data: 0, eec
# 11, writing data: f00
# 00, loaded data: 0 , fec42703
# 11, loaded data: f00, fec42703
# Test #    2 has been failed!
# output_port = 0xf00 (Ans : 0x0)
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(158)
#    Time: 305 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 158
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:40:43 on Feb 16,2022, Elapsed time: 0:01:23
# Errors: 0, Warnings: 1
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:40:43 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/cache/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
run -all
# 11, writing data: 0
# write data: 0, efc
# 11, writing data: 0
# write data: 0, eec
# 11, writing data: f00
# 00, loaded data: 0 , fec42703
# 11, loaded data: f00, fec42703
# Test #    2 has been failed!
# output_port = 0xf00 (Ans : 0x0)
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(158)
#    Time: 305 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 158
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:52:39 on Feb 16,2022, Elapsed time: 0:11:56
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:52:39 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# 11, writing data: 0
# 11, writing data: 0, 2812623
# write data: 0, efc
# 11, writing data: 0
# 11, writing data: 0, fe042623
# write data: 0, eec
# write data: 0, ed8
# 11, writing data: 1
# 11, writing data: 1, fef42623
# write data: 1, eec
# 11, writing data: 1
# 11, writing data: 1, fee7a423
# write data: 1, edc
# 11, writing data: 2
# 11, writing data: 2, fef42623
# write data: 2, eec
# write data: 2, ee0
# 11, writing data: 3
# 11, writing data: 3, fef42623
# write data: 3, eec
# write data: 3, ee4
# 11, writing data: 4
# 11, writing data: 4, fef42623
# write data: 4, eec
# write data: 4, ee8
# 11, writing data: 5
# 11, writing data: 5, fef42623
# write data: 5, eec
# Finish:        112 cycle
# Success.
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(166)
#    Time: 1235 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 166
# End time: 23:48:12 on Feb 16,2022, Elapsed time: 0:55:33
# Errors: 0, Warnings: 1
# Closing project C:/Users/W24880/Desktop/modelsim_project/Lab6/Lab6.mpf

# 11, loaded data: 1, fec42703
# 11, writing data: 1, fee7a423
# write data: 1, edc
# 11, loaded data: 1, fec42783
# 11, loaded data: 1, fec42783
# 00, writing data: 2, fef42623
# 11, writing data: 2, fef42623
# write data: 2, eec
# 11, loaded data: 2, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 2, fec42783
# 10, loaded data: x, fec42703
# 11, loaded data: 2, fec42703
# 00, writing data: 2, fee7a423
# write data: 2, ee0
# 00, loaded data: 2 , fec42783
# 11, loaded data: 2, fec42783
# 00, writing data: 3, fef42623
# 11, writing data: 3, fef42623
# write data: 3, eec
# 11, loaded data: 3, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 3, fec42783
# 11, loaded data: 0, fec42703
# 11, loaded data: 3, fec42703
# 11, writing data: 3, fee7a423
# write data: 3, ee4
# 01, loaded data: 3, fec42783
# 11, loaded data: 3, fec42783
# 11, writing data: 4, fef42623
# write data: 4, eec
# 11, loaded data: 4, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 4, fec42783
# 00, loaded data: 3 , fec42703
# 11, loaded data: 4, fec42703
# 00, writing data: 4, fee7a423
# write data: 4, ee8
# 10, loaded data: 4, fec42783
# 11, loaded data: 4, fec42783
# 11, writing data: 5, fef42623
# write data: 5, eec
# 11, loaded data: 5, fec42703
# 00, loaded data: 3 , 2c12403
# 11, loaded data: 0, 2c12403
# Finish:        112 cycle
# Success.
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(166)
#    Time: 1235 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 166
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:36:42 on Feb 16,2022, Elapsed time: 0:03:06
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:36:42 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# write data: 0, efc
# write data: 0, eec
# 00, loaded data: 0 , fec42703
# 11, loaded data: f00, fec42703
# Test #    2 has been failed!
# output_port = 0xf00 (Ans : 0x0)
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(158)
#    Time: 305 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 158
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:46:37 on Feb 16,2022, Elapsed time: 0:09:55
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:46:37 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# 11, writing data: 0
# write data: 0, efc
# 11, writing data: 0
# write data: 0, eec
# 11, writing data: f00
# 00, loaded data: 0 , fec42703
# 11, loaded data: f00, fec42703
# Test #    2 has been failed!
# output_port = 0xf00 (Ans : 0x0)
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(158)
#    Time: 305 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 158
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:47:59 on Feb 16,2022, Elapsed time: 0:01:22
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:47:59 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# 11, writing data: 0, 2812623
# write data: 0, efc
# 11, writing data: 0, fe042623
# write data: 0, eec
# 00, loaded data: 0 , fec42703
# 11, loaded data: 0, fec42703
# 00, loaded data: 0 , fec42783
# 11, loaded data: 0, fec42783
# 11, loaded data: 0, fec42703
# write data: 0, ed8
# 10, loaded data: 0, fec42783
# 11, loaded data: 0, fec42783
# 11, writing data: 1, fef42623
# write data: 1, eec
# 11, loaded data: 1, fec42703
# 00, loaded data: 1 , fec42783
# 11, loaded data: 1, fec42783
# 01, loaded data: x, fec42703
# 11, loaded data: 1, fec42703
# 11, writing data: 1, fee7a423
# write data: 1, edc
# 11, loaded data: 1, fec42783
# 11, loaded data: 1, fec42783
# 11, writing data: 2, fef42623
# write data: 2, eec
# 11, loaded data: 2, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 2, fec42783
# 10, loaded data: x, fec42703
# 11, loaded data: 2, fec42703
# write data: 2, ee0
# 00, loaded data: 2 , fec42783
# 11, loaded data: 2, fec42783
# 11, writing data: 3, fef42623
# write data: 3, eec
# 11, loaded data: 3, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 3, fec42783
# 11, loaded data: 3, fec42703
# write data: 3, ee4
# 01, loaded data: 3, fec42783
# 11, loaded data: 3, fec42783
# 11, writing data: 4, fef42623
# write data: 4, eec
# 11, loaded data: 4, fec42703
# 01, loaded data: 0, fec42783
# 11, loaded data: 4, fec42783
# 00, loaded data: 3 , fec42703
# 11, loaded data: 4, fec42703
# write data: 4, ee8
# 10, loaded data: 4, fec42783
# 11, loaded data: 4, fec42783
# 11, writing data: 5, fef42623
# write data: 5, eec
# 11, loaded data: 5, fec42703
# 00, loaded data: 3 , 2c12403
# 11, loaded data: 0, 2c12403
# Finish:        112 cycle
# Success.
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(166)
#    Time: 1235 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 166
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:50:58 on Feb 16,2022, Elapsed time: 0:02:59
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:50:58 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# 11, writing data: 0
# 11, writing data: 0, 2812623
# write data: 0, efc
# 11, writing data: 0
# 11, writing data: 0, fe042623
# write data: 0, eec
# write data: 0, ed8
# 11, writing data: 1
# 11, writing data: 1, fef42623
# write data: 1, eec
# 11, writing data: 1
# 11, writing data: 1, fee7a423
# write data: 1, edc
# 11, writing data: 2
# 11, writing data: 2, fef42623
# write data: 2, eec
# write data: 2, ee0
# 11, writing data: 3
# 11, writing data: 3, fef42623
# write data: 3, eec
# write data: 3, ee4
# 11, writing data: 4
# 11, writing data: 4, fef42623
# write data: 4, eec
# write data: 4, ee8
# 11, writing data: 5
# 11, writing data: 5, fef42623
# write data: 5, eec
# Finish:        112 cycle
# Success.
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(166)
#    Time: 1235 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 166
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 22:51:49 on Feb 16,2022, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 22:51:49 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# 11, writing data: 0
# write data: 0, efc
# 11, writing data: 0
# write data: 0, eec
# 11, writing data: f00
# Test #    2 has been failed!
# output_port = 0xf00 (Ans : 0x0)
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(158)
#    Time: 305 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 158
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v failed with 1 errors.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 1 failed with 1 error.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 23:01:56 on Feb 16,2022, Elapsed time: 0:10:07
# Errors: 0, Warnings: 3
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 23:01:56 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# write data: 0, efc
# write data: 0, eec
# write data: 0, ed8
# write data: 1, eec
# write data: 1, edc
# write data: 2, eec
# write data: 2, ee0
# write data: 3, eec
# write data: 3, ee4
# write data: 4, eec
# write data: 4, ee8
# write data: 5, eec
# Finish:        112 cycle
# Success.
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v(166)
#    Time: 1235 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_forloop.v line 166
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful.
# Compile of Cache.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_sort.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 23:05:06 on Feb 16,2022, Elapsed time: 0:03:10
# Errors: 0, Warnings: 4
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 23:05:06 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# Test #   11 has been failed!
# output_port = 0x1 (Ans : 0x2)
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_sort.v(184)
#    Time: 715 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_sort.v line 184
vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 23:40:06 on Feb 16,2022, Elapsed time: 0:35:00
# Errors: 0, Warnings: 1
# vsim -gui work.AluUnit work.BranchComp work.BTB work.Cache work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 23:40:06 on Feb 16,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.Cache
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/cache/*
run -all
# Test #   11 has been failed!
# output_port = 0x1 (Ans : 0x2)
# ** Note: $finish    : C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_sort.v(184)
#    Time: 715 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24880/Desktop/modelsim_project/Lab6/testbench/TB_RISCV_sort.v line 184
# End time: 23:58:02 on Feb 16,2022, Elapsed time: 0:17:56
# Errors: 0, Warnings: 1
