<?xml version="1.0" encoding="ASCII" standalone="no" ?>
<hierarch_block xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="Hierarchy.xsd">
   <name>HARDWARE</name>
   <sys_prim_channel>
      <name>C_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_1_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_2_pin</name>
      <type>sc_signal&lt;sc_uint&lt;16> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_3_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_4_pin</name>
      <type>sc_signal&lt;sc_uint&lt;10> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_5_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_6_pin</name>
      <type>sc_signal&lt;sc_uint&lt;14> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_7_pin</name>
      <type>sc_signal&lt;sc_uint&lt;8> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_8_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_9_pin</name>
      <type>sc_signal&lt;sc_uint&lt;8> ></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>stub_i_DT_clk</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>stub_i_DT_reset</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>stub_i_MON_clock</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>stub_i_MON_cycle</name>
      <type>sc_signal&lt;int></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>stub_i_RAM_clock</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>stub_i_sti_ROM_clock</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_block>
      <name>i_DT</name>
      <type>DT0</type>
   </sys_block>
   <sys_block>
      <name>i_MON</name>
      <type>MON0</type>
   </sys_block>
   <sys_block>
      <name>i_RAM</name>
      <type>RAM0</type>
   </sys_block>
   <sys_block>
      <name>i_sti_ROM</name>
      <type>sti_ROM0</type>
   </sys_block>
   <connections>
      <connection>
         <from_port>HARDWARE.i_DT.done</from_port>
         <to_prim_channel>HARDWARE.C_pin</to_prim_channel>
         <from_pct_tag>done</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_MON.done</from_port>
         <to_prim_channel>HARDWARE.C_pin</to_prim_channel>
         <from_pct_tag>done</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.fwpass_finish</from_port>
         <to_prim_channel>HARDWARE.C_1_pin</to_prim_channel>
         <from_pct_tag>fwpass_finish</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_MON.fwpass_finish</from_port>
         <to_prim_channel>HARDWARE.C_1_pin</to_prim_channel>
         <from_pct_tag>fwpass_finish</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_sti_ROM.sti_data</from_port>
         <to_prim_channel>HARDWARE.C_2_pin</to_prim_channel>
         <from_pct_tag>sti_data</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.sti_di</from_port>
         <to_prim_channel>HARDWARE.C_2_pin</to_prim_channel>
         <from_pct_tag>sti_di</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.sti_rd</from_port>
         <to_prim_channel>HARDWARE.C_3_pin</to_prim_channel>
         <from_pct_tag>sti_rd</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_sti_ROM.sti_rd</from_port>
         <to_prim_channel>HARDWARE.C_3_pin</to_prim_channel>
         <from_pct_tag>sti_rd</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.sti_addr</from_port>
         <to_prim_channel>HARDWARE.C_4_pin</to_prim_channel>
         <from_pct_tag>sti_addr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_sti_ROM.sti_addr</from_port>
         <to_prim_channel>HARDWARE.C_4_pin</to_prim_channel>
         <from_pct_tag>sti_addr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.res_rd</from_port>
         <to_prim_channel>HARDWARE.C_5_pin</to_prim_channel>
         <from_pct_tag>res_rd</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.res_rd</from_port>
         <to_prim_channel>HARDWARE.C_5_pin</to_prim_channel>
         <from_pct_tag>res_rd</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.res_addr</from_port>
         <to_prim_channel>HARDWARE.C_6_pin</to_prim_channel>
         <from_pct_tag>res_addr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.res_addr</from_port>
         <to_prim_channel>HARDWARE.C_6_pin</to_prim_channel>
         <from_pct_tag>res_addr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.res_do</from_port>
         <to_prim_channel>HARDWARE.C_7_pin</to_prim_channel>
         <from_pct_tag>res_do</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.res_datain</from_port>
         <to_prim_channel>HARDWARE.C_7_pin</to_prim_channel>
         <from_pct_tag>res_datain</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.res_wr</from_port>
         <to_prim_channel>HARDWARE.C_8_pin</to_prim_channel>
         <from_pct_tag>res_wr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.res_wr</from_port>
         <to_prim_channel>HARDWARE.C_8_pin</to_prim_channel>
         <from_pct_tag>res_wr</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.res_dataout</from_port>
         <to_prim_channel>HARDWARE.C_9_pin</to_prim_channel>
         <from_pct_tag>res_dataout</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.res_di</from_port>
         <to_prim_channel>HARDWARE.C_9_pin</to_prim_channel>
         <from_pct_tag>res_di</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.clk</from_port>
         <to_prim_channel>HARDWARE.stub_i_DT_clk</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
         <from_stub>true</from_stub>
      </connection>
      <connection>
         <from_port>HARDWARE.i_DT.reset</from_port>
         <to_prim_channel>HARDWARE.stub_i_DT_reset</to_prim_channel>
         <from_pct_tag>reset</from_pct_tag>
         <from_stub>true</from_stub>
      </connection>
      <connection>
         <from_port>HARDWARE.i_MON.clock</from_port>
         <to_prim_channel>HARDWARE.stub_i_MON_clock</to_prim_channel>
         <from_pct_tag>clock</from_pct_tag>
         <from_stub>true</from_stub>
      </connection>
      <connection>
         <from_port>HARDWARE.i_MON.cycle</from_port>
         <to_prim_channel>HARDWARE.stub_i_MON_cycle</to_prim_channel>
         <from_pct_tag>cycle</from_pct_tag>
         <from_stub>true</from_stub>
      </connection>
      <connection>
         <from_port>HARDWARE.i_RAM.clock</from_port>
         <to_prim_channel>HARDWARE.stub_i_RAM_clock</to_prim_channel>
         <from_pct_tag>clock</from_pct_tag>
         <from_stub>true</from_stub>
      </connection>
      <connection>
         <from_port>HARDWARE.i_sti_ROM.clock</from_port>
         <to_prim_channel>HARDWARE.stub_i_sti_ROM_clock</to_prim_channel>
         <from_pct_tag>clock</from_pct_tag>
         <from_stub>true</from_stub>
      </connection>
   </connections>
   <callbacks/>
</hierarch_block>
