// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module VMask(
  input          clock,
                 reset,
                 io_in_valid,
  input  [5:0]   io_in_bits_uop_ctrl_funct6,
  input  [2:0]   io_in_bits_uop_ctrl_funct3,
  input          io_in_bits_uop_ctrl_vm,
  input  [4:0]   io_in_bits_uop_ctrl_vs1_imm,
  input          io_in_bits_uop_info_ma,
                 io_in_bits_uop_info_ta,
  input  [2:0]   io_in_bits_uop_info_vsew,
  input  [7:0]   io_in_bits_uop_info_vl,
  input  [6:0]   io_in_bits_uop_info_vstart,
  input  [2:0]   io_in_bits_uop_uopIdx,
  input          io_in_bits_uop_uopEnd,
  input  [127:0] io_in_bits_vs1,
                 io_in_bits_vs2,
                 io_in_bits_oldVd,
                 io_in_bits_mask,
  output         io_out_valid,
  output [127:0] io_out_bits_vd
);

  wire [7:0]       vmask_vd_bytes_15;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_14;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_13;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_12;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_11;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_10;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_9;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_8;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_7;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_6;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_5;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_4;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_3;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_2;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_1;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vmask_vd_bytes_0;	// @[VMask.scala:309:23, :310:83, :311:25]
  wire [7:0]       vid_vd_15;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_14;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_13;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_12;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_11;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_10;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_9;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_8;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_7;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_6;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_5;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_4;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_3;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_2;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_1;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire [7:0]       vid_vd_0;	// @[VMask.scala:297:28, :298:17, :299:34]
  wire             _vid_v_T_1 = io_in_bits_uop_ctrl_funct3 == 3'h2;	// @[VMask.scala:35:54]
  wire             _vfirst_m_T = io_in_bits_uop_ctrl_funct6 == 6'h10;	// @[VMask.scala:44:25]
  wire             _viota_m_T_3 = io_in_bits_uop_ctrl_vs1_imm == 5'h10;	// @[VMask.scala:44:{25,79}]
  wire             vcpop_m = _vfirst_m_T & _vid_v_T_1 & _viota_m_T_3;	// @[VMask.scala:35:54, :44:{25,67,79}]
  wire             _vid_v_T_3 = io_in_bits_uop_ctrl_vs1_imm == 5'h11;	// @[VMask.scala:45:80]
  wire             _vid_v_T = io_in_bits_uop_ctrl_funct6 == 6'h14;	// @[VMask.scala:46:25]
  wire             vid_v = _vid_v_T & _vid_v_T_1 & _vid_v_T_3;	// @[VMask.scala:35:54, :45:80, :46:25, :50:65]
  wire             _eew_sew_oneHot_WIRE_0 = io_in_bits_uop_info_vsew == 3'h0;	// @[Cat.scala:33:92, VFuBundles.scala:67:53]
  wire             _eew_sew_oneHot_WIRE_1 = io_in_bits_uop_info_vsew == 3'h1;	// @[VFuBundles.scala:67:53]
  wire             _eew_sew_oneHot_WIRE_2 = io_in_bits_uop_info_vsew == 3'h2;	// @[VFuBundles.scala:67:53, VMask.scala:35:54]
  wire             _eew_sew_oneHot_WIRE_3 = io_in_bits_uop_info_vsew == 3'h3;	// @[VFuBundles.scala:67:53]
  wire [9:0]       _vstartRemain_T_2 = {7'h0, io_in_bits_uop_uopIdx} << {1'h0, ~(io_in_bits_uop_info_vsew[1:0])} + 3'h1;	// @[VFuBundles.scala:67:53, VMask.scala:83:{31,36,44}, :88:32, :128:33]
  wire             vs2m_0 = io_in_valid & io_in_bits_vs2[0] & (io_in_bits_mask[0] | io_in_bits_uop_ctrl_vm) & (|io_in_bits_uop_info_vl);	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_1 = io_in_valid & io_in_bits_vs2[1] & (io_in_bits_mask[1] | io_in_bits_uop_ctrl_vm) & (|(io_in_bits_uop_info_vl[7:1]));	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_2 = io_in_valid & io_in_bits_vs2[2] & (io_in_bits_mask[2] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h2;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_3 = io_in_valid & io_in_bits_vs2[3] & (io_in_bits_mask[3] | io_in_bits_uop_ctrl_vm) & (|(io_in_bits_uop_info_vl[7:2]));	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_4 = io_in_valid & io_in_bits_vs2[4] & (io_in_bits_mask[4] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h4;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_5 = io_in_valid & io_in_bits_vs2[5] & (io_in_bits_mask[5] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h5;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_6 = io_in_valid & io_in_bits_vs2[6] & (io_in_bits_mask[6] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h6;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_7 = io_in_valid & io_in_bits_vs2[7] & (io_in_bits_mask[7] | io_in_bits_uop_ctrl_vm) & (|(io_in_bits_uop_info_vl[7:3]));	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_8 = io_in_valid & io_in_bits_vs2[8] & (io_in_bits_mask[8] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h8;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_9 = io_in_valid & io_in_bits_vs2[9] & (io_in_bits_mask[9] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h9;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_10 = io_in_valid & io_in_bits_vs2[10] & (io_in_bits_mask[10] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'hA;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_11 = io_in_valid & io_in_bits_vs2[11] & (io_in_bits_mask[11] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'hB;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_12 = io_in_valid & io_in_bits_vs2[12] & (io_in_bits_mask[12] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'hC;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_13 = io_in_valid & io_in_bits_vs2[13] & (io_in_bits_mask[13] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'hD;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_14 = io_in_valid & io_in_bits_vs2[14] & (io_in_bits_mask[14] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'hE;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_15 = io_in_valid & io_in_bits_vs2[15] & (io_in_bits_mask[15] | io_in_bits_uop_ctrl_vm) & (|(io_in_bits_uop_info_vl[7:4]));	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_16 = io_in_valid & io_in_bits_vs2[16] & (io_in_bits_mask[16] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h10;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_17 = io_in_valid & io_in_bits_vs2[17] & (io_in_bits_mask[17] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h11;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_18 = io_in_valid & io_in_bits_vs2[18] & (io_in_bits_mask[18] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h12;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_19 = io_in_valid & io_in_bits_vs2[19] & (io_in_bits_mask[19] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h13;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_20 = io_in_valid & io_in_bits_vs2[20] & (io_in_bits_mask[20] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h14;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_21 = io_in_valid & io_in_bits_vs2[21] & (io_in_bits_mask[21] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h15;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_22 = io_in_valid & io_in_bits_vs2[22] & (io_in_bits_mask[22] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h16;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_23 = io_in_valid & io_in_bits_vs2[23] & (io_in_bits_mask[23] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h17;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_24 = io_in_valid & io_in_bits_vs2[24] & (io_in_bits_mask[24] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h18;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_25 = io_in_valid & io_in_bits_vs2[25] & (io_in_bits_mask[25] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h19;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_26 = io_in_valid & io_in_bits_vs2[26] & (io_in_bits_mask[26] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h1A;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_27 = io_in_valid & io_in_bits_vs2[27] & (io_in_bits_mask[27] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h1B;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_28 = io_in_valid & io_in_bits_vs2[28] & (io_in_bits_mask[28] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h1C;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_29 = io_in_valid & io_in_bits_vs2[29] & (io_in_bits_mask[29] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h1D;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_30 = io_in_valid & io_in_bits_vs2[30] & (io_in_bits_mask[30] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h1E;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_31 = io_in_valid & io_in_bits_vs2[31] & (io_in_bits_mask[31] | io_in_bits_uop_ctrl_vm) & (|(io_in_bits_uop_info_vl[7:5]));	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_32 = io_in_valid & io_in_bits_vs2[32] & (io_in_bits_mask[32] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h20;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_33 = io_in_valid & io_in_bits_vs2[33] & (io_in_bits_mask[33] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h21;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_34 = io_in_valid & io_in_bits_vs2[34] & (io_in_bits_mask[34] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h22;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_35 = io_in_valid & io_in_bits_vs2[35] & (io_in_bits_mask[35] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h23;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_36 = io_in_valid & io_in_bits_vs2[36] & (io_in_bits_mask[36] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h24;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_37 = io_in_valid & io_in_bits_vs2[37] & (io_in_bits_mask[37] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h25;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_38 = io_in_valid & io_in_bits_vs2[38] & (io_in_bits_mask[38] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h26;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_39 = io_in_valid & io_in_bits_vs2[39] & (io_in_bits_mask[39] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h27;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_40 = io_in_valid & io_in_bits_vs2[40] & (io_in_bits_mask[40] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h28;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_41 = io_in_valid & io_in_bits_vs2[41] & (io_in_bits_mask[41] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h29;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_42 = io_in_valid & io_in_bits_vs2[42] & (io_in_bits_mask[42] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h2A;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_43 = io_in_valid & io_in_bits_vs2[43] & (io_in_bits_mask[43] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h2B;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_44 = io_in_valid & io_in_bits_vs2[44] & (io_in_bits_mask[44] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h2C;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_45 = io_in_valid & io_in_bits_vs2[45] & (io_in_bits_mask[45] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h2D;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_46 = io_in_valid & io_in_bits_vs2[46] & (io_in_bits_mask[46] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h2E;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_47 = io_in_valid & io_in_bits_vs2[47] & (io_in_bits_mask[47] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h2F;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_48 = io_in_valid & io_in_bits_vs2[48] & (io_in_bits_mask[48] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h30;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_49 = io_in_valid & io_in_bits_vs2[49] & (io_in_bits_mask[49] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h31;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_50 = io_in_valid & io_in_bits_vs2[50] & (io_in_bits_mask[50] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h32;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_51 = io_in_valid & io_in_bits_vs2[51] & (io_in_bits_mask[51] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h33;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_52 = io_in_valid & io_in_bits_vs2[52] & (io_in_bits_mask[52] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h34;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_53 = io_in_valid & io_in_bits_vs2[53] & (io_in_bits_mask[53] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h35;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_54 = io_in_valid & io_in_bits_vs2[54] & (io_in_bits_mask[54] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h36;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_55 = io_in_valid & io_in_bits_vs2[55] & (io_in_bits_mask[55] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h37;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_56 = io_in_valid & io_in_bits_vs2[56] & (io_in_bits_mask[56] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h38;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_57 = io_in_valid & io_in_bits_vs2[57] & (io_in_bits_mask[57] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h39;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_58 = io_in_valid & io_in_bits_vs2[58] & (io_in_bits_mask[58] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h3A;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_59 = io_in_valid & io_in_bits_vs2[59] & (io_in_bits_mask[59] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h3B;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_60 = io_in_valid & io_in_bits_vs2[60] & (io_in_bits_mask[60] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h3C;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_61 = io_in_valid & io_in_bits_vs2[61] & (io_in_bits_mask[61] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h3D;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_62 = io_in_valid & io_in_bits_vs2[62] & (io_in_bits_mask[62] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h3E;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_63 = io_in_valid & io_in_bits_vs2[63] & (io_in_bits_mask[63] | io_in_bits_uop_ctrl_vm) & (|(io_in_bits_uop_info_vl[7:6]));	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_64 = io_in_valid & io_in_bits_vs2[64] & (io_in_bits_mask[64] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h40;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_65 = io_in_valid & io_in_bits_vs2[65] & (io_in_bits_mask[65] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h41;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_66 = io_in_valid & io_in_bits_vs2[66] & (io_in_bits_mask[66] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h42;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_67 = io_in_valid & io_in_bits_vs2[67] & (io_in_bits_mask[67] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h43;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_68 = io_in_valid & io_in_bits_vs2[68] & (io_in_bits_mask[68] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h44;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_69 = io_in_valid & io_in_bits_vs2[69] & (io_in_bits_mask[69] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h45;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_70 = io_in_valid & io_in_bits_vs2[70] & (io_in_bits_mask[70] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h46;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_71 = io_in_valid & io_in_bits_vs2[71] & (io_in_bits_mask[71] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h47;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_72 = io_in_valid & io_in_bits_vs2[72] & (io_in_bits_mask[72] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h48;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_73 = io_in_valid & io_in_bits_vs2[73] & (io_in_bits_mask[73] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h49;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_74 = io_in_valid & io_in_bits_vs2[74] & (io_in_bits_mask[74] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h4A;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_75 = io_in_valid & io_in_bits_vs2[75] & (io_in_bits_mask[75] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h4B;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_76 = io_in_valid & io_in_bits_vs2[76] & (io_in_bits_mask[76] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h4C;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_77 = io_in_valid & io_in_bits_vs2[77] & (io_in_bits_mask[77] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h4D;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_78 = io_in_valid & io_in_bits_vs2[78] & (io_in_bits_mask[78] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h4E;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_79 = io_in_valid & io_in_bits_vs2[79] & (io_in_bits_mask[79] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h4F;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_80 = io_in_valid & io_in_bits_vs2[80] & (io_in_bits_mask[80] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h50;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_81 = io_in_valid & io_in_bits_vs2[81] & (io_in_bits_mask[81] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h51;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_82 = io_in_valid & io_in_bits_vs2[82] & (io_in_bits_mask[82] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h52;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_83 = io_in_valid & io_in_bits_vs2[83] & (io_in_bits_mask[83] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h53;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_84 = io_in_valid & io_in_bits_vs2[84] & (io_in_bits_mask[84] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h54;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_85 = io_in_valid & io_in_bits_vs2[85] & (io_in_bits_mask[85] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h55;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_86 = io_in_valid & io_in_bits_vs2[86] & (io_in_bits_mask[86] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h56;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_87 = io_in_valid & io_in_bits_vs2[87] & (io_in_bits_mask[87] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h57;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_88 = io_in_valid & io_in_bits_vs2[88] & (io_in_bits_mask[88] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h58;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_89 = io_in_valid & io_in_bits_vs2[89] & (io_in_bits_mask[89] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h59;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_90 = io_in_valid & io_in_bits_vs2[90] & (io_in_bits_mask[90] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h5A;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_91 = io_in_valid & io_in_bits_vs2[91] & (io_in_bits_mask[91] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h5B;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_92 = io_in_valid & io_in_bits_vs2[92] & (io_in_bits_mask[92] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h5C;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_93 = io_in_valid & io_in_bits_vs2[93] & (io_in_bits_mask[93] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h5D;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_94 = io_in_valid & io_in_bits_vs2[94] & (io_in_bits_mask[94] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h5E;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_95 = io_in_valid & io_in_bits_vs2[95] & (io_in_bits_mask[95] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h5F;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_96 = io_in_valid & io_in_bits_vs2[96] & (io_in_bits_mask[96] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h60;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_97 = io_in_valid & io_in_bits_vs2[97] & (io_in_bits_mask[97] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h61;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_98 = io_in_valid & io_in_bits_vs2[98] & (io_in_bits_mask[98] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h62;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_99 = io_in_valid & io_in_bits_vs2[99] & (io_in_bits_mask[99] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h63;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_100 = io_in_valid & io_in_bits_vs2[100] & (io_in_bits_mask[100] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h64;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_101 = io_in_valid & io_in_bits_vs2[101] & (io_in_bits_mask[101] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h65;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_102 = io_in_valid & io_in_bits_vs2[102] & (io_in_bits_mask[102] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h66;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_103 = io_in_valid & io_in_bits_vs2[103] & (io_in_bits_mask[103] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h67;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_104 = io_in_valid & io_in_bits_vs2[104] & (io_in_bits_mask[104] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h68;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_105 = io_in_valid & io_in_bits_vs2[105] & (io_in_bits_mask[105] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h69;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_106 = io_in_valid & io_in_bits_vs2[106] & (io_in_bits_mask[106] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h6A;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_107 = io_in_valid & io_in_bits_vs2[107] & (io_in_bits_mask[107] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h6B;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_108 = io_in_valid & io_in_bits_vs2[108] & (io_in_bits_mask[108] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h6C;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_109 = io_in_valid & io_in_bits_vs2[109] & (io_in_bits_mask[109] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h6D;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_110 = io_in_valid & io_in_bits_vs2[110] & (io_in_bits_mask[110] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h6E;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_111 = io_in_valid & io_in_bits_vs2[111] & (io_in_bits_mask[111] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h6F;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_112 = io_in_valid & io_in_bits_vs2[112] & (io_in_bits_mask[112] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h70;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_113 = io_in_valid & io_in_bits_vs2[113] & (io_in_bits_mask[113] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h71;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_114 = io_in_valid & io_in_bits_vs2[114] & (io_in_bits_mask[114] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h72;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_115 = io_in_valid & io_in_bits_vs2[115] & (io_in_bits_mask[115] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h73;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_116 = io_in_valid & io_in_bits_vs2[116] & (io_in_bits_mask[116] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h74;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_117 = io_in_valid & io_in_bits_vs2[117] & (io_in_bits_mask[117] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h75;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_118 = io_in_valid & io_in_bits_vs2[118] & (io_in_bits_mask[118] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h76;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_119 = io_in_valid & io_in_bits_vs2[119] & (io_in_bits_mask[119] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h77;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_120 = io_in_valid & io_in_bits_vs2[120] & (io_in_bits_mask[120] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h78;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_121 = io_in_valid & io_in_bits_vs2[121] & (io_in_bits_mask[121] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h79;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_122 = io_in_valid & io_in_bits_vs2[122] & (io_in_bits_mask[122] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h7A;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_123 = io_in_valid & io_in_bits_vs2[123] & (io_in_bits_mask[123] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h7B;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_124 = io_in_valid & io_in_bits_vs2[124] & (io_in_bits_mask[124] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h7C;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_125 = io_in_valid & io_in_bits_vs2[125] & (io_in_bits_mask[125] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h7D;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_126 = io_in_valid & io_in_bits_vs2[126] & (io_in_bits_mask[126] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl > 8'h7E;	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             vs2m_127 = io_in_valid & io_in_bits_vs2[127] & (io_in_bits_mask[127] | io_in_bits_uop_ctrl_vm) & io_in_bits_uop_info_vl[7];	// @[VMask.scala:131:13, :132:16, :133:{15,21,33,37,50}]
  wire             _vmsbf_hi_hi_hi_hi_hi_result_T = ~vs2m_124 & ~vs2m_125;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_hi_hi_hi_lo_result_T = ~vs2m_120 & ~vs2m_121;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN = _vmsbf_hi_hi_hi_hi_lo_result_T ? {~vs2m_122 & ~vs2m_123, ~vs2m_122} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_hi_hi_lo_hi_result_T = ~vs2m_116 & ~vs2m_117;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_hi_hi_lo_lo_result_T = ~vs2m_112 & ~vs2m_113;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_0 = _vmsbf_hi_hi_hi_lo_lo_result_T ? {~vs2m_114 & ~vs2m_115, ~vs2m_114} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [3:0]       _GEN_1 = _GEN_0[1] ? {_vmsbf_hi_hi_hi_lo_hi_result_T ? {~vs2m_118 & ~vs2m_119, ~vs2m_118} : 2'h0, _vmsbf_hi_hi_hi_lo_hi_result_T, ~vs2m_116} : 4'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_hi_lo_hi_hi_result_T = ~vs2m_108 & ~vs2m_109;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_hi_lo_hi_lo_result_T = ~vs2m_104 & ~vs2m_105;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_2 = _vmsbf_hi_hi_lo_hi_lo_result_T ? {~vs2m_106 & ~vs2m_107, ~vs2m_106} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_hi_lo_lo_hi_result_T = ~vs2m_100 & ~vs2m_101;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_hi_lo_lo_lo_result_T = ~vs2m_96 & ~vs2m_97;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_3 = _vmsbf_hi_hi_lo_lo_lo_result_T ? {~vs2m_98 & ~vs2m_99, ~vs2m_98} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [3:0]       _GEN_4 = _GEN_3[1] ? {_vmsbf_hi_hi_lo_lo_hi_result_T ? {~vs2m_102 & ~vs2m_103, ~vs2m_102} : 2'h0, _vmsbf_hi_hi_lo_lo_hi_result_T, ~vs2m_100} : 4'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire [7:0]       _GEN_5 = _GEN_4[3] ? {_GEN_2[1] ? {_vmsbf_hi_hi_lo_hi_hi_result_T ? {~vs2m_110 & ~vs2m_111, ~vs2m_110} : 2'h0, _vmsbf_hi_hi_lo_hi_hi_result_T, ~vs2m_108} : 4'h0, _GEN_2, _vmsbf_hi_hi_lo_hi_lo_result_T, ~vs2m_104} : 8'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_lo_hi_hi_hi_result_T = ~vs2m_92 & ~vs2m_93;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_lo_hi_hi_lo_result_T = ~vs2m_88 & ~vs2m_89;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_6 = _vmsbf_hi_lo_hi_hi_lo_result_T ? {~vs2m_90 & ~vs2m_91, ~vs2m_90} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_lo_hi_lo_hi_result_T = ~vs2m_84 & ~vs2m_85;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_lo_hi_lo_lo_result_T = ~vs2m_80 & ~vs2m_81;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_7 = _vmsbf_hi_lo_hi_lo_lo_result_T ? {~vs2m_82 & ~vs2m_83, ~vs2m_82} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [3:0]       _GEN_8 = _GEN_7[1] ? {_vmsbf_hi_lo_hi_lo_hi_result_T ? {~vs2m_86 & ~vs2m_87, ~vs2m_86} : 2'h0, _vmsbf_hi_lo_hi_lo_hi_result_T, ~vs2m_84} : 4'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_lo_lo_hi_hi_result_T = ~vs2m_76 & ~vs2m_77;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_lo_lo_hi_lo_result_T = ~vs2m_72 & ~vs2m_73;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_9 = _vmsbf_hi_lo_lo_hi_lo_result_T ? {~vs2m_74 & ~vs2m_75, ~vs2m_74} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_lo_lo_lo_hi_result_T = ~vs2m_68 & ~vs2m_69;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_hi_lo_lo_lo_lo_result_T = ~vs2m_64 & ~vs2m_65;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_10 = _vmsbf_hi_lo_lo_lo_lo_result_T ? {~vs2m_66 & ~vs2m_67, ~vs2m_66} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [3:0]       _GEN_11 = _GEN_10[1] ? {_vmsbf_hi_lo_lo_lo_hi_result_T ? {~vs2m_70 & ~vs2m_71, ~vs2m_70} : 2'h0, _vmsbf_hi_lo_lo_lo_hi_result_T, ~vs2m_68} : 4'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire [7:0]       _GEN_12 = _GEN_11[3] ? {_GEN_9[1] ? {_vmsbf_hi_lo_lo_hi_hi_result_T ? {~vs2m_78 & ~vs2m_79, ~vs2m_78} : 2'h0, _vmsbf_hi_lo_lo_hi_hi_result_T, ~vs2m_76} : 4'h0, _GEN_9, _vmsbf_hi_lo_lo_hi_lo_result_T, ~vs2m_72} : 8'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire [15:0]      _GEN_13 = _GEN_12[7] ? {_GEN_8[3] ? {_GEN_6[1] ? {_vmsbf_hi_lo_hi_hi_hi_result_T ? {~vs2m_94 & ~vs2m_95, ~vs2m_94} : 2'h0, _vmsbf_hi_lo_hi_hi_hi_result_T, ~vs2m_92} : 4'h0, _GEN_6, _vmsbf_hi_lo_hi_hi_lo_result_T, ~vs2m_88} : 8'h0, _GEN_8, _GEN_7, _vmsbf_hi_lo_hi_lo_lo_result_T, ~vs2m_80} : 16'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_hi_hi_hi_hi_result_T = ~vs2m_60 & ~vs2m_61;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_hi_hi_hi_lo_result_T = ~vs2m_56 & ~vs2m_57;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_14 = _vmsbf_lo_hi_hi_hi_lo_result_T ? {~vs2m_58 & ~vs2m_59, ~vs2m_58} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_hi_hi_lo_hi_result_T = ~vs2m_52 & ~vs2m_53;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_hi_hi_lo_lo_result_T = ~vs2m_48 & ~vs2m_49;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_15 = _vmsbf_lo_hi_hi_lo_lo_result_T ? {~vs2m_50 & ~vs2m_51, ~vs2m_50} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [3:0]       _GEN_16 = _GEN_15[1] ? {_vmsbf_lo_hi_hi_lo_hi_result_T ? {~vs2m_54 & ~vs2m_55, ~vs2m_54} : 2'h0, _vmsbf_lo_hi_hi_lo_hi_result_T, ~vs2m_52} : 4'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_hi_lo_hi_hi_result_T = ~vs2m_44 & ~vs2m_45;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_hi_lo_hi_lo_result_T = ~vs2m_40 & ~vs2m_41;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_17 = _vmsbf_lo_hi_lo_hi_lo_result_T ? {~vs2m_42 & ~vs2m_43, ~vs2m_42} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_hi_lo_lo_hi_result_T = ~vs2m_36 & ~vs2m_37;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_hi_lo_lo_lo_result_T = ~vs2m_32 & ~vs2m_33;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_18 = _vmsbf_lo_hi_lo_lo_lo_result_T ? {~vs2m_34 & ~vs2m_35, ~vs2m_34} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [3:0]       _GEN_19 = _GEN_18[1] ? {_vmsbf_lo_hi_lo_lo_hi_result_T ? {~vs2m_38 & ~vs2m_39, ~vs2m_38} : 2'h0, _vmsbf_lo_hi_lo_lo_hi_result_T, ~vs2m_36} : 4'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire [7:0]       _GEN_20 = _GEN_19[3] ? {_GEN_17[1] ? {_vmsbf_lo_hi_lo_hi_hi_result_T ? {~vs2m_46 & ~vs2m_47, ~vs2m_46} : 2'h0, _vmsbf_lo_hi_lo_hi_hi_result_T, ~vs2m_44} : 4'h0, _GEN_17, _vmsbf_lo_hi_lo_hi_lo_result_T, ~vs2m_40} : 8'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_lo_hi_hi_hi_result_T = ~vs2m_28 & ~vs2m_29;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_lo_hi_hi_lo_result_T = ~vs2m_24 & ~vs2m_25;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_21 = _vmsbf_lo_lo_hi_hi_lo_result_T ? {~vs2m_26 & ~vs2m_27, ~vs2m_26} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_lo_hi_lo_hi_result_T = ~vs2m_20 & ~vs2m_21;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_lo_hi_lo_lo_result_T = ~vs2m_16 & ~vs2m_17;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_22 = _vmsbf_lo_lo_hi_lo_lo_result_T ? {~vs2m_18 & ~vs2m_19, ~vs2m_18} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [3:0]       _GEN_23 = _GEN_22[1] ? {_vmsbf_lo_lo_hi_lo_hi_result_T ? {~vs2m_22 & ~vs2m_23, ~vs2m_22} : 2'h0, _vmsbf_lo_lo_hi_lo_hi_result_T, ~vs2m_20} : 4'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_lo_lo_hi_hi_result_T = ~vs2m_12 & ~vs2m_13;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_lo_lo_hi_lo_result_T = ~vs2m_8 & ~vs2m_9;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_24 = _vmsbf_lo_lo_lo_hi_lo_result_T ? {~vs2m_10 & ~vs2m_11, ~vs2m_10} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_lo_lo_lo_hi_result_T = ~vs2m_4 & ~vs2m_5;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _vmsbf_lo_lo_lo_lo_lo_result_T = ~vs2m_0 & ~vs2m_1;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [1:0]       _GEN_25 = _vmsbf_lo_lo_lo_lo_lo_result_T ? {~vs2m_2 & ~vs2m_3, ~vs2m_2} : 2'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire [3:0]       _GEN_26 = _GEN_25[1] ? {_vmsbf_lo_lo_lo_lo_hi_result_T ? {~vs2m_6 & ~vs2m_7, ~vs2m_6} : 2'h0, _vmsbf_lo_lo_lo_lo_hi_result_T, ~vs2m_4} : 4'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire [7:0]       _GEN_27 = _GEN_26[3] ? {_GEN_24[1] ? {_vmsbf_lo_lo_lo_hi_hi_result_T ? {~vs2m_14 & ~vs2m_15, ~vs2m_14} : 2'h0, _vmsbf_lo_lo_lo_hi_hi_result_T, ~vs2m_12} : 4'h0, _GEN_24, _vmsbf_lo_lo_lo_hi_lo_result_T, ~vs2m_8} : 8'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire [15:0]      _GEN_28 = _GEN_27[7] ? {_GEN_23[3] ? {_GEN_21[1] ? {_vmsbf_lo_lo_hi_hi_hi_result_T ? {~vs2m_30 & ~vs2m_31, ~vs2m_30} : 2'h0, _vmsbf_lo_lo_hi_hi_hi_result_T, ~vs2m_28} : 4'h0, _GEN_21, _vmsbf_lo_lo_hi_hi_lo_result_T, ~vs2m_24} : 8'h0, _GEN_23, _GEN_22, _vmsbf_lo_lo_hi_lo_lo_result_T, ~vs2m_16} : 16'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire [31:0]      _GEN_29 = _GEN_28[15] ? {_GEN_20[7] ? {_GEN_16[3] ? {_GEN_14[1] ? {_vmsbf_lo_hi_hi_hi_hi_result_T ? {~vs2m_62 & ~vs2m_63, ~vs2m_62} : 2'h0, _vmsbf_lo_hi_hi_hi_hi_result_T, ~vs2m_60} : 4'h0, _GEN_14, _vmsbf_lo_hi_hi_hi_lo_result_T, ~vs2m_56} : 8'h0, _GEN_16, _GEN_15, _vmsbf_lo_hi_hi_lo_lo_result_T, ~vs2m_48} : 16'h0, _GEN_20, _GEN_19, _GEN_18, _vmsbf_lo_hi_lo_lo_lo_result_T, ~vs2m_32} : 32'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire [63:0]      _GEN_30 = _GEN_29[31] ? {_GEN_13[15] ? {_GEN_5[7] ? {_GEN_1[3] ? {_GEN[1] ? {_vmsbf_hi_hi_hi_hi_hi_result_T ? {~vs2m_126 & ~vs2m_127, ~vs2m_126} : 2'h0, _vmsbf_hi_hi_hi_hi_hi_result_T, ~vs2m_124} : 4'h0, _GEN, _vmsbf_hi_hi_hi_hi_lo_result_T, ~vs2m_120} : 8'h0, _GEN_1, _GEN_0, _vmsbf_hi_hi_hi_lo_lo_result_T, ~vs2m_112} : 16'h0, _GEN_5, _GEN_4, _GEN_3, _vmsbf_hi_hi_lo_lo_lo_result_T, ~vs2m_96} : 32'h0, _GEN_13, _GEN_12, _GEN_11, _GEN_10, _vmsbf_hi_lo_lo_lo_lo_result_T, ~vs2m_64} : 64'h0;	// @[Cat.scala:33:92, VMask.scala:104:20, :108:{20,23}, :131:13, :132:16, :133:15]
  wire [127:0]     vmsbf_result = {_GEN_30, _GEN_29, _GEN_28, _GEN_27, _GEN_26, _GEN_25, _vmsbf_lo_lo_lo_lo_lo_result_T, ~vs2m_0};	// @[Cat.scala:33:92, VMask.scala:104:20, :108:20, :131:13, :132:16, :133:15]
  wire             _one_cnt_16_T = io_in_bits_uop_uopIdx == 3'h0;	// @[Cat.scala:33:92, VFuUtils.scala:49:47]
  wire [7:0]       _vs2m_uop_extracted_T_17 = _eew_sew_oneHot_WIRE_1 ? {vs2m_7, vs2m_6, vs2m_5, vs2m_4, vs2m_3, vs2m_2, vs2m_1, vs2m_0} : 8'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [3:0]       _GEN_31 = _vs2m_uop_extracted_T_17[3:0] | (_eew_sew_oneHot_WIRE_2 ? {vs2m_3, vs2m_2, vs2m_1, vs2m_0} : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [7:0]       _vs2m_uop_extracted_T_32 = _eew_sew_oneHot_WIRE_1 ? {vs2m_15, vs2m_14, vs2m_13, vs2m_12, vs2m_11, vs2m_10, vs2m_9, vs2m_8} : 8'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [3:0]       _GEN_32 = _vs2m_uop_extracted_T_32[3:0] | (_eew_sew_oneHot_WIRE_2 ? {vs2m_7, vs2m_6, vs2m_5, vs2m_4} : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [7:0]       _vs2m_uop_extracted_T_47 = _eew_sew_oneHot_WIRE_1 ? {vs2m_23, vs2m_22, vs2m_21, vs2m_20, vs2m_19, vs2m_18, vs2m_17, vs2m_16} : 8'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [3:0]       _GEN_33 = _vs2m_uop_extracted_T_47[3:0] | (_eew_sew_oneHot_WIRE_2 ? {vs2m_11, vs2m_10, vs2m_9, vs2m_8} : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [7:0]       _vs2m_uop_extracted_T_62 = _eew_sew_oneHot_WIRE_1 ? {vs2m_31, vs2m_30, vs2m_29, vs2m_28, vs2m_27, vs2m_26, vs2m_25, vs2m_24} : 8'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [3:0]       _GEN_34 = _vs2m_uop_extracted_T_62[3:0] | (_eew_sew_oneHot_WIRE_2 ? {vs2m_15, vs2m_14, vs2m_13, vs2m_12} : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [7:0]       _vs2m_uop_extracted_T_77 = _eew_sew_oneHot_WIRE_1 ? {vs2m_39, vs2m_38, vs2m_37, vs2m_36, vs2m_35, vs2m_34, vs2m_33, vs2m_32} : 8'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [3:0]       _GEN_35 = _vs2m_uop_extracted_T_77[3:0] | (_eew_sew_oneHot_WIRE_2 ? {vs2m_19, vs2m_18, vs2m_17, vs2m_16} : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [7:0]       _vs2m_uop_extracted_T_92 = _eew_sew_oneHot_WIRE_1 ? {vs2m_47, vs2m_46, vs2m_45, vs2m_44, vs2m_43, vs2m_42, vs2m_41, vs2m_40} : 8'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [3:0]       _GEN_36 = _vs2m_uop_extracted_T_92[3:0] | (_eew_sew_oneHot_WIRE_2 ? {vs2m_23, vs2m_22, vs2m_21, vs2m_20} : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [7:0]       _vs2m_uop_extracted_T_107 = _eew_sew_oneHot_WIRE_1 ? {vs2m_55, vs2m_54, vs2m_53, vs2m_52, vs2m_51, vs2m_50, vs2m_49, vs2m_48} : 8'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [3:0]       _GEN_37 = _vs2m_uop_extracted_T_107[3:0] | (_eew_sew_oneHot_WIRE_2 ? {vs2m_27, vs2m_26, vs2m_25, vs2m_24} : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [7:0]       _vs2m_uop_extracted_T_122 = _eew_sew_oneHot_WIRE_1 ? {vs2m_63, vs2m_62, vs2m_61, vs2m_60, vs2m_59, vs2m_58, vs2m_57, vs2m_56} : 8'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [3:0]       _GEN_38 = _vs2m_uop_extracted_T_122[3:0] | (_eew_sew_oneHot_WIRE_2 ? {vs2m_31, vs2m_30, vs2m_29, vs2m_28} : 4'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VMask.scala:131:13, :132:16, :133:15]
  wire [15:0]      vs2m_uop_vid =
    vid_v
      ? 16'hFFFF
      : (_one_cnt_16_T ? (_eew_sew_oneHot_WIRE_0 ? {vs2m_15, vs2m_14, vs2m_13, vs2m_12, vs2m_11, vs2m_10, vs2m_9, vs2m_8, vs2m_7, vs2m_6, vs2m_5, vs2m_4, vs2m_3, vs2m_2, vs2m_1, vs2m_0} : 16'h0) | {8'h0, _vs2m_uop_extracted_T_17[7:4], _GEN_31[3:2], _GEN_31[1:0] | (_eew_sew_oneHot_WIRE_3 ? {vs2m_1, vs2m_0} : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h1 ? (_eew_sew_oneHot_WIRE_0 ? {vs2m_31, vs2m_30, vs2m_29, vs2m_28, vs2m_27, vs2m_26, vs2m_25, vs2m_24, vs2m_23, vs2m_22, vs2m_21, vs2m_20, vs2m_19, vs2m_18, vs2m_17, vs2m_16} : 16'h0) | {8'h0, _vs2m_uop_extracted_T_32[7:4], _GEN_32[3:2], _GEN_32[1:0] | (_eew_sew_oneHot_WIRE_3 ? {vs2m_3, vs2m_2} : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h2 ? (_eew_sew_oneHot_WIRE_0 ? {vs2m_47, vs2m_46, vs2m_45, vs2m_44, vs2m_43, vs2m_42, vs2m_41, vs2m_40, vs2m_39, vs2m_38, vs2m_37, vs2m_36, vs2m_35, vs2m_34, vs2m_33, vs2m_32} : 16'h0) | {8'h0, _vs2m_uop_extracted_T_47[7:4], _GEN_33[3:2], _GEN_33[1:0] | (_eew_sew_oneHot_WIRE_3 ? {vs2m_5, vs2m_4} : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h3 ? (_eew_sew_oneHot_WIRE_0 ? {vs2m_63, vs2m_62, vs2m_61, vs2m_60, vs2m_59, vs2m_58, vs2m_57, vs2m_56, vs2m_55, vs2m_54, vs2m_53, vs2m_52, vs2m_51, vs2m_50, vs2m_49, vs2m_48} : 16'h0) | {8'h0, _vs2m_uop_extracted_T_62[7:4], _GEN_34[3:2], _GEN_34[1:0] | (_eew_sew_oneHot_WIRE_3 ? {vs2m_7, vs2m_6} : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h4 ? (_eew_sew_oneHot_WIRE_0 ? {vs2m_79, vs2m_78, vs2m_77, vs2m_76, vs2m_75, vs2m_74, vs2m_73, vs2m_72, vs2m_71, vs2m_70, vs2m_69, vs2m_68, vs2m_67, vs2m_66, vs2m_65, vs2m_64} : 16'h0) | {8'h0, _vs2m_uop_extracted_T_77[7:4], _GEN_35[3:2], _GEN_35[1:0] | (_eew_sew_oneHot_WIRE_3 ? {vs2m_9, vs2m_8} : 2'h0)} : 16'h0)
        | (io_in_bits_uop_uopIdx == 3'h5 ? (_eew_sew_oneHot_WIRE_0 ? {vs2m_95, vs2m_94, vs2m_93, vs2m_92, vs2m_91, vs2m_90, vs2m_89, vs2m_88, vs2m_87, vs2m_86, vs2m_85, vs2m_84, vs2m_83, vs2m_82, vs2m_81, vs2m_80} : 16'h0) | {8'h0, _vs2m_uop_extracted_T_92[7:4], _GEN_36[3:2], _GEN_36[1:0] | (_eew_sew_oneHot_WIRE_3 ? {vs2m_11, vs2m_10} : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h6 ? (_eew_sew_oneHot_WIRE_0 ? {vs2m_111, vs2m_110, vs2m_109, vs2m_108, vs2m_107, vs2m_106, vs2m_105, vs2m_104, vs2m_103, vs2m_102, vs2m_101, vs2m_100, vs2m_99, vs2m_98, vs2m_97, vs2m_96} : 16'h0) | {8'h0, _vs2m_uop_extracted_T_107[7:4], _GEN_37[3:2], _GEN_37[1:0] | (_eew_sew_oneHot_WIRE_3 ? {vs2m_13, vs2m_12} : 2'h0)} : 16'h0) | ((&io_in_bits_uop_uopIdx) ? (_eew_sew_oneHot_WIRE_0 ? {vs2m_127, vs2m_126, vs2m_125, vs2m_124, vs2m_123, vs2m_122, vs2m_121, vs2m_120, vs2m_119, vs2m_118, vs2m_117, vs2m_116, vs2m_115, vs2m_114, vs2m_113, vs2m_112} : 16'h0) | {8'h0, _vs2m_uop_extracted_T_122[7:4], _GEN_38[3:2], _GEN_38[1:0] | (_eew_sew_oneHot_WIRE_3 ? {vs2m_15, vs2m_14} : 2'h0)} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :51:18, VMask.scala:35:54, :50:65, :131:13, :132:16, :133:{15,50}, :148:25]
  reg  [7:0]       one_sum;	// @[VMask.scala:149:24]
  wire [1:0]       _one_cnt_uop_2_T_4 = {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [1:0]       _one_cnt_uop_3_T_7 = {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]} + {1'h0, vs2m_uop_vid[2]};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [2:0]       _one_cnt_uop_4_T_10 = {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]}} + {1'h0, {1'h0, vs2m_uop_vid[2]} + {1'h0, vs2m_uop_vid[3]}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [2:0]       _one_cnt_uop_5_T_13 = {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]}} + {1'h0, {1'h0, vs2m_uop_vid[2]} + {1'h0, vs2m_uop_vid[3]} + {1'h0, vs2m_uop_vid[4]}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [2:0]       _one_cnt_uop_6_T_16 = {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]} + {1'h0, vs2m_uop_vid[2]}} + {1'h0, {1'h0, vs2m_uop_vid[3]} + {1'h0, vs2m_uop_vid[4]} + {1'h0, vs2m_uop_vid[5]}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [2:0]       _one_cnt_uop_7_T_19 = {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]} + {1'h0, vs2m_uop_vid[2]}} + {1'h0, {1'h0, vs2m_uop_vid[3]} + {1'h0, vs2m_uop_vid[4]}} + {1'h0, {1'h0, vs2m_uop_vid[5]} + {1'h0, vs2m_uop_vid[6]}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [3:0]       _one_cnt_uop_8_T_22 = {1'h0, {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]}} + {1'h0, {1'h0, vs2m_uop_vid[2]} + {1'h0, vs2m_uop_vid[3]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[4]} + {1'h0, vs2m_uop_vid[5]}} + {1'h0, {1'h0, vs2m_uop_vid[6]} + {1'h0, vs2m_uop_vid[7]}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [3:0]       _one_cnt_uop_9_T_25 = {1'h0, {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]}} + {1'h0, {1'h0, vs2m_uop_vid[2]} + {1'h0, vs2m_uop_vid[3]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[4]} + {1'h0, vs2m_uop_vid[5]}} + {1'h0, {1'h0, vs2m_uop_vid[6]} + {1'h0, vs2m_uop_vid[7]} + {1'h0, vs2m_uop_vid[8]}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [3:0]       _one_cnt_uop_10_T_28 = {1'h0, {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]}} + {1'h0, {1'h0, vs2m_uop_vid[2]} + {1'h0, vs2m_uop_vid[3]} + {1'h0, vs2m_uop_vid[4]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[5]} + {1'h0, vs2m_uop_vid[6]}} + {1'h0, {1'h0, vs2m_uop_vid[7]} + {1'h0, vs2m_uop_vid[8]} + {1'h0, vs2m_uop_vid[9]}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [3:0]       _one_cnt_uop_11_T_31 = {1'h0, {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]}} + {1'h0, {1'h0, vs2m_uop_vid[2]} + {1'h0, vs2m_uop_vid[3]} + {1'h0, vs2m_uop_vid[4]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[5]} + {1'h0, vs2m_uop_vid[6]} + {1'h0, vs2m_uop_vid[7]}} + {1'h0, {1'h0, vs2m_uop_vid[8]} + {1'h0, vs2m_uop_vid[9]} + {1'h0, vs2m_uop_vid[10]}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [3:0]       _one_cnt_uop_12_T_34 = {1'h0, {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]} + {1'h0, vs2m_uop_vid[2]}} + {1'h0, {1'h0, vs2m_uop_vid[3]} + {1'h0, vs2m_uop_vid[4]} + {1'h0, vs2m_uop_vid[5]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[6]} + {1'h0, vs2m_uop_vid[7]} + {1'h0, vs2m_uop_vid[8]}} + {1'h0, {1'h0, vs2m_uop_vid[9]} + {1'h0, vs2m_uop_vid[10]} + {1'h0, vs2m_uop_vid[11]}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [3:0]       _one_cnt_uop_13_T_37 = {1'h0, {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]} + {1'h0, vs2m_uop_vid[2]}} + {1'h0, {1'h0, vs2m_uop_vid[3]} + {1'h0, vs2m_uop_vid[4]} + {1'h0, vs2m_uop_vid[5]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[6]} + {1'h0, vs2m_uop_vid[7]} + {1'h0, vs2m_uop_vid[8]}} + {1'h0, {1'h0, vs2m_uop_vid[9]} + {1'h0, vs2m_uop_vid[10]}} + {1'h0, {1'h0, vs2m_uop_vid[11]} + {1'h0, vs2m_uop_vid[12]}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [3:0]       _one_cnt_uop_14_T_40 = {1'h0, {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]} + {1'h0, vs2m_uop_vid[2]}} + {1'h0, {1'h0, vs2m_uop_vid[3]} + {1'h0, vs2m_uop_vid[4]}} + {1'h0, {1'h0, vs2m_uop_vid[5]} + {1'h0, vs2m_uop_vid[6]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[7]} + {1'h0, vs2m_uop_vid[8]} + {1'h0, vs2m_uop_vid[9]}} + {1'h0, {1'h0, vs2m_uop_vid[10]} + {1'h0, vs2m_uop_vid[11]}} + {1'h0, {1'h0, vs2m_uop_vid[12]} + {1'h0, vs2m_uop_vid[13]}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [3:0]       _one_cnt_uop_15_T_43 = {1'h0, {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]} + {1'h0, vs2m_uop_vid[2]}} + {1'h0, {1'h0, vs2m_uop_vid[3]} + {1'h0, vs2m_uop_vid[4]}} + {1'h0, {1'h0, vs2m_uop_vid[5]} + {1'h0, vs2m_uop_vid[6]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[7]} + {1'h0, vs2m_uop_vid[8]}} + {1'h0, {1'h0, vs2m_uop_vid[9]} + {1'h0, vs2m_uop_vid[10]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[11]} + {1'h0, vs2m_uop_vid[12]}} + {1'h0, {1'h0, vs2m_uop_vid[13]} + {1'h0, vs2m_uop_vid[14]}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25, :163:48]
  wire [4:0]       one_cnt_uop_16 = {1'h0, {1'h0, {1'h0, {1'h0, vs2m_uop_vid[0]} + {1'h0, vs2m_uop_vid[1]}} + {1'h0, {1'h0, vs2m_uop_vid[2]} + {1'h0, vs2m_uop_vid[3]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[4]} + {1'h0, vs2m_uop_vid[5]}} + {1'h0, {1'h0, vs2m_uop_vid[6]} + {1'h0, vs2m_uop_vid[7]}}}} + {1'h0, {1'h0, {1'h0, {1'h0, vs2m_uop_vid[8]} + {1'h0, vs2m_uop_vid[9]}} + {1'h0, {1'h0, vs2m_uop_vid[10]} + {1'h0, vs2m_uop_vid[11]}}} + {1'h0, {1'h0, {1'h0, vs2m_uop_vid[12]} + {1'h0, vs2m_uop_vid[13]}} + {1'h0, {1'h0, vs2m_uop_vid[14]} + {1'h0, vs2m_uop_vid[15]}}}};	// @[Bitwise.scala:51:90, :53:100, :77:12, VFuBundles.scala:67:53, VMask.scala:148:25]
  wire [7:0]       _GEN_39 = {7'h0, vs2m_uop_vid[0]};	// @[Bitwise.scala:77:12, VMask.scala:88:32, :148:25, :163:48, :171:63]
  wire [7:0]       _one_cnt_1_T_2 = one_sum + _GEN_39;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_40 = {6'h0, _one_cnt_uop_2_T_4};	// @[Bitwise.scala:51:90, VMask.scala:133:50, :171:63]
  wire [7:0]       _one_cnt_2_T_2 = one_sum + _GEN_40;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_41 = {6'h0, _one_cnt_uop_3_T_7};	// @[Bitwise.scala:51:90, VMask.scala:133:50, :171:63]
  wire [7:0]       _one_cnt_3_T_2 = one_sum + _GEN_41;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_42 = {5'h0, _one_cnt_uop_4_T_10};	// @[Bitwise.scala:51:90, Mux.scala:27:73, VMask.scala:171:63]
  wire [7:0]       _one_cnt_4_T_2 = one_sum + _GEN_42;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_43 = {5'h0, _one_cnt_uop_5_T_13};	// @[Bitwise.scala:51:90, Mux.scala:27:73, VMask.scala:171:63]
  wire [7:0]       _one_cnt_5_T_2 = one_sum + _GEN_43;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_44 = {5'h0, _one_cnt_uop_6_T_16};	// @[Bitwise.scala:51:90, Mux.scala:27:73, VMask.scala:171:63]
  wire [7:0]       _one_cnt_6_T_2 = one_sum + _GEN_44;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_45 = {5'h0, _one_cnt_uop_7_T_19};	// @[Bitwise.scala:51:90, Mux.scala:27:73, VMask.scala:171:63]
  wire [7:0]       _one_cnt_7_T_2 = one_sum + _GEN_45;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_46 = {4'h0, _one_cnt_uop_8_T_22};	// @[Bitwise.scala:51:90, Cat.scala:33:92, VMask.scala:171:63]
  wire [7:0]       _one_cnt_8_T_2 = one_sum + _GEN_46;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_47 = {4'h0, _one_cnt_uop_9_T_25};	// @[Bitwise.scala:51:90, Cat.scala:33:92, VMask.scala:171:63]
  wire [7:0]       _one_cnt_9_T_2 = one_sum + _GEN_47;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_48 = {4'h0, _one_cnt_uop_10_T_28};	// @[Bitwise.scala:51:90, Cat.scala:33:92, VMask.scala:171:63]
  wire [7:0]       _one_cnt_10_T_2 = one_sum + _GEN_48;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_49 = {4'h0, _one_cnt_uop_11_T_31};	// @[Bitwise.scala:51:90, Cat.scala:33:92, VMask.scala:171:63]
  wire [7:0]       _one_cnt_11_T_2 = one_sum + _GEN_49;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_50 = {4'h0, _one_cnt_uop_12_T_34};	// @[Bitwise.scala:51:90, Cat.scala:33:92, VMask.scala:171:63]
  wire [7:0]       _one_cnt_12_T_2 = one_sum + _GEN_50;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_51 = {4'h0, _one_cnt_uop_13_T_37};	// @[Bitwise.scala:51:90, Cat.scala:33:92, VMask.scala:171:63]
  wire [7:0]       _one_cnt_13_T_2 = one_sum + _GEN_51;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_52 = {4'h0, _one_cnt_uop_14_T_40};	// @[Bitwise.scala:51:90, Cat.scala:33:92, VMask.scala:171:63]
  wire [7:0]       _one_cnt_14_T_2 = one_sum + _GEN_52;	// @[VMask.scala:149:24, :171:63]
  wire [7:0]       _GEN_53 = {4'h0, _one_cnt_uop_15_T_43};	// @[Bitwise.scala:51:90, Cat.scala:33:92, VMask.scala:171:63]
  wire [7:0]       _one_cnt_15_T_2 = one_sum + _GEN_53;	// @[VMask.scala:149:24, :171:63]
  reg  [127:0]     vd_reg;	// @[VMask.scala:175:23]
  reg  [7:0]       vl_reg;	// @[Reg.scala:35:20]
  reg  [6:0]       vstart_reg;	// @[Reg.scala:35:20]
  reg              vm_reg;	// @[Reg.scala:35:20]
  reg              ma_reg;	// @[Reg.scala:35:20]
  reg              ta_reg;	// @[Reg.scala:35:20]
  reg  [2:0]       vsew_reg;	// @[Reg.scala:35:20]
  reg  [2:0]       uopIdx_reg;	// @[Reg.scala:35:20]
  reg  [14:0]      vlRemainBytes_reg;	// @[Reg.scala:35:20]
  reg  [6:0]       vstartRemain_reg;	// @[Reg.scala:35:20]
  reg  [127:0]     old_vd_reg;	// @[Reg.scala:35:20]
  reg  [127:0]     vmask_reg;	// @[Reg.scala:35:20]
  reg              reg_vm_logical;	// @[Reg.scala:35:20]
  reg              reg_vcpop_m;	// @[Reg.scala:35:20]
  reg              reg_vfirst_m;	// @[Reg.scala:35:20]
  reg              reg_vmsbf_m;	// @[Reg.scala:35:20]
  reg              reg_vmsif_m;	// @[Reg.scala:35:20]
  reg              reg_vmsof_m;	// @[Reg.scala:35:20]
  reg              reg_viota_m;	// @[Reg.scala:35:20]
  reg              reg_vid_v;	// @[Reg.scala:35:20]
  wire [127:0]     vmask_bits = vmask_reg >> ({7'h0, uopIdx_reg} << {1'h0, ~(vsew_reg[1:0])} + 3'h1);	// @[Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:88:32, :231:{35,44,52}, :234:{27,42}]
  wire [127:0]     vmask_vd_bits = {vmask_vd_bytes_15, vmask_vd_bytes_14, vmask_vd_bytes_13, vmask_vd_bytes_12, vmask_vd_bytes_11, vmask_vd_bytes_10, vmask_vd_bytes_9, vmask_vd_bytes_8, vmask_vd_bytes_7, vmask_vd_bytes_6, vmask_vd_bytes_5, vmask_vd_bytes_4, vmask_vd_bytes_3, vmask_vd_bytes_2, vmask_vd_bytes_1, vmask_vd_bytes_0};	// @[Cat.scala:33:92, VMask.scala:309:23, :310:83, :311:25]
  wire [127:0]     _GEN_54 = {128{ma_reg}} | old_vd_reg;	// @[Reg.scala:35:20, VMask.scala:239:21]
  wire [13:0]      _vstartRemainBytes_T = {7'h0, vstartRemain_reg} << vsew_reg;	// @[Reg.scala:35:20, VMask.scala:88:32, :244:41]
  wire [382:0]     _vmask_vstart_bits_T = 383'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF << {375'h0, (|(_vstartRemainBytes_T[6:4])) ? 5'h10 : _vstartRemainBytes_T[4:0], 3'h0};	// @[Cat.scala:33:92, VMask.scala:44:25, :244:{21,41}, :245:{22,41}, :248:32]
  wire [127:0]     vmask_tail_bits = 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> {110'h0, (|(vlRemainBytes_reg[14:4])) ? 15'h0 : 15'h10 - vlRemainBytes_reg, 3'h0};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reg.scala:35:20, VMask.scala:251:{23,43,69}, :254:30]
  wire             _T_175 = vsew_reg == 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:297:19]
  assign vid_vd_0 = _T_175 | vsew_reg == 3'h1 | vsew_reg == 3'h2 | vsew_reg == 3'h3 ? vd_reg[7:0] : 8'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:35:54, :175:23, :259:60, :297:{19,28}, :298:17, :299:{25,34}, :301:25, :303:25]
  assign vid_vd_1 = _T_175 ? vd_reg[15:8] : 8'h0;	// @[Cat.scala:33:92, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:34]
  assign vid_vd_2 = _T_175 ? vd_reg[23:16] : vsew_reg == 3'h1 ? vd_reg[15:8] : 8'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:{25,34}, :300:17, :301:34]
  assign vid_vd_3 = _T_175 ? vd_reg[31:24] : 8'h0;	// @[Cat.scala:33:92, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:34]
  assign vid_vd_4 = _T_175 ? vd_reg[39:32] : vsew_reg == 3'h1 ? vd_reg[23:16] : vsew_reg == 3'h2 ? vd_reg[15:8] : 8'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:35:54, :175:23, :259:60, :297:{19,28}, :298:17, :299:{25,34}, :300:17, :301:{25,34}, :302:17, :303:34]
  assign vid_vd_5 = _T_175 ? vd_reg[47:40] : 8'h0;	// @[Cat.scala:33:92, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:34]
  assign vid_vd_6 = _T_175 ? vd_reg[55:48] : vsew_reg == 3'h1 ? vd_reg[31:24] : 8'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:{25,34}, :300:17, :301:34]
  assign vid_vd_7 = _T_175 ? vd_reg[63:56] : 8'h0;	// @[Cat.scala:33:92, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:34]
  assign vid_vd_8 = _T_175 ? vd_reg[71:64] : vsew_reg == 3'h1 ? vd_reg[39:32] : vsew_reg == 3'h2 ? vd_reg[23:16] : vsew_reg == 3'h3 ? vd_reg[15:8] : 8'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:35:54, :175:23, :259:60, :262:15, :297:{19,28}, :298:17, :299:{25,34}, :300:17, :301:{25,34}, :302:17, :303:{25,34}, :304:17]
  assign vid_vd_9 = _T_175 ? vd_reg[79:72] : 8'h0;	// @[Cat.scala:33:92, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:34]
  assign vid_vd_10 = _T_175 ? vd_reg[87:80] : vsew_reg == 3'h1 ? vd_reg[47:40] : 8'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:{25,34}, :300:17, :301:34]
  assign vid_vd_11 = _T_175 ? vd_reg[95:88] : 8'h0;	// @[Cat.scala:33:92, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:34]
  assign vid_vd_12 = _T_175 ? vd_reg[103:96] : vsew_reg == 3'h1 ? vd_reg[55:48] : vsew_reg == 3'h2 ? vd_reg[31:24] : 8'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:35:54, :175:23, :259:60, :297:{19,28}, :298:17, :299:{25,34}, :300:17, :301:{25,34}, :302:17, :303:34]
  assign vid_vd_13 = _T_175 ? vd_reg[111:104] : 8'h0;	// @[Cat.scala:33:92, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:34]
  assign vid_vd_14 = _T_175 ? vd_reg[119:112] : vsew_reg == 3'h1 ? vd_reg[63:56] : 8'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:{25,34}, :300:17, :301:34]
  assign vid_vd_15 = _T_175 ? vd_reg[127:120] : 8'h0;	// @[Cat.scala:33:92, VMask.scala:175:23, :259:60, :297:{19,28}, :298:17, :299:34]
  wire [2:0]       _T_180 = 3'h0 >> vsew_reg;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:310:38]
  wire [127:0]     _T_181 = vmask_bits >> _T_180[0];	// @[VMask.scala:234:27, :310:{33,38}]
  assign vmask_vd_bytes_0 = ~vm_reg & ~(_T_181[0]) | vlRemainBytes_reg == 15'h0 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:251:23, :309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [2:0]       _T_188 = 3'h1 >> vsew_reg;	// @[Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:310:38]
  wire [127:0]     _T_189 = vmask_bits >> _T_188[0];	// @[VMask.scala:234:27, :310:{33,38}]
  assign vmask_vd_bytes_1 = ~vm_reg & ~(_T_189[0]) | vlRemainBytes_reg < 15'h2 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [2:0]       _T_196 = 3'h2 >> vsew_reg;	// @[Reg.scala:35:20, VMask.scala:35:54, :310:38]
  wire [127:0]     _T_197 = vmask_bits >> _T_196[1:0];	// @[VMask.scala:234:27, :310:{33,38}]
  assign vmask_vd_bytes_2 = ~vm_reg & ~(_T_197[0]) | vlRemainBytes_reg < 15'h3 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [2:0]       _T_204 = 3'h3 >> vsew_reg;	// @[Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:310:38]
  wire [127:0]     _T_205 = vmask_bits >> _T_204[1:0];	// @[VMask.scala:234:27, :310:{33,38}]
  assign vmask_vd_bytes_3 = ~vm_reg & ~(_T_205[0]) | vlRemainBytes_reg < 15'h4 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_213 = vmask_bits >> (3'h4 >> vsew_reg);	// @[Reg.scala:35:20, VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_4 = ~vm_reg & ~(_T_213[0]) | vlRemainBytes_reg < 15'h5 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_221 = vmask_bits >> (3'h5 >> vsew_reg);	// @[Reg.scala:35:20, VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_5 = ~vm_reg & ~(_T_221[0]) | vlRemainBytes_reg < 15'h6 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_229 = vmask_bits >> (3'h6 >> vsew_reg);	// @[Reg.scala:35:20, VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_6 = ~vm_reg & ~(_T_229[0]) | vlRemainBytes_reg < 15'h7 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_237 = vmask_bits >> (3'h7 >> vsew_reg);	// @[Reg.scala:35:20, VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_7 = ~vm_reg & ~(_T_237[0]) | vlRemainBytes_reg < 15'h8 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [3:0]       _GEN_55 = {1'h0, vsew_reg};	// @[Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:310:38]
  wire [127:0]     _T_245 = vmask_bits >> (4'h8 >> _GEN_55);	// @[Mux.scala:27:73, VMask.scala:234:27, :310:{33,38}]
  assign vmask_vd_bytes_8 = ~vm_reg & ~(_T_245[0]) | vlRemainBytes_reg < 15'h9 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_253 = vmask_bits >> (4'h9 >> _GEN_55);	// @[VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_9 = ~vm_reg & ~(_T_253[0]) | vlRemainBytes_reg < 15'hA ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_261 = vmask_bits >> (4'hA >> _GEN_55);	// @[VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_10 = ~vm_reg & ~(_T_261[0]) | vlRemainBytes_reg < 15'hB ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_269 = vmask_bits >> (4'hB >> _GEN_55);	// @[VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_11 = ~vm_reg & ~(_T_269[0]) | vlRemainBytes_reg < 15'hC ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_277 = vmask_bits >> (4'hC >> _GEN_55);	// @[VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_12 = ~vm_reg & ~(_T_277[0]) | vlRemainBytes_reg < 15'hD ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_285 = vmask_bits >> (4'hD >> _GEN_55);	// @[VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_13 = ~vm_reg & ~(_T_285[0]) | vlRemainBytes_reg < 15'hE ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_293 = vmask_bits >> (4'hE >> _GEN_55);	// @[VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_14 = ~vm_reg & ~(_T_293[0]) | vlRemainBytes_reg < 15'hF ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [127:0]     _T_301 = vmask_bits >> (4'hF >> _GEN_55);	// @[VMask.scala:133:50, :234:27, :310:{33,38}]
  assign vmask_vd_bytes_15 = ~vm_reg & ~(_T_301[0]) | vlRemainBytes_reg < 15'h10 ? 8'h0 : 8'hFF;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:251:69, :309:23, :310:{11,19,22,33,52,60,83}, :311:25]
  wire [382:0]     _old_vd_vl_mask_T_1 = 383'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF << vl_reg;	// @[Reg.scala:35:20, VMask.scala:248:32, :330:36]
  wire [254:0]     _vstart_mask_T_1 = 255'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF << vstart_reg;	// @[Reg.scala:35:20, VMask.scala:333:33]
  reg              io_out_valid_REG;	// @[VMask.scala:347:39]
  reg              io_out_valid_REG_1;	// @[VMask.scala:347:71]
  wire [1:0]       vmfirst_hi_hi_hi_hi_hi_hi_1 = vs2m_126 ? {1'h0, ~vs2m_126} : {~vs2m_127, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_hi_hi_hi_hi_lo_1 = vs2m_124 ? {1'h0, ~vs2m_124} : {~vs2m_125, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_hi_hi_hi_hi_1 = vmfirst_hi_hi_hi_hi_hi_lo_1[1] ? {vmfirst_hi_hi_hi_hi_hi_hi_1[1], 1'h1, vmfirst_hi_hi_hi_hi_hi_hi_1[0]} : {1'h0, vmfirst_hi_hi_hi_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_hi_hi_hi_lo_hi_1 = vs2m_122 ? {1'h0, ~vs2m_122} : {~vs2m_123, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_hi_hi_hi_lo_lo_1 = vs2m_120 ? {1'h0, ~vs2m_120} : {~vs2m_121, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_hi_hi_hi_lo_1 = vmfirst_hi_hi_hi_hi_lo_lo_1[1] ? {vmfirst_hi_hi_hi_hi_lo_hi_1[1], 1'h1, vmfirst_hi_hi_hi_hi_lo_hi_1[0]} : {1'h0, vmfirst_hi_hi_hi_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_hi_hi_hi_hi_1 = vmfirst_hi_hi_hi_hi_lo_1[2] ? {vmfirst_hi_hi_hi_hi_hi_1[2], 1'h1, vmfirst_hi_hi_hi_hi_hi_1[1:0]} : {1'h0, vmfirst_hi_hi_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_hi_hi_lo_hi_hi_1 = vs2m_118 ? {1'h0, ~vs2m_118} : {~vs2m_119, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_hi_hi_lo_hi_lo_1 = vs2m_116 ? {1'h0, ~vs2m_116} : {~vs2m_117, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_hi_hi_lo_hi_1 = vmfirst_hi_hi_hi_lo_hi_lo_1[1] ? {vmfirst_hi_hi_hi_lo_hi_hi_1[1], 1'h1, vmfirst_hi_hi_hi_lo_hi_hi_1[0]} : {1'h0, vmfirst_hi_hi_hi_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_hi_hi_lo_lo_hi_1 = vs2m_114 ? {1'h0, ~vs2m_114} : {~vs2m_115, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_hi_hi_lo_lo_lo_1 = vs2m_112 ? {1'h0, ~vs2m_112} : {~vs2m_113, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_hi_hi_lo_lo_1 = vmfirst_hi_hi_hi_lo_lo_lo_1[1] ? {vmfirst_hi_hi_hi_lo_lo_hi_1[1], 1'h1, vmfirst_hi_hi_hi_lo_lo_hi_1[0]} : {1'h0, vmfirst_hi_hi_hi_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_hi_hi_hi_lo_1 = vmfirst_hi_hi_hi_lo_lo_1[2] ? {vmfirst_hi_hi_hi_lo_hi_1[2], 1'h1, vmfirst_hi_hi_hi_lo_hi_1[1:0]} : {1'h0, vmfirst_hi_hi_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [4:0]       vmfirst_hi_hi_hi_1 = vmfirst_hi_hi_hi_lo_1[3] ? {vmfirst_hi_hi_hi_hi_1[3], 1'h1, vmfirst_hi_hi_hi_hi_1[2:0]} : {1'h0, vmfirst_hi_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_hi_lo_hi_hi_hi_1 = vs2m_110 ? {1'h0, ~vs2m_110} : {~vs2m_111, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_hi_lo_hi_hi_lo_1 = vs2m_108 ? {1'h0, ~vs2m_108} : {~vs2m_109, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_hi_lo_hi_hi_1 = vmfirst_hi_hi_lo_hi_hi_lo_1[1] ? {vmfirst_hi_hi_lo_hi_hi_hi_1[1], 1'h1, vmfirst_hi_hi_lo_hi_hi_hi_1[0]} : {1'h0, vmfirst_hi_hi_lo_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_hi_lo_hi_lo_hi_1 = vs2m_106 ? {1'h0, ~vs2m_106} : {~vs2m_107, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_hi_lo_hi_lo_lo_1 = vs2m_104 ? {1'h0, ~vs2m_104} : {~vs2m_105, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_hi_lo_hi_lo_1 = vmfirst_hi_hi_lo_hi_lo_lo_1[1] ? {vmfirst_hi_hi_lo_hi_lo_hi_1[1], 1'h1, vmfirst_hi_hi_lo_hi_lo_hi_1[0]} : {1'h0, vmfirst_hi_hi_lo_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_hi_hi_lo_hi_1 = vmfirst_hi_hi_lo_hi_lo_1[2] ? {vmfirst_hi_hi_lo_hi_hi_1[2], 1'h1, vmfirst_hi_hi_lo_hi_hi_1[1:0]} : {1'h0, vmfirst_hi_hi_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_hi_lo_lo_hi_hi_1 = vs2m_102 ? {1'h0, ~vs2m_102} : {~vs2m_103, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_hi_lo_lo_hi_lo_1 = vs2m_100 ? {1'h0, ~vs2m_100} : {~vs2m_101, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_hi_lo_lo_hi_1 = vmfirst_hi_hi_lo_lo_hi_lo_1[1] ? {vmfirst_hi_hi_lo_lo_hi_hi_1[1], 1'h1, vmfirst_hi_hi_lo_lo_hi_hi_1[0]} : {1'h0, vmfirst_hi_hi_lo_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_hi_lo_lo_lo_hi_1 = vs2m_98 ? {1'h0, ~vs2m_98} : {~vs2m_99, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_hi_lo_lo_lo_lo_1 = vs2m_96 ? {1'h0, ~vs2m_96} : {~vs2m_97, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_hi_lo_lo_lo_1 = vmfirst_hi_hi_lo_lo_lo_lo_1[1] ? {vmfirst_hi_hi_lo_lo_lo_hi_1[1], 1'h1, vmfirst_hi_hi_lo_lo_lo_hi_1[0]} : {1'h0, vmfirst_hi_hi_lo_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_hi_hi_lo_lo_1 = vmfirst_hi_hi_lo_lo_lo_1[2] ? {vmfirst_hi_hi_lo_lo_hi_1[2], 1'h1, vmfirst_hi_hi_lo_lo_hi_1[1:0]} : {1'h0, vmfirst_hi_hi_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [4:0]       vmfirst_hi_hi_lo_1 = vmfirst_hi_hi_lo_lo_1[3] ? {vmfirst_hi_hi_lo_hi_1[3], 1'h1, vmfirst_hi_hi_lo_hi_1[2:0]} : {1'h0, vmfirst_hi_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [5:0]       vmfirst_hi_hi_1 = vmfirst_hi_hi_lo_1[4] ? {vmfirst_hi_hi_hi_1[4], 1'h1, vmfirst_hi_hi_hi_1[3:0]} : {1'h0, vmfirst_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_lo_hi_hi_hi_hi_1 = vs2m_94 ? {1'h0, ~vs2m_94} : {~vs2m_95, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_lo_hi_hi_hi_lo_1 = vs2m_92 ? {1'h0, ~vs2m_92} : {~vs2m_93, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_lo_hi_hi_hi_1 = vmfirst_hi_lo_hi_hi_hi_lo_1[1] ? {vmfirst_hi_lo_hi_hi_hi_hi_1[1], 1'h1, vmfirst_hi_lo_hi_hi_hi_hi_1[0]} : {1'h0, vmfirst_hi_lo_hi_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_lo_hi_hi_lo_hi_1 = vs2m_90 ? {1'h0, ~vs2m_90} : {~vs2m_91, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_lo_hi_hi_lo_lo_1 = vs2m_88 ? {1'h0, ~vs2m_88} : {~vs2m_89, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_lo_hi_hi_lo_1 = vmfirst_hi_lo_hi_hi_lo_lo_1[1] ? {vmfirst_hi_lo_hi_hi_lo_hi_1[1], 1'h1, vmfirst_hi_lo_hi_hi_lo_hi_1[0]} : {1'h0, vmfirst_hi_lo_hi_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_hi_lo_hi_hi_1 = vmfirst_hi_lo_hi_hi_lo_1[2] ? {vmfirst_hi_lo_hi_hi_hi_1[2], 1'h1, vmfirst_hi_lo_hi_hi_hi_1[1:0]} : {1'h0, vmfirst_hi_lo_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_lo_hi_lo_hi_hi_1 = vs2m_86 ? {1'h0, ~vs2m_86} : {~vs2m_87, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_lo_hi_lo_hi_lo_1 = vs2m_84 ? {1'h0, ~vs2m_84} : {~vs2m_85, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_lo_hi_lo_hi_1 = vmfirst_hi_lo_hi_lo_hi_lo_1[1] ? {vmfirst_hi_lo_hi_lo_hi_hi_1[1], 1'h1, vmfirst_hi_lo_hi_lo_hi_hi_1[0]} : {1'h0, vmfirst_hi_lo_hi_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_lo_hi_lo_lo_hi_1 = vs2m_82 ? {1'h0, ~vs2m_82} : {~vs2m_83, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_lo_hi_lo_lo_lo_1 = vs2m_80 ? {1'h0, ~vs2m_80} : {~vs2m_81, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_lo_hi_lo_lo_1 = vmfirst_hi_lo_hi_lo_lo_lo_1[1] ? {vmfirst_hi_lo_hi_lo_lo_hi_1[1], 1'h1, vmfirst_hi_lo_hi_lo_lo_hi_1[0]} : {1'h0, vmfirst_hi_lo_hi_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_hi_lo_hi_lo_1 = vmfirst_hi_lo_hi_lo_lo_1[2] ? {vmfirst_hi_lo_hi_lo_hi_1[2], 1'h1, vmfirst_hi_lo_hi_lo_hi_1[1:0]} : {1'h0, vmfirst_hi_lo_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [4:0]       vmfirst_hi_lo_hi_1 = vmfirst_hi_lo_hi_lo_1[3] ? {vmfirst_hi_lo_hi_hi_1[3], 1'h1, vmfirst_hi_lo_hi_hi_1[2:0]} : {1'h0, vmfirst_hi_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_lo_lo_hi_hi_hi_1 = vs2m_78 ? {1'h0, ~vs2m_78} : {~vs2m_79, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_lo_lo_hi_hi_lo_1 = vs2m_76 ? {1'h0, ~vs2m_76} : {~vs2m_77, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_lo_lo_hi_hi_1 = vmfirst_hi_lo_lo_hi_hi_lo_1[1] ? {vmfirst_hi_lo_lo_hi_hi_hi_1[1], 1'h1, vmfirst_hi_lo_lo_hi_hi_hi_1[0]} : {1'h0, vmfirst_hi_lo_lo_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_lo_lo_hi_lo_hi_1 = vs2m_74 ? {1'h0, ~vs2m_74} : {~vs2m_75, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_lo_lo_hi_lo_lo_1 = vs2m_72 ? {1'h0, ~vs2m_72} : {~vs2m_73, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_lo_lo_hi_lo_1 = vmfirst_hi_lo_lo_hi_lo_lo_1[1] ? {vmfirst_hi_lo_lo_hi_lo_hi_1[1], 1'h1, vmfirst_hi_lo_lo_hi_lo_hi_1[0]} : {1'h0, vmfirst_hi_lo_lo_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_hi_lo_lo_hi_1 = vmfirst_hi_lo_lo_hi_lo_1[2] ? {vmfirst_hi_lo_lo_hi_hi_1[2], 1'h1, vmfirst_hi_lo_lo_hi_hi_1[1:0]} : {1'h0, vmfirst_hi_lo_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_lo_lo_lo_hi_hi_1 = vs2m_70 ? {1'h0, ~vs2m_70} : {~vs2m_71, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_lo_lo_lo_hi_lo_1 = vs2m_68 ? {1'h0, ~vs2m_68} : {~vs2m_69, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_lo_lo_lo_hi_1 = vmfirst_hi_lo_lo_lo_hi_lo_1[1] ? {vmfirst_hi_lo_lo_lo_hi_hi_1[1], 1'h1, vmfirst_hi_lo_lo_lo_hi_hi_1[0]} : {1'h0, vmfirst_hi_lo_lo_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_hi_lo_lo_lo_lo_hi_1 = vs2m_66 ? {1'h0, ~vs2m_66} : {~vs2m_67, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_hi_lo_lo_lo_lo_lo_1 = vs2m_64 ? {1'h0, ~vs2m_64} : {~vs2m_65, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_hi_lo_lo_lo_lo_1 = vmfirst_hi_lo_lo_lo_lo_lo_1[1] ? {vmfirst_hi_lo_lo_lo_lo_hi_1[1], 1'h1, vmfirst_hi_lo_lo_lo_lo_hi_1[0]} : {1'h0, vmfirst_hi_lo_lo_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_hi_lo_lo_lo_1 = vmfirst_hi_lo_lo_lo_lo_1[2] ? {vmfirst_hi_lo_lo_lo_hi_1[2], 1'h1, vmfirst_hi_lo_lo_lo_hi_1[1:0]} : {1'h0, vmfirst_hi_lo_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [4:0]       vmfirst_hi_lo_lo_1 = vmfirst_hi_lo_lo_lo_1[3] ? {vmfirst_hi_lo_lo_hi_1[3], 1'h1, vmfirst_hi_lo_lo_hi_1[2:0]} : {1'h0, vmfirst_hi_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [5:0]       vmfirst_hi_lo_1 = vmfirst_hi_lo_lo_1[4] ? {vmfirst_hi_lo_hi_1[4], 1'h1, vmfirst_hi_lo_hi_1[3:0]} : {1'h0, vmfirst_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [6:0]       vmfirst_hi_1 = vmfirst_hi_lo_1[5] ? {vmfirst_hi_hi_1[5], 1'h1, vmfirst_hi_hi_1[4:0]} : {1'h0, vmfirst_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_hi_hi_hi_hi_hi_1 = vs2m_62 ? {1'h0, ~vs2m_62} : {~vs2m_63, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_hi_hi_hi_hi_lo_1 = vs2m_60 ? {1'h0, ~vs2m_60} : {~vs2m_61, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_hi_hi_hi_hi_1 = vmfirst_lo_hi_hi_hi_hi_lo_1[1] ? {vmfirst_lo_hi_hi_hi_hi_hi_1[1], 1'h1, vmfirst_lo_hi_hi_hi_hi_hi_1[0]} : {1'h0, vmfirst_lo_hi_hi_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_hi_hi_hi_lo_hi_1 = vs2m_58 ? {1'h0, ~vs2m_58} : {~vs2m_59, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_hi_hi_hi_lo_lo_1 = vs2m_56 ? {1'h0, ~vs2m_56} : {~vs2m_57, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_hi_hi_hi_lo_1 = vmfirst_lo_hi_hi_hi_lo_lo_1[1] ? {vmfirst_lo_hi_hi_hi_lo_hi_1[1], 1'h1, vmfirst_lo_hi_hi_hi_lo_hi_1[0]} : {1'h0, vmfirst_lo_hi_hi_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_lo_hi_hi_hi_1 = vmfirst_lo_hi_hi_hi_lo_1[2] ? {vmfirst_lo_hi_hi_hi_hi_1[2], 1'h1, vmfirst_lo_hi_hi_hi_hi_1[1:0]} : {1'h0, vmfirst_lo_hi_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_hi_hi_lo_hi_hi_1 = vs2m_54 ? {1'h0, ~vs2m_54} : {~vs2m_55, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_hi_hi_lo_hi_lo_1 = vs2m_52 ? {1'h0, ~vs2m_52} : {~vs2m_53, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_hi_hi_lo_hi_1 = vmfirst_lo_hi_hi_lo_hi_lo_1[1] ? {vmfirst_lo_hi_hi_lo_hi_hi_1[1], 1'h1, vmfirst_lo_hi_hi_lo_hi_hi_1[0]} : {1'h0, vmfirst_lo_hi_hi_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_hi_hi_lo_lo_hi_1 = vs2m_50 ? {1'h0, ~vs2m_50} : {~vs2m_51, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_hi_hi_lo_lo_lo_1 = vs2m_48 ? {1'h0, ~vs2m_48} : {~vs2m_49, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_hi_hi_lo_lo_1 = vmfirst_lo_hi_hi_lo_lo_lo_1[1] ? {vmfirst_lo_hi_hi_lo_lo_hi_1[1], 1'h1, vmfirst_lo_hi_hi_lo_lo_hi_1[0]} : {1'h0, vmfirst_lo_hi_hi_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_lo_hi_hi_lo_1 = vmfirst_lo_hi_hi_lo_lo_1[2] ? {vmfirst_lo_hi_hi_lo_hi_1[2], 1'h1, vmfirst_lo_hi_hi_lo_hi_1[1:0]} : {1'h0, vmfirst_lo_hi_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [4:0]       vmfirst_lo_hi_hi_1 = vmfirst_lo_hi_hi_lo_1[3] ? {vmfirst_lo_hi_hi_hi_1[3], 1'h1, vmfirst_lo_hi_hi_hi_1[2:0]} : {1'h0, vmfirst_lo_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_hi_lo_hi_hi_hi_1 = vs2m_46 ? {1'h0, ~vs2m_46} : {~vs2m_47, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_hi_lo_hi_hi_lo_1 = vs2m_44 ? {1'h0, ~vs2m_44} : {~vs2m_45, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_hi_lo_hi_hi_1 = vmfirst_lo_hi_lo_hi_hi_lo_1[1] ? {vmfirst_lo_hi_lo_hi_hi_hi_1[1], 1'h1, vmfirst_lo_hi_lo_hi_hi_hi_1[0]} : {1'h0, vmfirst_lo_hi_lo_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_hi_lo_hi_lo_hi_1 = vs2m_42 ? {1'h0, ~vs2m_42} : {~vs2m_43, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_hi_lo_hi_lo_lo_1 = vs2m_40 ? {1'h0, ~vs2m_40} : {~vs2m_41, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_hi_lo_hi_lo_1 = vmfirst_lo_hi_lo_hi_lo_lo_1[1] ? {vmfirst_lo_hi_lo_hi_lo_hi_1[1], 1'h1, vmfirst_lo_hi_lo_hi_lo_hi_1[0]} : {1'h0, vmfirst_lo_hi_lo_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_lo_hi_lo_hi_1 = vmfirst_lo_hi_lo_hi_lo_1[2] ? {vmfirst_lo_hi_lo_hi_hi_1[2], 1'h1, vmfirst_lo_hi_lo_hi_hi_1[1:0]} : {1'h0, vmfirst_lo_hi_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_hi_lo_lo_hi_hi_1 = vs2m_38 ? {1'h0, ~vs2m_38} : {~vs2m_39, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_hi_lo_lo_hi_lo_1 = vs2m_36 ? {1'h0, ~vs2m_36} : {~vs2m_37, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_hi_lo_lo_hi_1 = vmfirst_lo_hi_lo_lo_hi_lo_1[1] ? {vmfirst_lo_hi_lo_lo_hi_hi_1[1], 1'h1, vmfirst_lo_hi_lo_lo_hi_hi_1[0]} : {1'h0, vmfirst_lo_hi_lo_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_hi_lo_lo_lo_hi_1 = vs2m_34 ? {1'h0, ~vs2m_34} : {~vs2m_35, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_hi_lo_lo_lo_lo_1 = vs2m_32 ? {1'h0, ~vs2m_32} : {~vs2m_33, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_hi_lo_lo_lo_1 = vmfirst_lo_hi_lo_lo_lo_lo_1[1] ? {vmfirst_lo_hi_lo_lo_lo_hi_1[1], 1'h1, vmfirst_lo_hi_lo_lo_lo_hi_1[0]} : {1'h0, vmfirst_lo_hi_lo_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_lo_hi_lo_lo_1 = vmfirst_lo_hi_lo_lo_lo_1[2] ? {vmfirst_lo_hi_lo_lo_hi_1[2], 1'h1, vmfirst_lo_hi_lo_lo_hi_1[1:0]} : {1'h0, vmfirst_lo_hi_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [4:0]       vmfirst_lo_hi_lo_1 = vmfirst_lo_hi_lo_lo_1[3] ? {vmfirst_lo_hi_lo_hi_1[3], 1'h1, vmfirst_lo_hi_lo_hi_1[2:0]} : {1'h0, vmfirst_lo_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [5:0]       vmfirst_lo_hi_1 = vmfirst_lo_hi_lo_1[4] ? {vmfirst_lo_hi_hi_1[4], 1'h1, vmfirst_lo_hi_hi_1[3:0]} : {1'h0, vmfirst_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_lo_hi_hi_hi_hi_1 = vs2m_30 ? {1'h0, ~vs2m_30} : {~vs2m_31, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_lo_hi_hi_hi_lo_1 = vs2m_28 ? {1'h0, ~vs2m_28} : {~vs2m_29, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_lo_hi_hi_hi_1 = vmfirst_lo_lo_hi_hi_hi_lo_1[1] ? {vmfirst_lo_lo_hi_hi_hi_hi_1[1], 1'h1, vmfirst_lo_lo_hi_hi_hi_hi_1[0]} : {1'h0, vmfirst_lo_lo_hi_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_lo_hi_hi_lo_hi_1 = vs2m_26 ? {1'h0, ~vs2m_26} : {~vs2m_27, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_lo_hi_hi_lo_lo_1 = vs2m_24 ? {1'h0, ~vs2m_24} : {~vs2m_25, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_lo_hi_hi_lo_1 = vmfirst_lo_lo_hi_hi_lo_lo_1[1] ? {vmfirst_lo_lo_hi_hi_lo_hi_1[1], 1'h1, vmfirst_lo_lo_hi_hi_lo_hi_1[0]} : {1'h0, vmfirst_lo_lo_hi_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_lo_lo_hi_hi_1 = vmfirst_lo_lo_hi_hi_lo_1[2] ? {vmfirst_lo_lo_hi_hi_hi_1[2], 1'h1, vmfirst_lo_lo_hi_hi_hi_1[1:0]} : {1'h0, vmfirst_lo_lo_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_lo_hi_lo_hi_hi_1 = vs2m_22 ? {1'h0, ~vs2m_22} : {~vs2m_23, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_lo_hi_lo_hi_lo_1 = vs2m_20 ? {1'h0, ~vs2m_20} : {~vs2m_21, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_lo_hi_lo_hi_1 = vmfirst_lo_lo_hi_lo_hi_lo_1[1] ? {vmfirst_lo_lo_hi_lo_hi_hi_1[1], 1'h1, vmfirst_lo_lo_hi_lo_hi_hi_1[0]} : {1'h0, vmfirst_lo_lo_hi_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_lo_hi_lo_lo_hi_1 = vs2m_18 ? {1'h0, ~vs2m_18} : {~vs2m_19, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_lo_hi_lo_lo_lo_1 = vs2m_16 ? {1'h0, ~vs2m_16} : {~vs2m_17, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_lo_hi_lo_lo_1 = vmfirst_lo_lo_hi_lo_lo_lo_1[1] ? {vmfirst_lo_lo_hi_lo_lo_hi_1[1], 1'h1, vmfirst_lo_lo_hi_lo_lo_hi_1[0]} : {1'h0, vmfirst_lo_lo_hi_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_lo_lo_hi_lo_1 = vmfirst_lo_lo_hi_lo_lo_1[2] ? {vmfirst_lo_lo_hi_lo_hi_1[2], 1'h1, vmfirst_lo_lo_hi_lo_hi_1[1:0]} : {1'h0, vmfirst_lo_lo_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [4:0]       vmfirst_lo_lo_hi_1 = vmfirst_lo_lo_hi_lo_1[3] ? {vmfirst_lo_lo_hi_hi_1[3], 1'h1, vmfirst_lo_lo_hi_hi_1[2:0]} : {1'h0, vmfirst_lo_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_lo_lo_hi_hi_hi_1 = vs2m_14 ? {1'h0, ~vs2m_14} : {~vs2m_15, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_lo_lo_hi_hi_lo_1 = vs2m_12 ? {1'h0, ~vs2m_12} : {~vs2m_13, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_lo_lo_hi_hi_1 = vmfirst_lo_lo_lo_hi_hi_lo_1[1] ? {vmfirst_lo_lo_lo_hi_hi_hi_1[1], 1'h1, vmfirst_lo_lo_lo_hi_hi_hi_1[0]} : {1'h0, vmfirst_lo_lo_lo_hi_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_lo_lo_hi_lo_hi_1 = vs2m_10 ? {1'h0, ~vs2m_10} : {~vs2m_11, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_lo_lo_hi_lo_lo_1 = vs2m_8 ? {1'h0, ~vs2m_8} : {~vs2m_9, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_lo_lo_hi_lo_1 = vmfirst_lo_lo_lo_hi_lo_lo_1[1] ? {vmfirst_lo_lo_lo_hi_lo_hi_1[1], 1'h1, vmfirst_lo_lo_lo_hi_lo_hi_1[0]} : {1'h0, vmfirst_lo_lo_lo_hi_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_lo_lo_lo_hi_1 = vmfirst_lo_lo_lo_hi_lo_1[2] ? {vmfirst_lo_lo_lo_hi_hi_1[2], 1'h1, vmfirst_lo_lo_lo_hi_hi_1[1:0]} : {1'h0, vmfirst_lo_lo_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_lo_lo_lo_hi_hi_1 = vs2m_6 ? {1'h0, ~vs2m_6} : {~vs2m_7, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_lo_lo_lo_hi_lo_1 = vs2m_4 ? {1'h0, ~vs2m_4} : {~vs2m_5, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_lo_lo_lo_hi_1 = vmfirst_lo_lo_lo_lo_hi_lo_1[1] ? {vmfirst_lo_lo_lo_lo_hi_hi_1[1], 1'h1, vmfirst_lo_lo_lo_lo_hi_hi_1[0]} : {1'h0, vmfirst_lo_lo_lo_lo_hi_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [1:0]       vmfirst_lo_lo_lo_lo_lo_hi_1 = vs2m_2 ? {1'h0, ~vs2m_2} : {~vs2m_3, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [1:0]       vmfirst_lo_lo_lo_lo_lo_lo_1 = vs2m_0 ? {1'h0, ~vs2m_0} : {~vs2m_1, 1'h1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :104:20, :122:20, :131:13, :132:16, :133:15]
  wire [2:0]       vmfirst_lo_lo_lo_lo_lo_1 = vmfirst_lo_lo_lo_lo_lo_lo_1[1] ? {vmfirst_lo_lo_lo_lo_lo_hi_1[1], 1'h1, vmfirst_lo_lo_lo_lo_lo_hi_1[0]} : {1'h0, vmfirst_lo_lo_lo_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [3:0]       vmfirst_lo_lo_lo_lo_1 = vmfirst_lo_lo_lo_lo_lo_1[2] ? {vmfirst_lo_lo_lo_lo_hi_1[2], 1'h1, vmfirst_lo_lo_lo_lo_hi_1[1:0]} : {1'h0, vmfirst_lo_lo_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [4:0]       vmfirst_lo_lo_lo_1 = vmfirst_lo_lo_lo_lo_1[3] ? {vmfirst_lo_lo_lo_hi_1[3], 1'h1, vmfirst_lo_lo_lo_hi_1[2:0]} : {1'h0, vmfirst_lo_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [5:0]       vmfirst_lo_lo_1 = vmfirst_lo_lo_lo_1[4] ? {vmfirst_lo_lo_hi_1[4], 1'h1, vmfirst_lo_lo_hi_1[3:0]} : {1'h0, vmfirst_lo_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [6:0]       vmfirst_lo_1 = vmfirst_lo_lo_1[5] ? {vmfirst_lo_hi_1[5], 1'h1, vmfirst_lo_hi_1[4:0]} : {1'h0, vmfirst_lo_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [7:0]       vmfirst_result = vmfirst_lo_1[6] ? {vmfirst_hi_1[6], 1'h1, vmfirst_hi_1[5:0]} : {1'h0, vmfirst_lo_1};	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VMask.scala:46:79, :122:{20,24}, :123:{60,84}]
  wire [127:0]     vmsif = {_GEN_30[62:0], _GEN_29, _GEN_28, _GEN_27, _GEN_26, _GEN_25, _vmsbf_lo_lo_lo_lo_lo_result_T, ~vs2m_0, 1'h1};	// @[Cat.scala:33:92, VMask.scala:46:79, :93:24, :104:20, :108:20, :131:13, :132:16, :133:15]
  wire [127:0]     vmor = io_in_bits_vs2 | io_in_bits_vs1;	// @[VMask.scala:75:15]
  wire [127:0]     vmxor = io_in_bits_vs2 ^ io_in_bits_vs1;	// @[VMask.scala:74:16]
  wire             vmand_mm = io_in_bits_uop_ctrl_funct6 == 6'h19 & _vid_v_T_1;	// @[VMask.scala:35:{26,43,54}]
  wire             vmnand_mm = io_in_bits_uop_ctrl_funct6 == 6'h1D & _vid_v_T_1;	// @[VMask.scala:35:54, :36:{27,44}]
  wire             vmandn_mm = io_in_bits_uop_ctrl_funct6 == 6'h18 & _vid_v_T_1;	// @[VMask.scala:35:54, :37:{27,44}]
  wire             vmxor_mm = io_in_bits_uop_ctrl_funct6 == 6'h1B & _vid_v_T_1;	// @[VMask.scala:35:54, :38:{26,43}]
  wire             vmor_mm = io_in_bits_uop_ctrl_funct6 == 6'h1A & _vid_v_T_1;	// @[VMask.scala:35:54, :39:{25,42}]
  wire             vmnor_mm = io_in_bits_uop_ctrl_funct6 == 6'h1E & _vid_v_T_1;	// @[VMask.scala:35:54, :40:{26,43}]
  wire             vmorn_mm = io_in_bits_uop_ctrl_funct6 == 6'h1C & _vid_v_T_1;	// @[VMask.scala:35:54, :41:{26,43}]
  wire             vmxnor_mm = io_in_bits_uop_ctrl_funct6 == 6'h1F & _vid_v_T_1;	// @[VMask.scala:35:54, :42:{27,44}]
  wire             vfirst_m = _vfirst_m_T & _vid_v_T_1 & _vid_v_T_3;	// @[VMask.scala:35:54, :44:25, :45:{68,80}]
  wire             vmsbf_m = _vid_v_T & _vid_v_T_1 & io_in_bits_uop_ctrl_vs1_imm == 5'h1;	// @[VMask.scala:35:54, :46:{25,67,79}]
  wire             vmsif_m = _vid_v_T & _vid_v_T_1 & io_in_bits_uop_ctrl_vs1_imm == 5'h3;	// @[VMask.scala:35:54, :46:25, :47:{67,79}]
  wire             vmsof_m = _vid_v_T & _vid_v_T_1 & io_in_bits_uop_ctrl_vs1_imm == 5'h2;	// @[Mux.scala:27:73, VMask.scala:35:54, :46:25, :48:{67,79}]
  wire             viota_m = _vid_v_T & _vid_v_T_1 & _viota_m_T_3;	// @[VMask.scala:35:54, :44:79, :46:25, :49:67]
  wire [127:0]     vmand = io_in_bits_vs2 & io_in_bits_vs1;	// @[VMask.scala:72:16]
  wire [16:0][7:0] _GEN_56 = _one_cnt_16_T ? {{{3'h0, one_cnt_uop_16}}, {{4'h0, _one_cnt_uop_15_T_43}}, {{4'h0, _one_cnt_uop_14_T_40}}, {{4'h0, _one_cnt_uop_13_T_37}}, {{4'h0, _one_cnt_uop_12_T_34}}, {{4'h0, _one_cnt_uop_11_T_31}}, {{4'h0, _one_cnt_uop_10_T_28}}, {{4'h0, _one_cnt_uop_9_T_25}}, {{4'h0, _one_cnt_uop_8_T_22}}, {{5'h0, _one_cnt_uop_7_T_19}}, {{5'h0, _one_cnt_uop_6_T_16}}, {{5'h0, _one_cnt_uop_5_T_13}}, {{5'h0, _one_cnt_uop_4_T_10}}, {{6'h0, _one_cnt_uop_3_T_7}}, {{6'h0, _one_cnt_uop_2_T_4}}, {{7'h0, vs2m_uop_vid[0]}}, {8'h0}} : {{one_sum + {3'h0, one_cnt_uop_16}}, {_one_cnt_15_T_2}, {_one_cnt_14_T_2}, {_one_cnt_13_T_2}, {_one_cnt_12_T_2}, {_one_cnt_11_T_2}, {_one_cnt_10_T_2}, {_one_cnt_9_T_2}, {_one_cnt_8_T_2}, {_one_cnt_7_T_2}, {_one_cnt_6_T_2}, {_one_cnt_5_T_2}, {_one_cnt_4_T_2}, {_one_cnt_3_T_2}, {_one_cnt_2_T_2}, {_one_cnt_1_T_2}, {one_sum}};	// @[Bitwise.scala:51:90, :77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:49:47, VMask.scala:88:32, :133:50, :148:25, :149:24, :163:48, :167:13, :171:{22,63}]
  wire [31:0][7:0] _GEN_57 = {{15{_GEN_56[5'h0]}}, _GEN_56};	// @[Mux.scala:27:73, VMask.scala:167:13]
  wire [7:0]       _GEN_58 = _GEN_57[{_eew_sew_oneHot_WIRE_0, _eew_sew_oneHot_WIRE_1, _eew_sew_oneHot_WIRE_2, _eew_sew_oneHot_WIRE_3, 1'h0}];	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VMask.scala:167:13]
  always @(posedge clock) begin
    if (reset) begin
      one_sum <= 8'h0;	// @[Cat.scala:33:92, VMask.scala:149:24]
      vd_reg <= 128'h0;	// @[VMask.scala:89:18, :175:23]
      vl_reg <= 8'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      vstart_reg <= 7'h0;	// @[Reg.scala:35:20, VMask.scala:88:32]
      vm_reg <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      ma_reg <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      ta_reg <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      vsew_reg <= 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      uopIdx_reg <= 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      vlRemainBytes_reg <= 15'h0;	// @[Reg.scala:35:20, VMask.scala:251:23]
      vstartRemain_reg <= 7'h0;	// @[Reg.scala:35:20, VMask.scala:88:32]
      old_vd_reg <= 128'h0;	// @[Reg.scala:35:20, VMask.scala:89:18]
      vmask_reg <= 128'h0;	// @[Reg.scala:35:20, VMask.scala:89:18]
      reg_vm_logical <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      reg_vcpop_m <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      reg_vfirst_m <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      reg_vmsbf_m <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      reg_vmsif_m <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      reg_vmsof_m <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      reg_viota_m <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
      reg_vid_v <= 1'h0;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
    end
    else begin
      if (io_in_valid & (vcpop_m | viota_m | vid_v))	// @[VMask.scala:44:67, :49:67, :50:65, :51:40, :166:13]
        one_sum <= _GEN_58;	// @[VMask.scala:149:24, :167:13]
      if (vmand_mm & io_in_valid)	// @[VMask.scala:35:43, :178:17]
        vd_reg <= vmand;	// @[VMask.scala:72:16, :175:23]
      else if (vmnand_mm & io_in_valid)	// @[VMask.scala:36:44, :180:24]
        vd_reg <= ~vmand;	// @[VMask.scala:72:16, :77:13, :175:23]
      else if (vmandn_mm & io_in_valid)	// @[VMask.scala:37:44, :182:24]
        vd_reg <= io_in_bits_vs2 & ~io_in_bits_vs1;	// @[VMask.scala:73:{17,19}, :175:23]
      else if (vmxor_mm & io_in_valid)	// @[VMask.scala:38:43, :184:23]
        vd_reg <= vmxor;	// @[VMask.scala:74:16, :175:23]
      else if (vmor_mm & io_in_valid)	// @[VMask.scala:39:42, :186:22]
        vd_reg <= vmor;	// @[VMask.scala:75:15, :175:23]
      else if (vmnor_mm & io_in_valid)	// @[VMask.scala:40:43, :188:23]
        vd_reg <= ~vmor;	// @[VMask.scala:75:15, :78:12, :175:23]
      else if (vmorn_mm & io_in_valid)	// @[VMask.scala:41:43, :190:23]
        vd_reg <= io_in_bits_vs2 | ~io_in_bits_vs1;	// @[VMask.scala:73:19, :76:16, :175:23]
      else if (vmxnor_mm & io_in_valid)	// @[VMask.scala:42:44, :192:24]
        vd_reg <= ~vmxor;	// @[VMask.scala:74:16, :79:13, :175:23]
      else if (vmsbf_m & io_in_valid)	// @[VMask.scala:46:67, :194:22]
        vd_reg <= vmsbf_result;	// @[Cat.scala:33:92, VMask.scala:108:20, :175:23]
      else if (vmsif_m & io_in_valid)	// @[VMask.scala:47:67, :196:22]
        vd_reg <= vmsif;	// @[Cat.scala:33:92, VMask.scala:175:23]
      else if (vmsof_m & io_in_valid)	// @[VMask.scala:48:67, :198:22]
        vd_reg <= ~vmsbf_result & vmsif;	// @[Cat.scala:33:92, VMask.scala:108:20, :137:{12,19}, :175:23]
      else if (vfirst_m & io_in_valid)	// @[VMask.scala:45:68, :200:23]
        vd_reg <= {64'h0, {vs2m_127, vs2m_126, vs2m_125, vs2m_124, vs2m_123, vs2m_122, vs2m_121, vs2m_120, vs2m_119, vs2m_118, vs2m_117, vs2m_116, vs2m_115, vs2m_114, vs2m_113, vs2m_112, vs2m_111, vs2m_110, vs2m_109, vs2m_108, vs2m_107, vs2m_106, vs2m_105, vs2m_104, vs2m_103, vs2m_102, vs2m_101, vs2m_100, vs2m_99, vs2m_98, vs2m_97, vs2m_96, vs2m_95, vs2m_94, vs2m_93, vs2m_92, vs2m_91, vs2m_90, vs2m_89, vs2m_88, vs2m_87, vs2m_86, vs2m_85, vs2m_84, vs2m_83, vs2m_82, vs2m_81, vs2m_80, vs2m_79, vs2m_78, vs2m_77, vs2m_76, vs2m_75, vs2m_74, vs2m_73, vs2m_72, vs2m_71, vs2m_70, vs2m_69, vs2m_68, vs2m_67, vs2m_66, vs2m_65, vs2m_64, vs2m_63, vs2m_62, vs2m_61, vs2m_60, vs2m_59, vs2m_58, vs2m_57, vs2m_56, vs2m_55, vs2m_54, vs2m_53, vs2m_52, vs2m_51, vs2m_50, vs2m_49, vs2m_48, vs2m_47, vs2m_46, vs2m_45, vs2m_44, vs2m_43, vs2m_42, vs2m_41, vs2m_40, vs2m_39, vs2m_38, vs2m_37, vs2m_36, vs2m_35, vs2m_34, vs2m_33, vs2m_32, vs2m_31, vs2m_30, vs2m_29, vs2m_28, vs2m_27, vs2m_26, vs2m_25, vs2m_24, vs2m_23, vs2m_22, vs2m_21, vs2m_20, vs2m_19, vs2m_18, vs2m_17, vs2m_16, vs2m_15, vs2m_14, vs2m_13, vs2m_12, vs2m_11, vs2m_10, vs2m_9, vs2m_8, vs2m_7, vs2m_6, vs2m_5, vs2m_4, vs2m_3, vs2m_2, vs2m_1, vs2m_0} == 128'h0 ? 64'hFFFFFFFFFFFFFFFF : {{56{vmfirst_result[7]}}, vmfirst_result}};	// @[Cat.scala:33:92, VMask.scala:89:18, :122:20, :131:13, :132:16, :133:15, :140:{27,32}, :141:13, :143:13, :175:23]
      else if ((vid_v | viota_m) & io_in_valid)	// @[VMask.scala:49:67, :50:65, :202:{21,33}]
        vd_reg <= {_one_cnt_16_T ? _GEN_53 : _one_cnt_15_T_2, _one_cnt_16_T ? _GEN_52 : _one_cnt_14_T_2, _one_cnt_16_T ? _GEN_51 : _one_cnt_13_T_2, _one_cnt_16_T ? _GEN_50 : _one_cnt_12_T_2, _one_cnt_16_T ? _GEN_49 : _one_cnt_11_T_2, _one_cnt_16_T ? _GEN_48 : _one_cnt_10_T_2, _one_cnt_16_T ? _GEN_47 : _one_cnt_9_T_2, _one_cnt_16_T ? _GEN_46 : _one_cnt_8_T_2, _one_cnt_16_T ? _GEN_45 : _one_cnt_7_T_2, _one_cnt_16_T ? _GEN_44 : _one_cnt_6_T_2, _one_cnt_16_T ? _GEN_43 : _one_cnt_5_T_2, _one_cnt_16_T ? _GEN_42 : _one_cnt_4_T_2, _one_cnt_16_T ? _GEN_41 : _one_cnt_3_T_2, _one_cnt_16_T ? _GEN_40 : _one_cnt_2_T_2, _one_cnt_16_T ? _GEN_39 : _one_cnt_1_T_2, _one_cnt_16_T ? 8'h0 : one_sum};	// @[Cat.scala:33:92, VFuUtils.scala:49:47, VMask.scala:149:24, :171:{22,63}, :175:23, :203:35]
      else if (vcpop_m & io_in_valid)	// @[VMask.scala:44:67, :204:22]
        vd_reg <= {120'h0, _GEN_58};	// @[VMask.scala:167:13, :175:23, :205:12]
      if (io_in_valid) begin
        vl_reg <= io_in_bits_uop_info_vl;	// @[Reg.scala:35:20]
        vstart_reg <= io_in_bits_uop_info_vstart;	// @[Reg.scala:35:20]
        vm_reg <= io_in_bits_uop_ctrl_vm;	// @[Reg.scala:35:20]
        ma_reg <= io_in_bits_uop_info_ma;	// @[Reg.scala:35:20]
        ta_reg <= io_in_bits_uop_info_ta;	// @[Reg.scala:35:20]
        vsew_reg <= io_in_bits_uop_info_vsew;	// @[Reg.scala:35:20]
        uopIdx_reg <= io_in_bits_uop_uopIdx;	// @[Reg.scala:35:20]
        vlRemainBytes_reg <= {7'h0, {2'h0, io_in_bits_uop_info_vl} >= _vstartRemain_T_2 ? io_in_bits_uop_info_vl - _vstartRemain_T_2[7:0] : 8'h0} << io_in_bits_uop_info_vsew;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:88:32, :128:{18,22,33,52}]
        vstartRemain_reg <= vid_v & {3'h0, io_in_bits_uop_info_vstart} >= _vstartRemain_T_2 ? io_in_bits_uop_info_vstart - _vstartRemain_T_2[6:0] : 7'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VMask.scala:50:65, :88:32, :128:33, :209:{22,33,41,76}]
        old_vd_reg <= io_in_bits_oldVd;	// @[Reg.scala:35:20]
        vmask_reg <= io_in_bits_mask;	// @[Reg.scala:35:20]
        reg_vm_logical <= vmand_mm | vmnand_mm | vmandn_mm | vmxor_mm | vmor_mm | vmnor_mm | vmorn_mm | vmxnor_mm;	// @[Reg.scala:35:20, VMask.scala:35:43, :36:44, :37:44, :38:43, :39:42, :40:43, :41:43, :42:44, :60:14]
        reg_vcpop_m <= vcpop_m;	// @[Reg.scala:35:20, VMask.scala:44:67]
        reg_vfirst_m <= vfirst_m;	// @[Reg.scala:35:20, VMask.scala:45:68]
        reg_vmsbf_m <= vmsbf_m;	// @[Reg.scala:35:20, VMask.scala:46:67]
        reg_vmsif_m <= vmsif_m;	// @[Reg.scala:35:20, VMask.scala:47:67]
        reg_vmsof_m <= vmsof_m;	// @[Reg.scala:35:20, VMask.scala:48:67]
        reg_viota_m <= viota_m;	// @[Reg.scala:35:20, VMask.scala:49:67]
        reg_vid_v <= vid_v;	// @[Reg.scala:35:20, VMask.scala:50:65]
      end
    end
    io_out_valid_REG <= io_in_valid & io_in_bits_uop_uopEnd;	// @[VMask.scala:347:{39,52}]
    io_out_valid_REG_1 <= io_in_valid;	// @[VMask.scala:347:71]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        one_sum = _RANDOM_0[7:0];	// @[VMask.scala:149:24]
        vd_reg = {_RANDOM_0[31:8], _RANDOM_1, _RANDOM_2, _RANDOM_3, _RANDOM_4[7:0]};	// @[VMask.scala:149:24, :175:23]
        vl_reg = _RANDOM_4[15:8];	// @[Reg.scala:35:20, VMask.scala:175:23]
        vstart_reg = _RANDOM_4[22:16];	// @[Reg.scala:35:20, VMask.scala:175:23]
        vm_reg = _RANDOM_4[23];	// @[Reg.scala:35:20, VMask.scala:175:23]
        ma_reg = _RANDOM_4[24];	// @[Reg.scala:35:20, VMask.scala:175:23]
        ta_reg = _RANDOM_4[25];	// @[Reg.scala:35:20, VMask.scala:175:23]
        vsew_reg = _RANDOM_4[28:26];	// @[Reg.scala:35:20, VMask.scala:175:23]
        uopIdx_reg = _RANDOM_4[31:29];	// @[Reg.scala:35:20, VMask.scala:175:23]
        vlRemainBytes_reg = _RANDOM_5[14:0];	// @[Reg.scala:35:20]
        vstartRemain_reg = _RANDOM_5[21:15];	// @[Reg.scala:35:20]
        old_vd_reg = {_RANDOM_5[31:22], _RANDOM_6, _RANDOM_7, _RANDOM_8, _RANDOM_9[21:0]};	// @[Reg.scala:35:20]
        vmask_reg = {_RANDOM_9[31:22], _RANDOM_10, _RANDOM_11, _RANDOM_12, _RANDOM_13[21:0]};	// @[Reg.scala:35:20]
        reg_vm_logical = _RANDOM_13[22];	// @[Reg.scala:35:20]
        reg_vcpop_m = _RANDOM_13[23];	// @[Reg.scala:35:20]
        reg_vfirst_m = _RANDOM_13[24];	// @[Reg.scala:35:20]
        reg_vmsbf_m = _RANDOM_13[25];	// @[Reg.scala:35:20]
        reg_vmsif_m = _RANDOM_13[26];	// @[Reg.scala:35:20]
        reg_vmsof_m = _RANDOM_13[27];	// @[Reg.scala:35:20]
        reg_viota_m = _RANDOM_13[28];	// @[Reg.scala:35:20]
        reg_vid_v = _RANDOM_13[29];	// @[Reg.scala:35:20]
        io_out_valid_REG = _RANDOM_13[30];	// @[Reg.scala:35:20, VMask.scala:347:39]
        io_out_valid_REG_1 = _RANDOM_13[31];	// @[Reg.scala:35:20, VMask.scala:347:71]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_out_valid = vcpop_m ? io_out_valid_REG : io_out_valid_REG_1;	// @[VMask.scala:44:67, :347:{22,39,71}]
  assign io_out_bits_vd = {1'h0, vstart_reg} >= vl_reg & ~reg_vfirst_m & ~reg_vcpop_m ? old_vd_reg : reg_vm_logical | reg_vmsbf_m | reg_vmsif_m | reg_vmsof_m ? old_vd_reg & ~(_vstart_mask_T_1[127:0]) | _old_vd_vl_mask_T_1[127:0] | (_GEN_54 & ~(vmask_reg | {128{vm_reg}}) | vd_reg & (vmask_reg | {128{vm_reg}})) & 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> 8'h80 - vl_reg & _vstart_mask_T_1[127:0] : reg_vid_v | reg_viota_m ? ({vid_vd_15, vid_vd_14, vid_vd_13, vid_vd_12, vid_vd_11, vid_vd_10, vid_vd_9, vid_vd_8, vid_vd_7, vid_vd_6, vid_vd_5, vid_vd_4, vid_vd_3, vid_vd_2, vid_vd_1, vid_vd_0} & vmask_vd_bits | _GEN_54 & ~vmask_vd_bits) & vmask_tail_bits & _vmask_vstart_bits_T[127:0] | ({128{ta_reg}} | old_vd_reg) & ~vmask_tail_bits | old_vd_reg & ~(_vmask_vstart_bits_T[127:0]) : vd_reg;	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53, VMask.scala:175:23, :237:36, :239:21, :240:{42,59}, :248:{21,32}, :249:{34,37}, :254:30, :255:35, :257:24, :297:28, :298:17, :299:34, :316:18, :317:{56,91}, :320:{12,24}, :321:18, :322:{21,34}, :323:26, :330:{18,36}, :331:{32,43}, :333:{15,33}, :334:{27,29}, :336:{41,65}, :338:10, :339:{20,34,48,51,65}, :340:12, :341:{59,75}, :342:12, :343:40, :344:12]
endmodule

