{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751597309089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751597309089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 23:48:28 2025 " "Processing started: Thu Jul 03 23:48:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751597309089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597309089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_final -c pwm_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_final -c pwm_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597309089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751597309748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751597309748 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/mux.vhd" 10 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1751597315691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-comportamento " "Found design unit 1: mux-comportamento" {  } { { "mux.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315691 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frequencia-comportamento " "Found design unit 1: divisor_frequencia-comportamento" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/divisor_frequencia.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315700 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/divisor_frequencia.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-comportamento " "Found design unit 1: contador-comportamento" {  } { { "contador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315705 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/contador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comportamento " "Found design unit 1: comparador-comportamento" {  } { { "comparador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/comparador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315710 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/comparador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/microcontrolador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcontrolador/synthesis/microcontrolador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcontrolador-rtl " "Found design unit 1: microcontrolador-rtl" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315713 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador " "Found entity 1: microcontrolador" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "microcontrolador/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "microcontrolador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_irq_mapper " "Found entity 1: microcontrolador_irq_mapper" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_irq_mapper.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0 " "Found entity 1: microcontrolador_mm_interconnect_0" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_avalon_st_adapter " "Found entity 1: microcontrolador_mm_interconnect_0_avalon_st_adapter" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_rsp_mux_001 " "Found entity 1: microcontrolador_mm_interconnect_0_rsp_mux_001" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315797 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_rsp_mux " "Found entity 1: microcontrolador_mm_interconnect_0_rsp_mux" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_rsp_demux " "Found entity 1: microcontrolador_mm_interconnect_0_rsp_demux" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_cmd_mux_002 " "Found entity 1: microcontrolador_mm_interconnect_0_cmd_mux_002" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_cmd_mux " "Found entity 1: microcontrolador_mm_interconnect_0_cmd_mux" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_cmd_demux_001 " "Found entity 1: microcontrolador_mm_interconnect_0_cmd_demux_001" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_cmd_demux " "Found entity 1: microcontrolador_mm_interconnect_0_cmd_demux" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microcontrolador_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751597315856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microcontrolador_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751597315856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_router_004_default_decode " "Found entity 1: microcontrolador_mm_interconnect_0_router_004_default_decode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315857 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_mm_interconnect_0_router_004 " "Found entity 2: microcontrolador_mm_interconnect_0_router_004" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microcontrolador_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751597315864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microcontrolador_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751597315864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_router_002_default_decode " "Found entity 1: microcontrolador_mm_interconnect_0_router_002_default_decode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315864 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_mm_interconnect_0_router_002 " "Found entity 2: microcontrolador_mm_interconnect_0_router_002" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microcontrolador_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751597315873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microcontrolador_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751597315873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_router_001_default_decode " "Found entity 1: microcontrolador_mm_interconnect_0_router_001_default_decode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315873 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_mm_interconnect_0_router_001 " "Found entity 2: microcontrolador_mm_interconnect_0_router_001" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microcontrolador_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751597315882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microcontrolador_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at microcontrolador_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751597315883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_mm_interconnect_0_router_default_decode " "Found entity 1: microcontrolador_mm_interconnect_0_router_default_decode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315883 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_mm_interconnect_0_router " "Found entity 2: microcontrolador_mm_interconnect_0_router" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "microcontrolador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_sysid " "Found entity 1: microcontrolador_sysid" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_sysid.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_sys_timer " "Found entity 1: microcontrolador_sys_timer" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_pio_div.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_pio_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_pio_div " "Found entity 1: microcontrolador_pio_div" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_pio_div.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_pio_div.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_pio_d.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_pio_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_pio_D " "Found entity 1: microcontrolador_pio_D" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_pio_D.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_pio_D.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_onchip_mem " "Found entity 1: microcontrolador_onchip_mem" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2 " "Found entity 1: microcontrolador_nios2" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_register_bank_a_module " "Found entity 1: microcontrolador_nios2_cpu_register_bank_a_module" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_nios2_cpu_register_bank_b_module " "Found entity 2: microcontrolador_nios2_cpu_register_bank_b_module" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "3 microcontrolador_nios2_cpu_nios2_oci_debug " "Found entity 3: microcontrolador_nios2_cpu_nios2_oci_debug" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "4 microcontrolador_nios2_cpu_nios2_oci_break " "Found entity 4: microcontrolador_nios2_cpu_nios2_oci_break" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "5 microcontrolador_nios2_cpu_nios2_oci_xbrk " "Found entity 5: microcontrolador_nios2_cpu_nios2_oci_xbrk" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "6 microcontrolador_nios2_cpu_nios2_oci_dbrk " "Found entity 6: microcontrolador_nios2_cpu_nios2_oci_dbrk" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "7 microcontrolador_nios2_cpu_nios2_oci_itrace " "Found entity 7: microcontrolador_nios2_cpu_nios2_oci_itrace" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "8 microcontrolador_nios2_cpu_nios2_oci_td_mode " "Found entity 8: microcontrolador_nios2_cpu_nios2_oci_td_mode" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "9 microcontrolador_nios2_cpu_nios2_oci_dtrace " "Found entity 9: microcontrolador_nios2_cpu_nios2_oci_dtrace" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "10 microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "11 microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "12 microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "13 microcontrolador_nios2_cpu_nios2_oci_fifo " "Found entity 13: microcontrolador_nios2_cpu_nios2_oci_fifo" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "14 microcontrolador_nios2_cpu_nios2_oci_pib " "Found entity 14: microcontrolador_nios2_cpu_nios2_oci_pib" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "15 microcontrolador_nios2_cpu_nios2_oci_im " "Found entity 15: microcontrolador_nios2_cpu_nios2_oci_im" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "16 microcontrolador_nios2_cpu_nios2_performance_monitors " "Found entity 16: microcontrolador_nios2_cpu_nios2_performance_monitors" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "17 microcontrolador_nios2_cpu_nios2_avalon_reg " "Found entity 17: microcontrolador_nios2_cpu_nios2_avalon_reg" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "18 microcontrolador_nios2_cpu_ociram_sp_ram_module " "Found entity 18: microcontrolador_nios2_cpu_ociram_sp_ram_module" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "19 microcontrolador_nios2_cpu_nios2_ocimem " "Found entity 19: microcontrolador_nios2_cpu_nios2_ocimem" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "20 microcontrolador_nios2_cpu_nios2_oci " "Found entity 20: microcontrolador_nios2_cpu_nios2_oci" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""} { "Info" "ISGN_ENTITY_NAME" "21 microcontrolador_nios2_cpu " "Found entity 21: microcontrolador_nios2_cpu" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597315997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597315997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_debug_slave_sysclk " "Found entity 1: microcontrolador_nios2_cpu_debug_slave_sysclk" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_debug_slave_tck " "Found entity 1: microcontrolador_nios2_cpu_debug_slave_tck" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_debug_slave_wrapper " "Found entity 1: microcontrolador_nios2_cpu_debug_slave_wrapper" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_nios2_cpu_test_bench " "Found entity 1: microcontrolador_nios2_cpu_test_bench" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_test_bench.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontrolador_jtag_uart_sim_scfifo_w " "Found entity 1: microcontrolador_jtag_uart_sim_scfifo_w" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316043 ""} { "Info" "ISGN_ENTITY_NAME" "2 microcontrolador_jtag_uart_scfifo_w " "Found entity 2: microcontrolador_jtag_uart_scfifo_w" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316043 ""} { "Info" "ISGN_ENTITY_NAME" "3 microcontrolador_jtag_uart_sim_scfifo_r " "Found entity 3: microcontrolador_jtag_uart_sim_scfifo_r" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316043 ""} { "Info" "ISGN_ENTITY_NAME" "4 microcontrolador_jtag_uart_scfifo_r " "Found entity 4: microcontrolador_jtag_uart_scfifo_r" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316043 ""} { "Info" "ISGN_ENTITY_NAME" "5 microcontrolador_jtag_uart " "Found entity 5: microcontrolador_jtag_uart" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pwm-comportamento " "Found design unit 1: gerador_pwm-comportamento" {  } { { "gerador_pwm.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/gerador_pwm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316044 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pwm " "Found entity 1: gerador_pwm" {  } { { "gerador_pwm.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/gerador_pwm.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-comportamento " "Found design unit 1: topo-comportamento" {  } { { "topo.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/topo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316046 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "topo.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/topo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topo " "Elaborating entity \"topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751597316157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador microcontrolador:MICRO " "Elaborating entity \"microcontrolador\" for hierarchy \"microcontrolador:MICRO\"" {  } { { "topo.vhd" "MICRO" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/topo.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_jtag_uart microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart " "Elaborating entity \"microcontrolador_jtag_uart\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "jtag_uart" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_jtag_uart_scfifo_w microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w " "Elaborating entity \"microcontrolador_jtag_uart_scfifo_w\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "the_microcontrolador_jtag_uart_scfifo_w" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "wfifo" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316478 ""}  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751597316478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597316712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597316712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_w:the_microcontrolador_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_jtag_uart_scfifo_r microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_r:the_microcontrolador_jtag_uart_scfifo_r " "Elaborating entity \"microcontrolador_jtag_uart_scfifo_r\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|microcontrolador_jtag_uart_scfifo_r:the_microcontrolador_jtag_uart_scfifo_r\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "the_microcontrolador_jtag_uart_scfifo_r" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "microcontrolador_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597316943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597316943 ""}  } { { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751597316943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_jtag_uart:jtag_uart\|alt_jtag_atlantic:microcontrolador_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2 microcontrolador:MICRO\|microcontrolador_nios2:nios2 " "Elaborating entity \"microcontrolador_nios2\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "nios2" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu " "Elaborating entity \"microcontrolador_nios2_cpu\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2.v" "cpu" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_test_bench microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_test_bench:the_microcontrolador_nios2_cpu_test_bench " "Elaborating entity \"microcontrolador_nios2_cpu_test_bench\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_test_bench:the_microcontrolador_nios2_cpu_test_bench\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_test_bench" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_register_bank_a_module microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a " "Elaborating entity \"microcontrolador_nios2_cpu_register_bank_a_module\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "microcontrolador_nios2_cpu_register_bank_a" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317351 ""}  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751597317351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597317391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597317391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_a_module:microcontrolador_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_register_bank_b_module microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_b_module:microcontrolador_nios2_cpu_register_bank_b " "Elaborating entity \"microcontrolador_nios2_cpu_register_bank_b_module\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_register_bank_b_module:microcontrolador_nios2_cpu_register_bank_b\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "microcontrolador_nios2_cpu_register_bank_b" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_debug microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_debug:the_microcontrolador_nios2_cpu_nios2_oci_debug " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_debug\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_debug:the_microcontrolador_nios2_cpu_nios2_oci_debug\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_debug" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_debug:the_microcontrolador_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_debug:the_microcontrolador_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_debug:the_microcontrolador_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_debug:the_microcontrolador_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_debug:the_microcontrolador_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_debug:the_microcontrolador_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317474 ""}  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751597317474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_break microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_break:the_microcontrolador_nios2_cpu_nios2_oci_break " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_break\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_break:the_microcontrolador_nios2_cpu_nios2_oci_break\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_break" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_xbrk microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_xbrk:the_microcontrolador_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_xbrk:the_microcontrolador_nios2_cpu_nios2_oci_xbrk\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_dbrk microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_dbrk:the_microcontrolador_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_dbrk:the_microcontrolador_nios2_cpu_nios2_oci_dbrk\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_itrace microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_itrace:the_microcontrolador_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_itrace\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_itrace:the_microcontrolador_nios2_cpu_nios2_oci_itrace\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_dtrace microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_dtrace:the_microcontrolador_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_dtrace:the_microcontrolador_nios2_cpu_nios2_oci_dtrace\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_td_mode microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_dtrace:the_microcontrolador_nios2_cpu_nios2_oci_dtrace\|microcontrolador_nios2_cpu_nios2_oci_td_mode:microcontrolador_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_dtrace:the_microcontrolador_nios2_cpu_nios2_oci_dtrace\|microcontrolador_nios2_cpu_nios2_oci_td_mode:microcontrolador_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "microcontrolador_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_fifo microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_fifo:the_microcontrolador_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_fifo\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_fifo:the_microcontrolador_nios2_cpu_nios2_oci_fifo\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_fifo" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_fifo:the_microcontrolador_nios2_cpu_nios2_oci_fifo\|microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_fifo:the_microcontrolador_nios2_cpu_nios2_oci_fifo\|microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_fifo:the_microcontrolador_nios2_cpu_nios2_oci_fifo\|microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_fifo:the_microcontrolador_nios2_cpu_nios2_oci_fifo\|microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_fifo:the_microcontrolador_nios2_cpu_nios2_oci_fifo\|microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc:the_microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_fifo:the_microcontrolador_nios2_cpu_nios2_oci_fifo\|microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc:the_microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_pib microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_pib:the_microcontrolador_nios2_cpu_nios2_oci_pib " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_pib\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_pib:the_microcontrolador_nios2_cpu_nios2_oci_pib\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_pib" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_oci_im microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_im:the_microcontrolador_nios2_cpu_nios2_oci_im " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_oci_im\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_oci_im:the_microcontrolador_nios2_cpu_nios2_oci_im\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_oci_im" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_avalon_reg microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_avalon_reg:the_microcontrolador_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_avalon_reg\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_avalon_reg:the_microcontrolador_nios2_cpu_nios2_avalon_reg\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_avalon_reg" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_nios2_ocimem microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem " "Elaborating entity \"microcontrolador_nios2_cpu_nios2_ocimem\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_nios2_ocimem" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_ociram_sp_ram_module microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram " "Elaborating entity \"microcontrolador_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "microcontrolador_nios2_cpu_ociram_sp_ram" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317701 ""}  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751597317701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597317738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597317738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_nios2_ocimem:the_microcontrolador_nios2_cpu_nios2_ocimem\|microcontrolador_nios2_cpu_ociram_sp_ram_module:microcontrolador_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_debug_slave_wrapper microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"microcontrolador_nios2_cpu_debug_slave_wrapper\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "the_microcontrolador_nios2_cpu_debug_slave_wrapper" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_debug_slave_tck microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|microcontrolador_nios2_cpu_debug_slave_tck:the_microcontrolador_nios2_cpu_debug_slave_tck " "Elaborating entity \"microcontrolador_nios2_cpu_debug_slave_tck\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|microcontrolador_nios2_cpu_debug_slave_tck:the_microcontrolador_nios2_cpu_debug_slave_tck\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" "the_microcontrolador_nios2_cpu_debug_slave_tck" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_nios2_cpu_debug_slave_sysclk microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|microcontrolador_nios2_cpu_debug_slave_sysclk:the_microcontrolador_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"microcontrolador_nios2_cpu_debug_slave_sysclk\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|microcontrolador_nios2_cpu_debug_slave_sysclk:the_microcontrolador_nios2_cpu_debug_slave_sysclk\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" "the_microcontrolador_nios2_cpu_debug_slave_sysclk" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" "microcontrolador_nios2_cpu_debug_slave_phy" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317847 ""}  } { { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751597317847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_nios2:nios2\|microcontrolador_nios2_cpu:cpu\|microcontrolador_nios2_cpu_nios2_oci:the_microcontrolador_nios2_cpu_nios2_oci\|microcontrolador_nios2_cpu_debug_slave_wrapper:the_microcontrolador_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microcontrolador_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_onchip_mem microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem " "Elaborating entity \"microcontrolador_onchip_mem\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "onchip_mem" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" "the_altsyncram" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file microcontrolador_onchip_mem.hex " "Parameter \"init_file\" = \"microcontrolador_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 100000 " "Parameter \"maximum_depth\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100000 " "Parameter \"numwords_a\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751597317896 ""}  } { { "microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751597317896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7oh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7oh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7oh1 " "Found entity 1: altsyncram_7oh1" {  } { { "db/altsyncram_7oh1.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/altsyncram_7oh1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597317977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597317977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7oh1 microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7oh1:auto_generated " "Elaborating entity \"altsyncram_7oh1\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7oh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597317978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ua " "Found entity 1: decode_8ua" {  } { { "db/decode_8ua.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/decode_8ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597319607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597319607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ua microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7oh1:auto_generated\|decode_8ua:decode3 " "Elaborating entity \"decode_8ua\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7oh1:auto_generated\|decode_8ua:decode3\"" {  } { { "db/altsyncram_7oh1.tdf" "decode3" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/altsyncram_7oh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597319608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qb " "Found entity 1: mux_5qb" {  } { { "db/mux_5qb.tdf" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/mux_5qb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597319668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597319668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qb microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7oh1:auto_generated\|mux_5qb:mux2 " "Elaborating entity \"mux_5qb\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_7oh1:auto_generated\|mux_5qb:mux2\"" {  } { { "db/altsyncram_7oh1.tdf" "mux2" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/altsyncram_7oh1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597319669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_pio_D microcontrolador:MICRO\|microcontrolador_pio_D:pio_d " "Elaborating entity \"microcontrolador_pio_D\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_pio_D:pio_d\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "pio_d" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_pio_div microcontrolador:MICRO\|microcontrolador_pio_div:pio_div " "Elaborating entity \"microcontrolador_pio_div\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_pio_div:pio_div\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "pio_div" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_sys_timer microcontrolador:MICRO\|microcontrolador_sys_timer:sys_timer " "Elaborating entity \"microcontrolador_sys_timer\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_sys_timer:sys_timer\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "sys_timer" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_sysid microcontrolador:MICRO\|microcontrolador_sysid:sysid " "Elaborating entity \"microcontrolador_sysid\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_sysid:sysid\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "sysid" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0 microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"microcontrolador_mm_interconnect_0\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "mm_interconnect_0" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_d_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_d_s1_translator\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "pio_d_s1_translator" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_router microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router:router " "Elaborating entity \"microcontrolador_mm_interconnect_0_router\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router:router\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "router" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_router_default_decode microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router:router\|microcontrolador_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"microcontrolador_mm_interconnect_0_router_default_decode\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router:router\|microcontrolador_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_router_001 microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"microcontrolador_mm_interconnect_0_router_001\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_001:router_001\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "router_001" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_router_001_default_decode microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_001:router_001\|microcontrolador_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"microcontrolador_mm_interconnect_0_router_001_default_decode\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_001:router_001\|microcontrolador_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_router_002 microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"microcontrolador_mm_interconnect_0_router_002\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_002:router_002\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "router_002" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_router_002_default_decode microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_002:router_002\|microcontrolador_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"microcontrolador_mm_interconnect_0_router_002_default_decode\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_002:router_002\|microcontrolador_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_router_004 microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"microcontrolador_mm_interconnect_0_router_004\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_004:router_004\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "router_004" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_router_004_default_decode microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_004:router_004\|microcontrolador_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"microcontrolador_mm_interconnect_0_router_004_default_decode\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_router_004:router_004\|microcontrolador_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_cmd_demux microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"microcontrolador_mm_interconnect_0_cmd_demux\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_cmd_demux_001 microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"microcontrolador_mm_interconnect_0_cmd_demux_001\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_cmd_mux microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"microcontrolador_mm_interconnect_0_cmd_mux\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_cmd_mux_002 microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"microcontrolador_mm_interconnect_0_cmd_mux_002\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_rsp_demux microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"microcontrolador_mm_interconnect_0_rsp_demux\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_rsp_mux microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"microcontrolador_mm_interconnect_0_rsp_mux\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_rsp_mux_001 microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"microcontrolador_mm_interconnect_0_rsp_mux_001\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 3019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_avalon_st_adapter microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"microcontrolador_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0 microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_mm_interconnect_0:mm_interconnect_0\|microcontrolador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|microcontrolador_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcontrolador_irq_mapper microcontrolador:MICRO\|microcontrolador_irq_mapper:irq_mapper " "Elaborating entity \"microcontrolador_irq_mapper\" for hierarchy \"microcontrolador:MICRO\|microcontrolador_irq_mapper:irq_mapper\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "irq_mapper" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller microcontrolador:MICRO\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"microcontrolador:MICRO\|altera_reset_controller:rst_controller\"" {  } { { "microcontrolador/synthesis/microcontrolador.vhd" "rst_controller" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/microcontrolador.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer microcontrolador:MICRO\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"microcontrolador:MICRO\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "microcontrolador/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer microcontrolador:MICRO\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"microcontrolador:MICRO\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "microcontrolador/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pwm gerador_pwm:GPWM " "Elaborating entity \"gerador_pwm\" for hierarchy \"gerador_pwm:GPWM\"" {  } { { "topo.vhd" "GPWM" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/topo.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frequencia gerador_pwm:GPWM\|divisor_frequencia:DF " "Elaborating entity \"divisor_frequencia\" for hierarchy \"gerador_pwm:GPWM\|divisor_frequencia:DF\"" {  } { { "gerador_pwm.vhd" "DF" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/gerador_pwm.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador gerador_pwm:GPWM\|divisor_frequencia:DF\|contador:C " "Elaborating entity \"contador\" for hierarchy \"gerador_pwm:GPWM\|divisor_frequencia:DF\|contador:C\"" {  } { { "divisor_frequencia.vhd" "C" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/divisor_frequencia.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux gerador_pwm:GPWM\|divisor_frequencia:DF\|mux:M " "Elaborating entity \"mux\" for hierarchy \"gerador_pwm:GPWM\|divisor_frequencia:DF\|mux:M\"" {  } { { "divisor_frequencia.vhd" "M" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/divisor_frequencia.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador gerador_pwm:GPWM\|contador:CT " "Elaborating entity \"contador\" for hierarchy \"gerador_pwm:GPWM\|contador:CT\"" {  } { { "gerador_pwm.vhd" "CT" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/gerador_pwm.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador gerador_pwm:GPWM\|comparador:CMP " "Elaborating entity \"comparador\" for hierarchy \"gerador_pwm:GPWM\|comparador:CMP\"" {  } { { "gerador_pwm.vhd" "CMP" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/gerador_pwm.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597320866 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1751597321789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.07.03.23:48:43 Progress: Loading sld9303ce50/alt_sld_fab_wrapper_hw.tcl " "2025.07.03.23:48:43 Progress: Loading sld9303ce50/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597323876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597325276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597325367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597326612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597326685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597326760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597326849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597326861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597326862 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1751597327550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9303ce50/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9303ce50/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9303ce50/alt_sld_fab.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/ip/sld9303ce50/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597327720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597327720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597327792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597327792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597327803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597327803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597327849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597327849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597327915 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597327915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597327915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/db/ip/sld9303ce50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751597327965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597327965 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "gerador_pwm:GPWM\|divisor_frequencia:DF\|mux:M\|Mux0 " "Found clock multiplexer gerador_pwm:GPWM\|divisor_frequencia:DF\|mux:M\|Mux0" {  } { { "mux.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/mux.vhd" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1751597329010 "|topo|gerador_pwm:GPWM|divisor_frequencia:DF|mux:M|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1751597329010 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751597330681 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 352 -1 0 } } { "microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_jtag_uart.v" 398 -1 0 } } { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 3500 -1 0 } } { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2878 -1 0 } } { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 3878 -1 0 } } { "microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_nios2_cpu.v" 2099 -1 0 } } { "microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/microcontrolador_sys_timer.v" 167 -1 0 } } { "microcontrolador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/microcontrolador/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1751597330771 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1751597330772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597331683 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751597333585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/output_files/pwm_final.map.smsg " "Generated suppressed messages file C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/output_files/pwm_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597334055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751597336302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751597336302 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751597336650 "|topo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751597336650 "|topo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Administrador/Documents/Sistemas_Digitais_II/pwm_final/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751597336650 "|topo|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751597336650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3211 " "Implemented 3211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751597336650 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751597336650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2672 " "Implemented 2672 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751597336650 ""} { "Info" "ICUT_CUT_TM_RAMS" "528 " "Implemented 528 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1751597336650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751597336650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751597336705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 23:48:56 2025 " "Processing ended: Thu Jul 03 23:48:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751597336705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751597336705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751597336705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751597336705 ""}
