#Build: Fabric Compiler 2022.2, Build 117120, Mar 16 10:58 2023
#Install: /anlabeda/pds/2022.2/bin
#Application name: pds_shell
#OS: Centos 7 3.10.0-1160.88.1.el7.x86_64
#Hostname: anlab012
Generated by Fabric Compiler (version 2022.2 build 117120) at Fri Nov 10 21:13:35 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Building architecture floorplan logic view.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_622.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Build SRB system takes 12.48 sec.
Init coarse delay table.
Read place coarse delay table takes 2.86 sec.
First map gop timing takes 1.13 sec
Worst slack after clock region global placement is 2147483647
Wirelength after clock region global placement is 6220.
1st GP placement takes 17.52 sec.

Phase 1.2 Clock placement started.
APM sites: 5, APM devs: 1380
APM pack cost 0.01 sec.
Conn pack iteration 1 cost 0.00 sec.
CLM sites: 40, CLMS sites: 0, CLM devs: 60900, CLMS devs: 18850
Unconn pack iteration 1 cost 0.00 sec.
CLM sites: 37, CLMS sites: 0, CLM devs: 60900, CLMS devs: 18850
Pack site iteration 1 cost 0.00 sec.
The clock network planning takes 0.26 sec.
Clock placement takes 0.26 sec.

Pre global placement takes 22.14 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_622.
Fixed placement takes 0.08 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.23 sec.

PBM start.
Total cost after SA planning is 4342.400000.
SA total time: 3120 msec
PBM of GP end, takes 3.35 sec.
Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 2147483647
2nd GP placement takes 0.30 sec.

Wirelength after global placement is 4950.
Global placement takes 3.96 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Global".
Wirelength after macro cell placement is 7793.
Macro cell placement takes 0.19 sec.

PBM start.
PBM of PostGP end, takes 0.00 sec.
Phase 3.2 3rd GP placement started.
Design Utilization : 1%.
I: GP end with result: density(0.002127)
Worst slack after post global placement is 2147483647
3rd GP placement takes 0.37 sec.

Wirelength after post global placement is 6455.
The total number of packing LUT6D is 11.
Packing LUT6D takes 0.13 sec.
Post global placement takes 0.78 sec.

Optimize timing started.
Start lp timing optimize, WNS: 2147483647, TNS: 0.
End lp timing optimize, WNS: 2147483647, TNS: 0.
Timing driven place optimize takes 0.07 sec.
Wirelength after timing drive place optimize is 6455.
Phase 4 Legalization started.
The average distance in LP is 0.345865.
Wirelength after legalization is 6701.
Legalization takes 0.17 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 6701.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 2147483647, TNS before detailed placement is 0. 
Worst slack after detailed placement is 2147483647, TNS after detailed placement is 0. 
Swapping placement takes 0.04 sec.

Wirelength after detailed placement is 6701.
Timing-driven detailed placement takes 0.10 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 30.22 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 7
Building routing graph takes 18.02 sec.
Build SRB system takes 4.06 sec.
Init coarse delay table.
Read place coarse delay table takes 2.96 sec.
Setup STE netlist take 7769 msec.
Dispose control chain take 2 msec.
Collect const net info take 275 msec.
Worst slack is 2147483647, TNS before route is 0.
Total nets for routing: 314.
Total loads for routing: 981.
Direct connect net size: 192
Build all design net take 7 msec.
Processing design graph takes 8.06 sec.
Delay table total memory: 93.59423828 MB
Route graph total memory: 470.15130520 MB
Route design total memory: 7.27838898 MB
Global routing takes 0.00 sec.
Total 312 subnets.
Unrouted clock nets at iteration 0 (0.000 sec): 0
Total route nets size: 312
Pre route takes 0.745 sec
Unrouted general nets at iteration 2 (MT total route time: 0.074 sec): 234(overused: 940)
Unrouted general nets at iteration 3 (MT total route time: 0.068 sec): 164(overused: 555)
Unrouted general nets at iteration 4 (MT total route time: 0.049 sec): 119(overused: 288)
Unrouted general nets at iteration 5 (MT total route time: 0.030 sec): 86(overused: 148)
Unrouted general nets at iteration 6 (MT total route time: 0.023 sec): 55(overused: 79)
Unrouted general nets at iteration 7 (MT total route time: 0.011 sec): 34(overused: 44)
Unrouted general nets at iteration 8 (MT total route time: 0.006 sec): 20(overused: 26)
Unrouted general nets at iteration 9 (MT total route time: 0.006 sec): 11(overused: 22)
Unrouted general nets at iteration 10 (MT total route time: 0.003 sec): 6(overused: 8)
Unrouted general nets at iteration 11 (MT total route time: 0.003 sec): 5(overused: 10)
Unrouted general nets at iteration 12 (MT total route time: 0.004 sec): 3(overused: 4)
Unrouted general nets at iteration 13 (MT total route time: 0.001 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.009 sec
Unrouted nets at iteration 14 (0.011 sec): 0
Detailed routing takes 1.25 sec.
No hold violation.
No hold violation.
Hold Violation Fix in router takes 0.52 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 314, route succeed net: 314
Generate routing result take 0.002 sec
Handle PERMUX permutation take 0.011 sec
Handle const net take 0.003 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.002 sec
Used SRB routing arc is 2958.
Finish routing takes 0.03 sec.
Total routing takes 28.32 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 9        | 840           | 2                  
| Use of BKCL                 | 0        | 7             | 0                  
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 75       | 42050         | 1                  
|   FF                        | 0        | 336400        | 0                  
|   LUT                       | 185      | 168200        | 1                  
|   LUT-FF pairs              | 0        | 168200        | 0                  
| Use of CLMS                 | 14       | 18850         | 1                  
|   FF                        | 0        | 150800        | 0                  
|   LUT                       | 55       | 75400         | 1                  
|   LUT-FF pairs              | 0        | 75400         | 0                  
|   Distributed RAM           | 0        | 75400         | 0                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 0        | 480           | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 0        | 10            | 0                  
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 22       | 36600         | 1                  
| Use of HCKB                 | 0        | 168           | 0                  
|  HCKB dataused              | 0        | 168           | 0                  
| Use of HCKMUX_TEST          | 0        | 14            | 0                  
| Use of HSSTHP               | 0        | 4             | 0                  
|   HSST_LANE                 | 0        | 16            | 0                  
|   HSST_PLL                  | 0        | 4             | 0                  
| Use of HSSTHP_BUFDS         | 0        | 8             | 0                  
| Use of IO                   | 68       | 500           | 14                 
|   IOBD                      | 31       | 168           | 19                 
|   IOBDHP                    | 2        | 72            | 3                  
|   IOBS                      | 33       | 182           | 19                 
|   IOBSHP                    | 2        | 78            | 3                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOCKMUX_TEST         | 0        | 10            | 0                  
| Use of IOLHP                | 4        | 150           | 3                  
| Use of IOLHP_FIFO           | 2        | 12            | 17                 
| Use of IOLHR                | 64       | 350           | 19                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of MRCKMUX_TEST         | 0        | 10            | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 10            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 20            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 10            | 0                  
| Use of PLLREFMUX_TEST       | 0        | 10            | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of PREGMUXC_TEST        | 0        | 7             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
| Use of RCKMUX_TEST          | 0        | 10            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 20            | 0                  
| Use of SFB                  | 0        | 6150          | 0                  
| Use of SPAD                 | 0        | 16            | 0                  
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 0        | 32            | 0                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'ipsxe_floating_point_div_inv_v1_0' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:46s
Action pnr: CPU time elapsed is 0h:1m:38s
Action pnr: Process CPU time elapsed is 0h:1m:55s
Current time: Fri Nov 10 21:15:19 2023
Action pnr: Peak memory pool usage is 3,091 MB
