Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 26 16:23:49 2023
| Host         : fpgalab107 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      6 |            4 |
|      8 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           17 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             102 |           30 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |              44 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------+-----------------------------------------+------------------+----------------+
|        Clock Signal        |            Enable Signal           |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------------------+------------------------------------+-----------------------------------------+------------------+----------------+
| ~clk_i_IBUF_BUFG           |                                    |                                         |                2 |              2 |
|  clk_i_IBUF_BUFG           |                                    | r_debouncer/rst_i_deb                   |                1 |              3 |
|  displayer/d/CLK           |                                    |                                         |                1 |              4 |
|  clk_i_IBUF_BUFG           |                                    | digit_decoder/dec_part[3]               |                2 |              6 |
|  clk_i_IBUF_BUFG           |                                    | digit_decoder/hun_part[3]               |                1 |              6 |
|  clk_i_IBUF_BUFG           |                                    | digit_decoder/th_part[3]                |                2 |              6 |
|  clk_i_IBUF_BUFG           |                                    | digit_decoder/int_part[3]               |                1 |              6 |
|  displayer/d/CLK           | displayer/display_value[7]_i_1_n_0 |                                         |                4 |              8 |
|  clk_i_IBUF_BUFG           |                                    | counter_ovf_flag                        |                8 |             16 |
|  c_counter/divider/div_out | c_counter/mut_count[0]_i_1_n_0     | counter_rst                             |                4 |             16 |
|  clk_i_IBUF_BUFG           | r_debouncer/sel                    | r_debouncer/clear                       |                6 |             22 |
|  clk_i_IBUF_BUFG           | s_debouncer/licznik_reg[1]_0       | s_debouncer/licznik[0]_i_1__0_n_0       |                6 |             22 |
|  clk_i_IBUF_BUFG           |                                    |                                         |               14 |             23 |
| ~clk_i_IBUF_BUFG           |                                    | c_counter/divider/counter[0]_i_1__0_n_0 |                8 |             31 |
| ~clk_i_IBUF_BUFG           |                                    | displayer/d/counter[0]_i_1_n_0          |                8 |             31 |
+----------------------------+------------------------------------+-----------------------------------------+------------------+----------------+


