`timescale 1ns / 1ps



module datapath(

	input wire clk,rst,
	
	input wire  [5 :0] ext_int, //å¼‚å¸¸å¤„ç†
    
    //inst
    output wire [31:0] inst_addrF,  //æŒ‡ä»¤åœ°å€
    output wire        inst_enF,  //ä½¿èƒ½
    input wire  [31:0] instrF,  //æ³¨ï¼šinstr ramæ—¶é’Ÿå–å

    //data
    output wire mem_enM,                    
    output wire [31:0] mem_addrM,     //è¯?/å†™åœ°å?
    input  wire [31:0] mem_rdataM,    //è¯»æ•°æ?
    output wire [3 :0] mem_wenM,      //å†™ä½¿èƒ?
    output wire [31:0] writedataM,    //å†™æ•°æ?
    input wire         d_cache_stall
	//debug interface
//    output wire[31:0] debug_wb_pc,
//    output wire[3:0] debug_wb_rf_wen,
//    output wire[4:0] debug_wb_rf_wnum,
//    output wire[31:0] debug_wb_rf_wdata
    );
	
	//--------fetch stage----------
	wire [31:0] pcF, pc_next, pc_plus4F;    //pc
    wire [31:0] instrF_4;                   //instrFæœ«å°¾ä¸?2'b00
    
    wire pc_errorF;  // pcé”™è¯¯

    wire F_change; // æ­¤æ—¶çš„Dé˜¶æ®µï¼ˆå³ä¸Šä¸€æ¡æŒ‡ä»¤ï¼‰æ˜¯å¦ä¸ºè·³è½¬æŒ‡ä»?
    // wire pcerrorD, pcerrorE, pcerrorM; 
	//----------decode stage---------
	wire[3:0] aluopD;
	wire[4:0] alucontrolD;
	 wire [31:0] instrD;  //æŒ‡ä»¤
    wire [4 :0] rsD, rtD, rdD, saD;  //rs rt rd å¯„å­˜å™¨æ ‡å?
    wire [31:0] pcD, pc_plus4D;  //pc

    wire [31:0] rd1D, rd2D, immD, pc_branchD, pc_jumpD;  //å¯„å­˜å™¨è¯»å‡ºæ•°æ? ç«‹å³æ•? pcåˆ†æ”¯ è·³è½¬
    wire        pred_takeD, branchD, jumpD;  //ç«‹å³æ•°æ‰©å±? åˆ†æ”¯é¢„æµ‹ branch jumpä¿¡å·
    wire        flush_pred_failedM;  //åˆ†æ”¯é¢„æµ‹å¤±è´¥

    wire        jump_conflictD;  //jumpå†²çª
    wire [4 :0] branch_judge_controlD; //åˆ†æ”¯åˆ¤æ–­æ§åˆ¶
	wire 		sign_exD;          //ç«‹å³æ•°æ˜¯å¦ä¸ºç¬¦å·æ‰©å±•
	wire [1:0] 	regdstD;    	//å†™å¯„å­˜å™¨é€‰æ‹©  00-> rd, 01-> rt, 10-> å†?$ra
	wire 		is_immD;       //alu srcbé€‰æ‹© 0->rd2E, 1->immE
	wire 		regwriteD;//å†™å¯„å­˜å™¨å †ä½¿èƒ?
	wire 		hilo_wenD;
	wire 		mem_readD, mem_writeD;
	wire 		memtoregD;       	//resulté€‰æ‹© 0->aluout, 1->read_data
	wire 		hilo_to_regD;			// 00--aluoutM; 01--hilo_o; 10 11--rdataM;
	wire 		riD;
	wire 		breakD, syscallD, eretD;
	wire 		cp0_wenD;
	wire 		cp0_to_regD;
	wire		is_mfcD;
    
    wire        is_in_delayslot_iD;//æŒ‡ä»¤æ˜¯å¦åœ¨å»¶è¿Ÿæ§½
	//-------execute stage----------
	wire [31:0] pcE, pc_plus4E ,rd1E, rd2E, mem_wdataE, immE; //pc pc+4 å¯„å­˜å™¨å?? å†™å†…å­˜å?? ç«‹å³æ•?
    wire [4 :0] rsE, rtE, rdE, saE;  //å¯„å­˜å™¨å·
    wire        pred_takeE;  //åˆ†æ”¯é¢„æµ‹
    wire [1 :0] regdstE;  //å†™å›é€‰æ‹©ä¿¡å·, 00-> rd, 01-> rt, 10-> å†?$ra
    wire [4 :0] alucontrolE;  //aluæ§åˆ¶ä¿¡å·

    wire [31:0] src_aE, src_bE; //aluè¾“å…¥ï¼ˆæ“ä½œæ•°
    wire [63:0] aluoutE; //aluè¾“å‡º
    wire        is_immE;  //alu srcbé€‰æ‹© 0->rd2E, 1->immE
    wire [4 :0] writeregE; //å†™å¯„å­˜å™¨å?
    wire        branchE; //åˆ†æ”¯ä¿¡å·
    wire [31:0] pc_branchE;  //åˆ†æ”¯è·³è½¬pc

    wire [31:0] instrE;
    wire [31:0] pc_jumpE;  //jump pc
    wire        jump_conflictE; //jumpå†²çª
    wire        regwriteE;	//å¯„å­˜å™¨å†™
    wire        alu_stallE;  //aluæš‚åœ
    wire [31:0] rs_valueE, rt_valueE;  //rs rtå¯„å­˜å™¨çš„å€?
    
    wire        flush_jump_conflictE;  //jumpå†²çª
    wire        jumpE; //jumpä¿¡å·
    wire        actual_takeE;  //åˆ†æ”¯é¢„æµ‹ å®é™…ç»“æœ
    wire [4 :0] branch_judge_controlE; //åˆ†æ”¯åˆ¤æ–­æ§åˆ¶
	wire        memtoregE, mem_readE, mem_writeE;
	wire        hilo_to_regE;
	wire        breakE, syscallE,is_mfc;
	wire        riE;
	wire        cp0_wenE;
	wire        cp0_to_regE;
	wire 		is_mfcE;
	wire        hilo_wenE;  //hiloå†™ä½¿èƒ?
 // å¼‚å¸¸å¤„ç†ä¿¡å·
    wire        is_in_delayslot_iE; //æ˜¯å¦å¤„äºå»¶è¿Ÿæ§?
    wire        overflowE; //æº¢å‡º
	
	//----------mem stage--------
	wire [31:0] pcM;  // pc
    wire [31:0] aluoutM; //aluè¾“å‡º
    wire [4:0] 	writeregM; //å†™å¯„å­˜å™¨å?
    wire [31:0] instrM;  //æŒ‡ä»¤
    wire        mem_readM; //è¯»å†…å­?
    wire        mem_writeM; //å†™å†…å­?
    wire        regwriteM;  //å¯„å­˜å™¨å†™
    wire        memtoregM;  //å†™å›å¯„å­˜å™¨é?‰æ‹©ä¿¡å·
    wire [31:0] resultM;  // mem out
    wire        actual_takeM;  //åˆ†æ”¯é¢„æµ‹ çœŸå®ç»“æœ
    wire        pre_right;  // é¢„æµ‹æ­£ç¡®
    wire        pred_takeM; // é¢„æµ‹
    wire        branchM; // åˆ†æ”¯ä¿¡å·
    wire [31:0] pc_branchM; //åˆ†æ”¯è·³è½¬åœ°å€

    wire [31:0] mem_ctrl_rdataM;
    wire [31:0] writedataM_temp;
    wire [31:0] mem_ctrl_rdataM;
    wire [63:0] hilo_oM;  //hiloè¾“å‡º
    wire        hilo_to_regM; 
	wire		is_mfcM;

    wire [4:0] 	rdM;
    wire [31:0] rt_valueM;
    //å¼‚å¸¸å¤„ç†ä¿¡å· exception
    wire        riM;  //æŒ‡ä»¤ä¸å­˜åœ?
    wire        breakM; //breakæŒ‡ä»¤
    wire        syscallM; //syscallæŒ‡ä»¤
    wire        eretM; //eretMæŒ‡ä»¤
    wire        overflowM;  //ç®—æ•°æº¢å‡º
    wire        addrErrorLwM, addrErrorSwM; //è®¿å­˜æŒ‡ä»¤å¼‚å¸¸
    wire        pcErrorM;  //pcå¼‚å¸¸

	// cp0	
    wire [31:0] except_typeM;  // å¼‚å¸¸ç±»å‹
    wire [31:0] cp0_statusM;  //statuså€?
    wire [31:0] cp0_causeM;  //causeå€?
    wire [31:0] cp0_epcM;  //epcå€?
    wire        flush_exceptionM;  // å‘ç”Ÿå¼‚å¸¸æ—¶éœ€è¦åˆ·æ–°æµæ°´çº¿
    wire [31:0] pc_exceptionM; //å¼‚å¸¸å¤„ç†çš„åœ°å?0xbfc0_0380ï¼Œè‹¥ä¸ºeretæŒ‡ä»¤ åˆ™ä¸ºè¿”å›åœ°å€
    wire        pc_trapM; // å‘ç”Ÿå¼‚å¸¸æ—¶pcç‰¹æ®Šå¤„ç†
    wire [31:0] badvaddrM;
    wire        is_in_delayslot_iM;
    wire        cp0_to_regM;
    wire        cp0_wenM;
    
	//------writeback stage----------
	wire memtoregW;
	wire [4:0] writeregW;//å†™å¯„å­˜å™¨å?
	wire regwriteW;
	wire [31:0] aluoutW,resultW;
	wire [31:0] pcW;

    wire [31:0] cp0_statusW, cp0_causeW, cp0_epcW, cp0_data_oW;
//-----------------Data------------------------------------------
	//--------------------debug---------------------
//    assign debug_wb_pc          = pcplus4D;
//    assign debug_wb_rf_wen      = {4{writeregM & ~flushE }};
//    assign debug_wb_rf_wnum     = writeregM;
//    assign debug_wb_rf_wdata    = resultW;

    //------------------Fetch-------------------------
    assign inst_addrF = pcF; //Fé˜¶æ®µåœ°å€
    assign inst_enF = ~stallF & ~pc_errorF & ~flush_pred_failedM; // æŒ‡ä»¤è¯»ä½¿èƒ½ï¼šä¸?åˆ‡æ­£å¸?
    assign pc_errorF = pcF[1:0] == 2'b0 ? 1'b0 : 1'b1; //pcæœ?åä¸¤ä½ä¸æ˜?0 åˆ™pcé”™è¯¯
    // pc+4
    assign pc_plus4F = pcF + 4;
    // pc reg
    pc_reg pc_reg0(
        .clk(clk),
        .rst(rst),
        .stallF(stallF),
        .branchD(branchD),
        .branchM(branchM),
        .pre_right(pre_right),
        .actual_takeM(actual_takeM),
        .pred_takeD(pred_takeD),
        .pc_trapM(pc_trapM),
        .jumpD(jumpD),
        .jump_conflictD(jump_conflictD),
        .jump_conflictE(jump_conflictE),

        .pc_exceptionM(pc_exceptionM),
        .pc_plus4E(pc_plus4E),
        .pc_branchM(pc_branchM),
        .pc_jumpE(pc_jumpE),
        .pc_jumpD(pc_jumpD),
        .pc_branchD(pc_branchD),
        .pc_plus4F(pc_plus4F),

        .pc(pcF)
    );

    assign instrF_4 = ({32{~(|(pcF[1:0] ^ 2'b00))}} & instrF);  //ä½?2ä½ä¸€å®šä¸º00 ä¸ä¸º0åˆ™instæ¸?0
    assign F_change = branchD | jumpD; //Fé˜¶æ®µå¾—åˆ°æ­¤æ—¶dé˜¶æ®µæ˜¯å¦ä¸ºè·³è½¬æŒ‡ä»?

	//------------------Decode-------------------------

    Fetch_Decode Fe_De(
        .clk(clk), .rst(rst),
        .stallD(stallD),
        .flushD(flushD),

        .pcF(pcF),
        .pc_plus4F(pc_plus4F),
        .instrF(instrF_4),
        .F_change(F_change), //ä¸Šä¸€æ¡æŒ‡ä»¤æ˜¯è·³è½¬
        
        .pcD(pcD),
        .pc_plus4D(pc_plus4D),
        .instrD(instrD),
        .is_in_delayslot_iD(is_in_delayslot_iD)  //å¤„äºå»¶è¿Ÿæ§?
    );

	assign opD = instrD[31:26];
	assign functD = instrD[5:0];
	assign rsD = instrD[25:21];
	assign rtD = instrD[20:16];
	assign rdD = instrD[15:11];
	assign saD = instrD[10:6];
	aludec ad(funct,aluopD,alucontrol);
	maindec md(
		instrD,
		//output
		sign_exD,
		regdstD,is_immD,regwriteD,hilo_wenD,

		mem_readD, mem_writeD,
		memtoregD,
		hilo_to_regD,riD,
		breakD, syscallD, eretD, 
		cp0_wenD,
		cp0_to_regD,
		is_mfcD,   //ä¸ºmfc0
		aluopD,
		branch_judge_controlD
		);
    //æ‰©å±•ç«‹å³æ•?
    signext signex(sign_exD,instrD[15:0],immD);
	//regfile (operates in decode and writeback)
	regfile rf(clk,stallW,regwriteW,rsD,rtD,writeregW,resultW,rd1D,rd2D);
    // åˆ†æ”¯è·³è½¬  ç«‹å³æ•°å·¦ç§?2 + pc+4   
    assign pc_branchD = {immD[29:0], 2'b00} + pc_plus4D;

	//åˆ†æ”¯é¢„æµ‹å™?
    BranchPredict branch_predict0(
        .clk(clk), .rst(rst),

        .flushD(flushD),
        .stallD(stallD),

        .instrD(instrD),
        .immD(immD),
        .pcF(pcF),
        .pcM(pcM),
        .branchM(branchM),
        .actual_takeM(actual_takeM),

        .branchD(branchD),
        .branchL_D(),
        .pred_takeD(pred_takeD)
    );
    // jumpæŒ‡ä»¤æ§åˆ¶
    jump_control jump_control(
        .instrD(instrD),
        .pc_plus4D(pc_plus4D),
        .rd1D(rd1D),
        .regwriteE(regwriteE), .regwriteM(regwriteM),
        .writeregE(writeregE), .writeregM(writeregM),

        .jumpD(jumpD),                      //æ˜¯jumpç±»æŒ‡ä»?(j, jr)
        .jump_conflictD(jump_conflictD),    //jr rså¯„å­˜å™¨å‘ç”Ÿå†²çª?
        .pc_jumpD(pc_jumpD)                 //Dé˜¶æ®µæœ?ç»ˆè·³è½¬åœ°å?
    );
	//-----------Execute----------------
	Decode_Execute De_Ex(
        .clk(clk),
        .rst(rst),
        .stallE(stallE),
        .flushE(flushE),
	//Decode stage
        .pcD(pcD),
        .rsD(rsD), .rd1D(rd1D), .rd2D(rd2D),
        .rtD(rtD), .rdD(rdD),
        .immD(immD),
        .pc_plus4D(pc_plus4D),
        .instrD(instrD),
        .branchD(branchD),
        .pred_takeD(pred_takeD),
        .pc_branchD(pc_branchD),
        .jump_conflictD(jump_conflictD),
        .is_in_delayslot_iD(is_in_delayslot_iD),
        .saD(saD),
        .alucontrolD(alucontrolD),
        .jumpD(jumpD),
        .branch_judge_controlD(branch_judge_controlD),
		.regdstD(regdstD),
		.is_immD(is_immD),.regwriteD(regwriteD),.hilo_wenD(hilo_wenD),
		.mem_readD(mem_readD),.mem_writeD(mem_writeD),.memtoregD(memtoregD),
		.hilo_to_regD(hilo_to_regD),.riD(riD),.breakD(breakD),
		.syscallD(syscallD),.eretD(eretD),.cp0_wenD(cp0_wenD),
		.cp0_to_regD(cp0_to_regD),.is_mfcD(is_mfcD),
	//Execute stage
        .pcE(pcE),
        .rsE(rsE), .rd1E(rd1E), .rd2E(rd2E),
        .rtE(rtE), .rdE(rdE),
        .immE(immE),
        .pc_plus4E(pc_plus4E),
        .instrE(instrE),
        .branchE(branchE),
        .pred_takeE(pred_takeE),
        .pc_branchE(pc_branchE),
        .jump_conflictE(jump_conflictE),
        .is_in_delayslot_iE(is_in_delayslot_iE),
        .saE(saE),
        .alucontrolE(alucontrolE),
        .jumpE(jumpE),
        .branch_judge_controlE(branch_judge_controlE),
		.regdstE(regdstE),
		.is_immE(is_immE),.regwriteE(regwriteE),.hilo_wenE(hilo_wenE),
		.mem_readE(mem_readE),.mem_writeE(mem_writeE),.memtoregE(memtoregE),
		.hilo_to_regE(hilo_to_regE),.riE(riE),.breakE(breakE),
		.syscallE(syscallE),.eretE(eretE),.cp0_wenE(cp0_wenE),
		.cp0_to_regE(cp0_to_regE),.is_mfcE(is_mfcE)
    );
	//ALU
    ALU alu0(
        .clk(clk),
        .rst(rst),
        .flushE(flushE),
        .src_aE(src_aE), .src_bE(src_bE),
        .alucontrolE(alucontrolE),
        .sa(saE),
        .hilo(hilo_oM),

        .div_stallE(alu_stallE),
        .aluoutE(aluoutE),
        .overflowE(overflowE)
    );

    mux4 #(5) mux4_regdst(
        rdE,rtE,5'd31,5'b0,
        regdstE, 
        writeregE //é€‰æ‹©writebackå¯„å­˜å™?
    );

    mux4 #(32) mux4_forward_1E(
        rd1E,resultM,resultW,pc_plus4D,     // æ‰§è¡Œjalrï¼ŒjalæŒ‡ä»¤ï¼›å†™å…¥åˆ°$raå¯„å­˜å™¨çš„æ•°æ®ï¼ˆè·³è½¬æŒ‡ä»¤å¯¹åº”å»¶è¿Ÿæ§½æŒ‡ä»¤çš„ä¸‹ä¸?æ¡æŒ‡ä»¤çš„åœ°å€å³PC+8ï¼? 
                                             //å¯ä»¥ä¿è¯å»¶è¿Ÿæ§½æŒ‡ä»¤ä¸ä¼šè¢«flushï¼Œæ•…plush_4Då­˜åœ¨
        {2{jumpE | branchE}} | forward_1E,  // å½“exé˜¶æ®µæ˜¯jalæˆ–è?…jalræŒ‡ä»¤ï¼Œæˆ–è€…bxxzalæ—¶ï¼ŒjumpE | branchE== 1ï¼›é?‰æ‹©pc_plus4Dï¼›å…¶ä»–æ—¶å€™ä¸ºæ•°æ®å‰æ¨
        src_aE
    );
    mux4 #(32) mux4_forward_2E(
        rd2E,resultM,resultW,immE,                               //ç«‹å³æ•?
        {2{is_immE}} | forward_2E,     //main_decoderäº§ç”Ÿis_immEä¿¡å·ï¼Œè¡¨ç¤ºaluç¬¬äºŒä¸ªæ“ä½œæ•°ä¸ºç«‹å³æ•°
        src_bE
    );
    mux4 #(32) mux4_rs_valueE(rd1E, resultM, resultW, 32'b0, forward_1E, rs_valueE); //æ•°æ®å‰æ¨åçš„rså¯„å­˜å™¨çš„å€?
    mux4 #(32) mux4_rt_valueE(rd2E, resultM, resultW, 32'b0, forward_2E, rt_valueE); //æ•°æ®å‰æ¨åçš„rtå¯„å­˜å™¨çš„å€?

	//è®¡ç®—branchç»“æœ å¾—åˆ°çœŸå®æ˜¯å¦è·³è½¬
    branch_check branch_check(
        .branch_judge_controlE(branch_judge_controlE),
        .src_aE(rs_valueE),
        .src_bE(rt_valueE),
        .actual_takeE(actual_takeE)
    );
    assign pc_jumpE = rs_valueE; //jræŒ‡ä»¤ è·³è½¬åˆ°rsçš„å??
    assign flush_jump_confilctE = jump_conflictE;
	//-------------Mem---------------------
	
	Execute_Mem Ex_Me(
        .clk(clk),
        .rst(rst),
        .stallM(stallM),
        .flushM(flushM),

        .pcE(pcE),
        .aluoutE(aluoutE),
        .rt_valueE(rt_valueE),
        .writeregE(writeregE),
        .instrE(instrE),
        .branchE(branchE),
        .pred_takeE(pred_takeE),
        .pc_branchE(pc_branchE),
        .overflowE(overflowE),
        .is_in_delayslot_iE(is_in_delayslot_iE),
        .rdE(rdE),
        .actual_takeE(actual_takeE),
		.mem_readE(mem_readE),.mem_writeE(mem_writeE),.memtoregE(memtoregE),
		.hilo_to_regE(hilo_to_regE),.riE(riE),.breakE(breakE),
		.syscallE(syscallE),.eretE(eretE),.cp0_wenE(cp0_wenE),
		.cp0_to_regE(cp0_to_regE),.is_mfcE(is_mfcE),

        .pcM(pcM),
        .aluoutM(aluoutM),
        .rt_valueM(rt_valueM),
        .writeregM(writeregM),
        .instrM(instrM),
        .branchM(branchM),
        .pred_takeM(pred_takeM),
        .pc_branchM(pc_branchM),
        .overflowM(overflowM),
        .is_in_delayslot_iM(is_in_delayslot_iM),
        .rdM(rdM),
        .actual_takeM(actual_takeM),
		.mem_readM(mem_readM),.mem_writeM(mem_writeM),.memtoregM(memtoregM),
		.hilo_to_regM(hilo_to_regM),.riM(riM),.breakM(breakM),
		.syscallM(syscallM),.eretM(eretM),.cp0_wenM(cp0_wenM),
		.cp0_to_regM(cp0_to_regM),.is_mfcM(is_mfcM)
    );
    assign mem_addrM = alu_outM;
    assign mem_enM = (mem_readM  |  mem_writeM) ; //è¯»æˆ–è€…å†™
    // memè¯»å†™æ§åˆ¶
    mem_control mem_control(
        .instrM(instrM),
        .addr(aluoutM),
    
        .data_wdataM(rt_valueM),    //åŸå§‹çš„wdata
        .writedataM(writedataM),    //æ–°çš„wdata
        .mem_wenM(mem_wenM),

        .mem_rdataM(mem_rdataM),    
        .data_rdataM(mem_ctrl_rdataM),

        .addr_error_sw(addrErrorSwM),
        .addr_error_lw(addrErrorLwM)  
    );
    // hiloå¯„å­˜å™?
    hilo hilo(clk,rst,instrM,hilo_wenE&flush_exceptionM,aluoutE,hilo_oM);
    assign pcErrorM = |(pcM[1:0] ^ 2'b00);  //åä¸¤ä½ä¸æ˜?00
     //å¼‚å¸¸å¤„ç†
    exception exception(
        .rst(rst),
        .ext_int(ext_int),
        .ri(riM), .break(breakM), .syscall(syscallM), .overflow(overflowM), .addrErrorSw(addrErrorSwM), .addrErrorLw(addrErrorLwM), .pcError(pcErrorM), .eretM(eretM),
        .cp0_status(cp0_statusW), .cp0_cause(cp0_causeW), .cp0_epc(cp0_epcW),
        .pcM(pcM),
        .alu_outM(alu_outM),

        .except_type(except_typeM),
        .flush_exception(flush_exceptionM),
        .pc_exception(pc_exceptionM),
        .pc_trap(pc_trapM),
        .badvaddrM(badvaddrM)
    );
     // cp0å¯„å­˜å™?
    cp0_reg cp0(
        .clk(clk),
        .rst(rst),
        .en(flush_exceptionM),
        .we_i(cp0_wenM),
        .waddr_i(rdM),
        .raddr_i(rdM),
        .data_i(rt_valueM),
        .int_i(ext_int),
        
        .data_o(cp0_data_oW),

        .except_type_i(except_typeM),
        .current_inst_addr_i(pcM),
        .is_in_delayslot_i(is_in_delayslot_iM),
        .badvaddr_i(badvaddrM),

        .status_o(cp0_statusW),
        .cause_o(cp0_causeW),
        .epc_o(cp0_epcW)
    );
	//---------Write_Back----------------
    //åœ¨alu_outM, mem_ctrl_rdataM, hilo_oM, cp0_data_oWä¸­é?‰æ‹©å†™å…¥å¯„å­˜å™¨çš„å€?
    mux4 #(32) mux4_memtoreg(alu_outM, mem_ctrl_rdataM, hilo_oM, cp0_data_oW, 
                            {hilo_to_regM, mem_to_regM} | {2{is_mfcM}},
                            resultM);
    //åˆ†æ”¯é¢„æµ‹ç»“æœ
    assign pre_right = ~(pred_takeM ^ actual_takeM); 
    assign flush_pred_failedM = ~pre_right;
	Mem_WriteBack Me_Wr(
        .clk(clk),
        .rst(rst),
        .stallW(stallW),

        .pcM(pcM),
        .aluoutM(aluoutM),
        .writeregM(writeregM),
        .regwriteM(regwriteM),
        .resultM(resultM),


        .pcW(pcW),
        .aluoutW(aluoutW),
        .writeregW(writeregW),
        .regwriteW(regwriteW),
        .resultW(resultW)
    );

	
	
	//hazard detection
	hazard hazard0(
        .d_cache_stall(d_cache_stall),
        .alu_stallE(alu_stallE),

        .flush_jump_confilctE   (flush_jump_confilctE),
        .flush_pred_failedM     (flush_pred_failedM),
        .flush_exceptionM       (flush_exceptionM),

        .rsE(rsE),
        .rtE(rtE),
        .regwriteM(regwriteM),
        .regwriteW(regwriteW),
        .writeregM(writeregM),
        .writeregW(writeregW),
        .mem_readM(mem_readM),

        .stallF(stallF), .stallD(stallD), .stallE(stallE), .stallM(stallM), .stallW(stallW),
        .flushF(flushF), .flushD(flushD), .flushE(flushE), .flushM(flushM), .flushW(flushW),
        .forward_1E(forward_1E), .forward_2E(forward_2E)
    );
	
endmodule
