{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460742027227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460742027227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 14:40:27 2016 " "Processing started: Fri Apr 15 14:40:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460742027227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460742027227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460742027228 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1460742027796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upCount " "Found entity 1: upCount" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.v" "" { Text "C:/Users/Aluno/Desktop/Def/topLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bits " "Found entity 1: reg16bits" {  } { { "reg16bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg9bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg9bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg9bits " "Found entity 1: reg9bits" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux10x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10x1 " "Found entity 1: mux10x1" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Aluno/Desktop/Def/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3x8 " "Found entity 1: dec3x8" {  } { { "dec3x8.v" "" { Text "C:/Users/Aluno/Desktop/Def/dec3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Aluno/Desktop/Def/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 1 1 " "Found 1 design units, including 1 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryrom.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryROM " "Found entity 1: memoryROM" {  } { { "memoryROM.v" "" { Text "C:/Users/Aluno/Desktop/Def/memoryROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742027953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742027953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "board " "Elaborating entity \"board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460742028007 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..6\] board.v(5) " "Output port \"LEDR\[16..6\]\" at board.v(5) has no driver" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460742028009 "|board"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] board.v(5) " "Output port \"LEDR\[3\]\" at board.v(5) has no driver" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460742028009 "|board"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] board.v(6) " "Output port \"LEDG\[7..1\]\" at board.v(6) has no driver" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460742028009 "|board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:d0 " "Elaborating entity \"display\" for hierarchy \"display:d0\"" {  } { { "board.v" "d0" { Text "C:/Users/Aluno/Desktop/Def/board.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topLevel topLevel:placa " "Elaborating entity \"topLevel\" for hierarchy \"topLevel:placa\"" {  } { { "board.v" "placa" { Text "C:/Users/Aluno/Desktop/Def/board.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter topLevel:placa\|counter:contador " "Elaborating entity \"counter\" for hierarchy \"topLevel:placa\|counter:contador\"" {  } { { "topLevel.v" "contador" { Text "C:/Users/Aluno/Desktop/Def/topLevel.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryROM topLevel:placa\|memoryROM:rom0 " "Elaborating entity \"memoryROM\" for hierarchy \"topLevel:placa\|memoryROM:rom0\"" {  } { { "topLevel.v" "rom0" { Text "C:/Users/Aluno/Desktop/Def/topLevel.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram topLevel:placa\|memoryROM:rom0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"topLevel:placa\|memoryROM:rom0\|altsyncram:altsyncram_component\"" {  } { { "memoryROM.v" "altsyncram_component" { Text "C:/Users/Aluno/Desktop/Def/memoryROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "topLevel:placa\|memoryROM:rom0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"topLevel:placa\|memoryROM:rom0\|altsyncram:altsyncram_component\"" {  } { { "memoryROM.v" "" { Text "C:/Users/Aluno/Desktop/Def/memoryROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "topLevel:placa\|memoryROM:rom0\|altsyncram:altsyncram_component " "Instantiated megafunction \"topLevel:placa\|memoryROM:rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file romMIF.mif " "Parameter \"init_file\" = \"romMIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028070 ""}  } { { "memoryROM.v" "" { Text "C:/Users/Aluno/Desktop/Def/memoryROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460742028070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1m91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1m91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1m91 " "Found entity 1: altsyncram_1m91" {  } { { "db/altsyncram_1m91.tdf" "" { Text "C:/Users/Aluno/Desktop/Def/db/altsyncram_1m91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460742028148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460742028148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1m91 topLevel:placa\|memoryROM:rom0\|altsyncram:altsyncram_component\|altsyncram_1m91:auto_generated " "Elaborating entity \"altsyncram_1m91\" for hierarchy \"topLevel:placa\|memoryROM:rom0\|altsyncram:altsyncram_component\|altsyncram_1m91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor topLevel:placa\|processor:proc " "Elaborating entity \"processor\" for hierarchy \"topLevel:placa\|processor:proc\"" {  } { { "topLevel.v" "proc" { Text "C:/Users/Aluno/Desktop/Def/topLevel.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028183 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "run processor.v(45) " "Verilog HDL Always Construct warning at processor.v(45): variable \"run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460742028186 "|board|topLevel:placa|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(98) " "Verilog HDL Case Statement warning at processor.v(98): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 98 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1460742028186 "|board|topLevel:placa|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(140) " "Verilog HDL Case Statement warning at processor.v(140): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1460742028186 "|board|topLevel:placa|processor:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upCount topLevel:placa\|processor:proc\|upCount:contador " "Elaborating entity \"upCount\" for hierarchy \"topLevel:placa\|processor:proc\|upCount:contador\"" {  } { { "processor.v" "contador" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3x8 topLevel:placa\|processor:proc\|dec3x8:dec0 " "Elaborating entity \"dec3x8\" for hierarchy \"topLevel:placa\|processor:proc\|dec3x8:dec0\"" {  } { { "processor.v" "dec0" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits topLevel:placa\|processor:proc\|reg16bits:reg0 " "Elaborating entity \"reg16bits\" for hierarchy \"topLevel:placa\|processor:proc\|reg16bits:reg0\"" {  } { { "processor.v" "reg0" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg9bits topLevel:placa\|processor:proc\|reg9bits:regIR " "Elaborating entity \"reg9bits\" for hierarchy \"topLevel:placa\|processor:proc\|reg9bits:regIR\"" {  } { { "processor.v" "regIR" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula topLevel:placa\|processor:proc\|ula:ula0 " "Elaborating entity \"ula\" for hierarchy \"topLevel:placa\|processor:proc\|ula:ula0\"" {  } { { "processor.v" "ula0" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow ula.v(5) " "Verilog HDL or VHDL warning at ula.v(5): object \"overflow\" assigned a value but never read" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460742028212 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(9) " "Verilog HDL Case Statement warning at ula.v(9): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1460742028212 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ula.v(7) " "Verilog HDL Always Construct warning at ula.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1460742028212 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ula.v(7) " "Inferred latch for \"out\[0\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028212 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ula.v(7) " "Inferred latch for \"out\[1\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028212 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ula.v(7) " "Inferred latch for \"out\[2\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028212 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ula.v(7) " "Inferred latch for \"out\[3\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028212 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ula.v(7) " "Inferred latch for \"out\[4\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028212 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ula.v(7) " "Inferred latch for \"out\[5\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ula.v(7) " "Inferred latch for \"out\[6\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ula.v(7) " "Inferred latch for \"out\[7\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ula.v(7) " "Inferred latch for \"out\[8\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ula.v(7) " "Inferred latch for \"out\[9\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ula.v(7) " "Inferred latch for \"out\[10\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ula.v(7) " "Inferred latch for \"out\[11\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ula.v(7) " "Inferred latch for \"out\[12\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ula.v(7) " "Inferred latch for \"out\[13\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ula.v(7) " "Inferred latch for \"out\[14\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ula.v(7) " "Inferred latch for \"out\[15\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028213 "|board|topLevel:placa|processor:proc|ula:ula0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10x1 topLevel:placa\|processor:proc\|mux10x1:mux " "Elaborating entity \"mux10x1\" for hierarchy \"topLevel:placa\|processor:proc\|mux10x1:mux\"" {  } { { "processor.v" "mux" { Text "C:/Users/Aluno/Desktop/Def/processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460742028215 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux10x1.v(8) " "Verilog HDL Case Statement warning at mux10x1.v(8): incomplete case statement has no default case item" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux10x1.v(8) " "Verilog HDL Case Statement information at mux10x1.v(8): all case item expressions in this case statement are onehot" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux10x1.v(6) " "Verilog HDL Always Construct warning at mux10x1.v(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux10x1.v(6) " "Inferred latch for \"out\[0\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux10x1.v(6) " "Inferred latch for \"out\[1\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux10x1.v(6) " "Inferred latch for \"out\[2\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux10x1.v(6) " "Inferred latch for \"out\[3\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux10x1.v(6) " "Inferred latch for \"out\[4\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux10x1.v(6) " "Inferred latch for \"out\[5\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux10x1.v(6) " "Inferred latch for \"out\[6\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux10x1.v(6) " "Inferred latch for \"out\[7\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux10x1.v(6) " "Inferred latch for \"out\[8\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux10x1.v(6) " "Inferred latch for \"out\[9\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux10x1.v(6) " "Inferred latch for \"out\[10\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux10x1.v(6) " "Inferred latch for \"out\[11\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux10x1.v(6) " "Inferred latch for \"out\[12\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux10x1.v(6) " "Inferred latch for \"out\[13\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux10x1.v(6) " "Inferred latch for \"out\[14\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux10x1.v(6) " "Inferred latch for \"out\[15\]\" at mux10x1.v(6)" {  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460742028216 "|board|topLevel:placa|processor:proc|mux10x1:mux"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1460742029124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[12\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029150 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[13\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029151 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[14\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029151 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[15\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029151 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[8\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029151 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[9\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029151 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[10\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029152 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[11\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029152 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[4\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029152 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[5\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029152 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[6\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029152 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[7\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029152 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[0\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029153 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[1\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029153 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[2\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029153 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|mux10x1:mux\|out\[3\] " "Latch topLevel:placa\|processor:proc\|mux10x1:mux\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|reg9bits:regIR\|out\[6\]" {  } { { "reg9bits.v" "" { Text "C:/Users/Aluno/Desktop/Def/reg9bits.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029153 ""}  } { { "mux10x1.v" "" { Text "C:/Users/Aluno/Desktop/Def/mux10x1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[12\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029153 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[13\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029154 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[14\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029154 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[15\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029154 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[8\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029154 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[9\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029154 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[10\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029154 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[11\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029154 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[4\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029155 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[5\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029155 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[6\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029155 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[7\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029155 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[0\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029155 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[1\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029155 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[2\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029156 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "topLevel:placa\|processor:proc\|ula:ula0\|out\[3\] " "Latch topLevel:placa\|processor:proc\|ula:ula0\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA topLevel:placa\|processor:proc\|upCount:contador\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal topLevel:placa\|processor:proc\|upCount:contador\|out\[0\]" {  } { { "upCount.v" "" { Text "C:/Users/Aluno/Desktop/Def/upCount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460742029156 ""}  } { { "ula.v" "" { Text "C:/Users/Aluno/Desktop/Def/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460742029156 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460742029431 "|board|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460742029431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460742030173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030173 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "board.v" "" { Text "C:/Users/Aluno/Desktop/Def/board.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460742030283 "|board|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1460742030283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "755 " "Implemented 755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460742030283 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460742030283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "649 " "Implemented 649 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460742030283 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1460742030283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460742030283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460742030351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 14:40:30 2016 " "Processing ended: Fri Apr 15 14:40:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460742030351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460742030351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460742030351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460742030351 ""}
