v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 49600 43700 1 0 0 spice-model-1.sym
{
T 49700 44400 5 10 0 1 0 0 1
device=model
T 49700 44300 5 10 1 1 0 0 1
refdes=A1
T 50900 44000 5 10 1 1 0 0 1
model-name=TLC555
T 50100 43800 5 10 1 1 0 0 1
file=tlc555.mod
}
C 50300 45100 1 0 0 gnd-1.sym
C 45400 43800 1 0 0 lm555-1.sym
{
T 47700 46200 5 10 0 0 0 0 1
device=LM555
T 47200 43800 5 10 1 1 0 0 1
refdes=U1
T 45700 43600 5 10 0 1 0 0 1
model-name=TLC555
}
C 50200 46400 1 270 0 voltage-3.sym
{
T 50900 46200 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 50700 46100 5 10 1 1 0 0 1
refdes=V1
T 50700 45800 5 10 1 1 0 0 1
value=3
}
N 50400 46400 50400 46500 4
N 47000 46700 47000 46600 4
N 46200 46600 46200 46800 4
C 44700 43800 1 0 0 gnd-1.sym
N 44500 44200 45400 44200 4
N 44800 44200 44800 44100 4
C 44600 45400 1 90 0 resistor-2.sym
{
T 44250 45800 5 10 0 0 90 0 1
device=RESISTOR
T 44700 46000 5 10 1 1 0 0 1
refdes=Rs1
T 44700 45800 5 10 1 1 0 0 1
value=1k
}
N 44500 46300 44500 46700 4
N 44500 45200 44500 45400 4
N 44500 45300 45400 45300 4
{
T 44500 45300 5 10 0 1 0 0 1
netname=S
}
C 44600 44300 1 90 0 resistor-2.sym
{
T 44250 44700 5 10 0 0 90 0 1
device=RESISTOR
T 44700 44700 5 10 1 1 0 0 1
refdes=Rs2
T 44900 44600 5 10 1 1 180 0 1
value=1g
}
N 44500 44300 44500 44200 4
C 48800 46600 1 270 0 resistor-2.sym
{
T 49150 46200 5 10 0 0 270 0 1
device=RESISTOR
T 49400 46400 5 10 1 1 180 0 1
refdes=Rr1
T 49300 46100 5 10 1 1 180 0 1
value=1k
}
C 49000 44600 1 90 0 resistor-2.sym
{
T 48650 45000 5 10 0 0 90 0 1
device=RESISTOR
T 49100 45100 5 10 1 1 0 0 1
refdes=Rr2
T 49100 44800 5 10 1 1 0 0 1
value=1g
}
N 48900 46700 48900 46600 4
N 48900 45700 48900 45500 4
C 48800 43800 1 0 0 gnd-1.sym
N 48900 44600 48900 44100 4
C 47900 44400 1 0 0 resistor-2.sym
{
T 48300 44750 5 10 0 0 0 0 1
device=RESISTOR
T 48100 44700 5 10 1 1 0 0 1
refdes=R
T 48400 44700 5 10 1 1 0 0 1
value=1k
}
N 50400 45400 50400 45500 4
N 48900 45600 48000 45600 4
{
T 48000 45700 5 10 0 1 0 0 1
netname=R
}
N 48000 45600 48000 45300 4
N 48000 45300 47700 45300 4
N 47800 43800 47800 44500 4
{
T 47900 43900 5 10 0 1 0 0 1
netname=Q
}
N 47900 44500 47800 44500 4
N 47800 44200 47700 44200 4
T 45000 45400 2 15 1 0 0 0 1
sÌ…
T 48000 45700 2 12 1 0 0 0 1
R
T 48000 44000 2 12 1 0 0 4 1
Q
C 46000 46800 1 0 0 vcc-1.sym
C 50200 46500 1 0 0 vcc-1.sym
N 46200 46700 48900 46700 4
N 46200 46700 44500 46700 4
N 48800 44500 48900 44500 4
