

================================================================
== Vivado HLS Report for 'axis_to_aximm'
================================================================
* Date:           Mon Feb 21 15:14:49 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axis-to-aximm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                               |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1                            |        ?|        ?|         1|          -|          -|     ?|    no    |
        | + memcpy.mem_ddr.V.mem_locale.V.addr  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%vsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsize_in)"   --->   Operation 13 'read' 'vsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hsize_in)"   --->   Operation 14 'read' 'hsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mem_ddr_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mem_ddr_V)"   --->   Operation 15 'read' 'mem_ddr_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_cast = sext i32 %mem_ddr_V_read to i33"   --->   Operation 16 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !37"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s_axis_video_V_data_V), !map !41"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_keep_V), !map !45"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_strb_V), !map !49"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_user_V), !map !53"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_last_V), !map !57"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_id_V), !map !61"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_dest_V), !map !65"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hsize_in), !map !69"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsize_in), !map !75"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @axis_to_aximm_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%mem_locale_V = alloca [640 x i8], align 1" [axis-to-aximm/axis_to_aximm.cpp:11]   --->   Operation 28 'alloca' 'mem_locale_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_axis_video_V_data_V, i1* %s_axis_video_V_keep_V, i1* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [axis-to-aximm/axis_to_aximm.cpp:9]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [7 x i8]* @p_str4, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [axis-to-aximm/axis_to_aximm.cpp:10]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [axis-to-aximm/axis_to_aximm.cpp:15]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 32 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %add_ln15, %hls_label_0_end ]" [axis-to-aximm/axis_to_aximm.cpp:15]   --->   Operation 33 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%add_ln15 = add i32 %phi_mul, %hsize_in_read" [axis-to-aximm/axis_to_aximm.cpp:15]   --->   Operation 34 'add' 'add_ln15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %i_0 to i32" [axis-to-aximm/axis_to_aximm.cpp:15]   --->   Operation 35 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp slt i32 %zext_ln15, %vsize_in_read" [axis-to-aximm/axis_to_aximm.cpp:15]   --->   Operation 36 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.52ns)   --->   "%i = add i31 %i_0, 1" [axis-to-aximm/axis_to_aximm.cpp:15]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %hls_label_0_begin, label %5" [axis-to-aximm/axis_to_aximm.cpp:15]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [axis-to-aximm/axis_to_aximm.cpp:16]   --->   Operation 39 'specregionbegin' 'tmp' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [axis-to-aximm/axis_to_aximm.cpp:17]   --->   Operation 40 'specpipeline' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %2" [axis-to-aximm/axis_to_aximm.cpp:18]   --->   Operation 41 'br' <Predicate = (icmp_ln15)> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [axis-to-aximm/axis_to_aximm.cpp:36]   --->   Operation 42 'ret' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %hls_label_0_begin ], [ %j, %3 ]"   --->   Operation 43 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i31 %j_0 to i32" [axis-to-aximm/axis_to_aximm.cpp:18]   --->   Operation 44 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp slt i32 %zext_ln18, %hsize_in_read" [axis-to-aximm/axis_to_aximm.cpp:18]   --->   Operation 45 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.52ns)   --->   "%j = add i31 %j_0, 1" [axis-to-aximm/axis_to_aximm.cpp:18]   --->   Operation 46 'add' 'j' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %3, label %4" [axis-to-aximm/axis_to_aximm.cpp:18]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %s_axis_video_V_data_V, i1* %s_axis_video_V_keep_V, i1* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V)" [axis-to-aximm/axis_to_aximm.cpp:20]   --->   Operation 48 'read' 'empty' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0" [axis-to-aximm/axis_to_aximm.cpp:20]   --->   Operation 49 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i31 %j_0 to i64" [axis-to-aximm/axis_to_aximm.cpp:22]   --->   Operation 50 'zext' 'zext_ln22' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%mem_locale_V_addr = getelementptr [640 x i8]* %mem_locale_V, i64 0, i64 %zext_ln22" [axis-to-aximm/axis_to_aximm.cpp:22]   --->   Operation 51 'getelementptr' 'mem_locale_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V, i8* %mem_locale_V_addr, align 1" [axis-to-aximm/axis_to_aximm.cpp:22]   --->   Operation 52 'store' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %2" [axis-to-aximm/axis_to_aximm.cpp:18]   --->   Operation 53 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %phi_mul to i33" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 54 'sext' 'sext_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%add_ln29_1 = add i33 %sext_ln29, %p_cast" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 55 'add' 'add_ln29_1' <Predicate = (!icmp_ln18)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i33 %add_ln29_1 to i64" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 56 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8* %gmem, i64 %sext_ln29_2" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 57 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 58 [1/1] (8.75ns)   --->   "%gmem_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr, i32 %hsize_in_read)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 58 'writereq' 'gmem_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i32 [ 0, %4 ], [ %add_ln29, %burstwrite.region ]" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 60 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln29 = icmp eq i32 %phi_ln29, %hsize_in_read" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 61 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %phi_ln29, 1" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 62 'add' 'add_ln29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %hls_label_0_end, label %burstwrite.region" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i32 %phi_ln29 to i64" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 64 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%mem_locale_V_addr_1 = getelementptr [640 x i8]* %mem_locale_V, i64 0, i64 %sext_ln29_1" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 65 'getelementptr' 'mem_locale_V_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (3.25ns)   --->   "%mem_locale_V_load = load i8* %mem_locale_V_addr_1, align 1" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 66 'load' 'mem_locale_V_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%mem_locale_V_load = load i8* %mem_locale_V_addr_1, align 1" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 67 'load' 'mem_locale_V_load' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 68 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 69 'specpipeline' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopName([35 x i8]* @memcpy_OC_mem_ddr_OC)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 70 'specloopname' 'empty_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr, i8 %mem_locale_V_load, i1 true)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 71 'write' <Predicate = (!icmp_ln29)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 72 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 73 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 8.75>
ST_8 : Operation 74 [5/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 74 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 8.75>
ST_9 : Operation 75 [4/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 75 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 8.75>
ST_10 : Operation 76 [3/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 76 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 8.75>
ST_11 : Operation 77 [2/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 77 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 78 [1/5] (8.75ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [axis-to-aximm/axis_to_aximm.cpp:29]   --->   Operation 78 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [axis-to-aximm/axis_to_aximm.cpp:32]   --->   Operation 79 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "br label %1" [axis-to-aximm/axis_to_aximm.cpp:15]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mem_ddr_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
vsize_in_read       (read           ) [ 0011111111111]
hsize_in_read       (read           ) [ 0011111111111]
mem_ddr_V_read      (read           ) [ 0000000000000]
p_cast              (sext           ) [ 0011111111111]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000000000]
spectopmodule_ln0   (spectopmodule  ) [ 0000000000000]
mem_locale_V        (alloca         ) [ 0011111111111]
specinterface_ln9   (specinterface  ) [ 0000000000000]
specinterface_ln10  (specinterface  ) [ 0000000000000]
br_ln15             (br             ) [ 0111111111111]
i_0                 (phi            ) [ 0010000000000]
phi_mul             (phi            ) [ 0011000000000]
add_ln15            (add            ) [ 0111111111111]
zext_ln15           (zext           ) [ 0000000000000]
icmp_ln15           (icmp           ) [ 0011111111111]
i                   (add            ) [ 0111111111111]
br_ln15             (br             ) [ 0000000000000]
tmp                 (specregionbegin) [ 0001111111111]
specpipeline_ln17   (specpipeline   ) [ 0000000000000]
br_ln18             (br             ) [ 0011111111111]
ret_ln36            (ret            ) [ 0000000000000]
j_0                 (phi            ) [ 0001000000000]
zext_ln18           (zext           ) [ 0000000000000]
icmp_ln18           (icmp           ) [ 0011111111111]
j                   (add            ) [ 0011111111111]
br_ln18             (br             ) [ 0000000000000]
empty               (read           ) [ 0000000000000]
tmp_data_V          (extractvalue   ) [ 0000000000000]
zext_ln22           (zext           ) [ 0000000000000]
mem_locale_V_addr   (getelementptr  ) [ 0000000000000]
store_ln22          (store          ) [ 0000000000000]
br_ln18             (br             ) [ 0011111111111]
sext_ln29           (sext           ) [ 0000000000000]
add_ln29_1          (add            ) [ 0000000000000]
sext_ln29_2         (sext           ) [ 0000000000000]
gmem_addr           (getelementptr  ) [ 0000111111111]
gmem_addr_wr_req    (writereq       ) [ 0000000000000]
br_ln29             (br             ) [ 0011111111111]
phi_ln29            (phi            ) [ 0000010000000]
icmp_ln29           (icmp           ) [ 0011111111111]
add_ln29            (add            ) [ 0011111111111]
br_ln29             (br             ) [ 0000000000000]
sext_ln29_1         (sext           ) [ 0000000000000]
mem_locale_V_addr_1 (getelementptr  ) [ 0000011000000]
mem_locale_V_load   (load           ) [ 0000010100000]
burstwrite_rbegin   (specregionbegin) [ 0000000000000]
specpipeline_ln29   (specpipeline   ) [ 0000000000000]
empty_3             (specloopname   ) [ 0000000000000]
write_ln29          (write          ) [ 0000000000000]
burstwrite_rend     (specregionend  ) [ 0000000000000]
br_ln29             (br             ) [ 0011111111111]
gmem_addr_wr_resp   (writeresp      ) [ 0000000000000]
empty_4             (specregionend  ) [ 0000000000000]
br_ln15             (br             ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mem_ddr_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_ddr_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hsize_in">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hsize_in"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vsize_in">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsize_in"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_to_aximm_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_mem_ddr_OC"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="mem_locale_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_locale_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="vsize_in_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsize_in_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="hsize_in_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hsize_in_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mem_ddr_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_ddr_V_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="0" index="3" bw="1" slack="0"/>
<pin id="111" dir="0" index="4" bw="1" slack="0"/>
<pin id="112" dir="0" index="5" bw="1" slack="0"/>
<pin id="113" dir="0" index="6" bw="1" slack="0"/>
<pin id="114" dir="0" index="7" bw="1" slack="0"/>
<pin id="115" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_writeresp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="1"/>
<pin id="127" dir="0" index="2" bw="32" slack="3"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_wr_req/4 gmem_addr_wr_resp/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln29_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="4"/>
<pin id="133" dir="0" index="2" bw="8" slack="1"/>
<pin id="134" dir="0" index="3" bw="1" slack="0"/>
<pin id="135" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="mem_locale_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="31" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_locale_V_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln22/3 mem_locale_V_load/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="mem_locale_V_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_locale_V_addr_1/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="1"/>
<pin id="160" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="31" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="phi_mul_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="phi_mul_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="j_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="1"/>
<pin id="183" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="31" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="phi_ln29_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="phi_ln29_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln15_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln15_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln15_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln18_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln18_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_data_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln22_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="31" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln29_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln29_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2"/>
<pin id="259" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln29_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="33" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_2/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="gmem_addr_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="33" slack="0"/>
<pin id="268" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln29_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="4"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln29_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln29_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/5 "/>
</bind>
</comp>

<comp id="287" class="1005" name="vsize_in_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vsize_in_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="hsize_in_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hsize_in_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_cast_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="33" slack="2"/>
<pin id="302" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="305" class="1005" name="add_ln15_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="321" class="1005" name="j_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="326" class="1005" name="gmem_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln29_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="336" class="1005" name="add_ln29_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="341" class="1005" name="mem_locale_V_addr_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="1"/>
<pin id="343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_locale_V_addr_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="mem_locale_V_load_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_locale_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="106" pin=6"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="106" pin=7"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="78" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="138"><net_src comp="82" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="144"><net_src comp="64" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="100" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="173" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="162" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="162" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="185" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="185" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="106" pin="8"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="250"><net_src comp="185" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="255"><net_src comp="169" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="196" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="196" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="196" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="290"><net_src comp="88" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="295"><net_src comp="94" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="303"><net_src comp="203" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="308"><net_src comp="207" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="316"><net_src comp="221" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="324"><net_src comp="236" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="329"><net_src comp="265" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="335"><net_src comp="271" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="276" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="344"><net_src comp="151" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="349"><net_src comp="145" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 7 8 9 10 11 12 }
 - Input state : 
	Port: axis_to_aximm : s_axis_video_V_data_V | {3 }
	Port: axis_to_aximm : s_axis_video_V_keep_V | {3 }
	Port: axis_to_aximm : s_axis_video_V_strb_V | {3 }
	Port: axis_to_aximm : s_axis_video_V_user_V | {3 }
	Port: axis_to_aximm : s_axis_video_V_last_V | {3 }
	Port: axis_to_aximm : s_axis_video_V_id_V | {3 }
	Port: axis_to_aximm : s_axis_video_V_dest_V | {3 }
	Port: axis_to_aximm : mem_ddr_V | {1 }
	Port: axis_to_aximm : hsize_in | {1 }
	Port: axis_to_aximm : vsize_in | {1 }
  - Chain level:
	State 1
	State 2
		add_ln15 : 1
		zext_ln15 : 1
		icmp_ln15 : 2
		i : 1
		br_ln15 : 3
	State 3
		zext_ln18 : 1
		icmp_ln18 : 2
		j : 1
		br_ln18 : 3
		zext_ln22 : 1
		mem_locale_V_addr : 2
		store_ln22 : 3
		add_ln29_1 : 1
		sext_ln29_2 : 2
		gmem_addr : 3
	State 4
	State 5
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		sext_ln29_1 : 1
		mem_locale_V_addr_1 : 2
		mem_locale_V_load : 3
	State 6
	State 7
		burstwrite_rend : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln15_fu_207      |    0    |    39   |
|          |          i_fu_221          |    0    |    38   |
|    add   |          j_fu_236          |    0    |    38   |
|          |      add_ln29_1_fu_256     |    0    |    39   |
|          |       add_ln29_fu_276      |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln15_fu_216      |    0    |    18   |
|   icmp   |      icmp_ln18_fu_231      |    0    |    18   |
|          |      icmp_ln29_fu_271      |    0    |    18   |
|----------|----------------------------|---------|---------|
|          |  vsize_in_read_read_fu_88  |    0    |    0    |
|   read   |  hsize_in_read_read_fu_94  |    0    |    0    |
|          | mem_ddr_V_read_read_fu_100 |    0    |    0    |
|          |      empty_read_fu_106     |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_124    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln29_write_fu_130  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        p_cast_fu_203       |    0    |    0    |
|   sext   |      sext_ln29_fu_252      |    0    |    0    |
|          |     sext_ln29_2_fu_261     |    0    |    0    |
|          |     sext_ln29_1_fu_282     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln15_fu_212      |    0    |    0    |
|   zext   |      zext_ln18_fu_227      |    0    |    0    |
|          |      zext_ln22_fu_247      |    0    |    0    |
|----------|----------------------------|---------|---------|
|extractvalue|      tmp_data_V_fu_242     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   247   |
|----------|----------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|mem_locale_V|    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln15_reg_305     |   32   |
|      add_ln29_reg_336     |   32   |
|     gmem_addr_reg_326     |    8   |
|   hsize_in_read_reg_292   |   32   |
|        i_0_reg_158        |   31   |
|         i_reg_313         |   31   |
|     icmp_ln29_reg_332     |    1   |
|        j_0_reg_181        |   31   |
|         j_reg_321         |   31   |
|mem_locale_V_addr_1_reg_341|   10   |
| mem_locale_V_load_reg_346 |    8   |
|       p_cast_reg_300      |   33   |
|      phi_ln29_reg_192     |   32   |
|      phi_mul_reg_169      |   32   |
|   vsize_in_read_reg_287   |   32   |
+---------------------------+--------+
|           Total           |   376  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_124 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_145  |  p0  |   3  |  10  |   30   ||    15   |
|    phi_mul_reg_169   |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   96   || 5.35275 ||    24   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   247  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   24   |    -   |
|  Register |    -   |    -   |   376  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   376  |   271  |    0   |
+-----------+--------+--------+--------+--------+--------+
