Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4.2 (lin64) Build 1494164 Fri Feb 26 04:18:54 MST 2016
| Date             : Sat May 23 13:43:48 2020
| Host             : giuseppezynq-OptiPlex-9010 running 64-bit Ubuntu 14.04.6 LTS
| Command          : 
| Design           : OpenSSD2
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.908 |
| Dynamic (W)              | 3.625 |
| Device Static (W)        | 0.283 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 78.1  |
| Junction Temperature (C) | 31.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.157 |       13 |       --- |             --- |
| Slice Logic              |     0.053 |    34846 |       --- |             --- |
|   LUT as Logic           |     0.044 |    11779 |    218600 |            5.39 |
|   Register               |     0.005 |    18144 |    437200 |            4.15 |
|   LUT as Distributed RAM |     0.002 |      508 |     70400 |            0.72 |
|   CARRY4                 |     0.002 |      339 |     54650 |            0.62 |
|   F7/F8 Muxes            |    <0.001 |      158 |    218600 |            0.07 |
|   LUT as Shift Register  |    <0.001 |      331 |     70400 |            0.47 |
|   Others                 |     0.000 |     1122 |       --- |             --- |
| Signals                  |     0.089 |    28922 |       --- |             --- |
| Block RAM                |     0.122 |       48 |       545 |            8.81 |
| MMCM                     |     0.108 |        1 |         8 |           12.50 |
| I/O                      |     0.000 |        1 |       362 |            0.28 |
| GTX                      |     1.268 |        4 |        16 |           25.00 |
| PS7                      |     1.769 |        1 |       --- |             --- |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.283 |          |           |                 |
| Total                    |     3.908 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.689 |       0.620 |      0.069 |
| Vccaux    |       1.800 |     0.114 |       0.059 |      0.055 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.006 |      0.004 |
| MGTAVcc   |       1.000 |     0.615 |       0.605 |      0.010 |
| MGTAVtt   |       1.200 |     0.442 |       0.432 |      0.010 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.939 |       0.918 |      0.020 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                 | Domain                                                                                                                             | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| PCIe_RefClock_100MHz                                                                                                                                  | pcie_ref_clk_p                                                                                                                     |            10.0 |
| clk_125mhz_mux_x0y0                                                                                                                                   | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK             |             4.0 |
| clk_125mhz_x0y0                                                                                                                                       | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz      |             8.0 |
| clk_250mhz_mux_x0y0                                                                                                                                   | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK             |             4.0 |
| clk_250mhz_x0y0                                                                                                                                       | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz      |             4.0 |
| clk_fpga_2                                                                                                                                            | PS/inst/FCLK_CLK_unbuffered[2]                                                                                                     |             5.0 |
| clk_fpga_3                                                                                                                                            | PS/inst/FCLK_CLK_unbuffered[3]                                                                                                     |             4.0 |
| mmcm_fb                                                                                                                                               | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb         |            10.0 |
| userclk1                                                                                                                                              | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1        |             4.0 |
| userclk2                                                                                                                                              | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2        |             8.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| OpenSSD2                                                                           |     3.625 |
|   GPIC1                                                                            |     0.009 |
|     s00_couplers                                                                   |     0.009 |
|       auto_pc                                                                      |     0.009 |
|         inst                                                                       |     0.009 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                                     |     0.009 |
|             RD.ar_channel_0                                                        |     0.001 |
|               ar_cmd_fsm_0                                                         |    <0.001 |
|               cmd_translator_0                                                     |    <0.001 |
|                 incr_cmd_0                                                         |    <0.001 |
|                 wrap_cmd_0                                                         |    <0.001 |
|             RD.r_channel_0                                                         |     0.002 |
|               rd_data_fifo_0                                                       |     0.001 |
|               transaction_fifo_0                                                   |    <0.001 |
|             SI_REG                                                                 |     0.003 |
|               ar_pipe                                                              |    <0.001 |
|               aw_pipe                                                              |    <0.001 |
|               b_pipe                                                               |    <0.001 |
|               r_pipe                                                               |    <0.001 |
|             WR.aw_channel_0                                                        |     0.002 |
|               aw_cmd_fsm_0                                                         |    <0.001 |
|               cmd_translator_0                                                     |     0.001 |
|                 incr_cmd_0                                                         |    <0.001 |
|                 wrap_cmd_0                                                         |    <0.001 |
|             WR.b_channel_0                                                         |    <0.001 |
|               bid_fifo_0                                                           |    <0.001 |
|               bresp_fifo_0                                                         |    <0.001 |
|   HPIC3                                                                            |     0.008 |
|     s00_couplers                                                                   |     0.008 |
|       auto_pc                                                                      |     0.008 |
|         inst                                                                       |     0.008 |
|           gen_axi4_axi3.axi3_conv_inst                                             |     0.008 |
|             USE_READ.USE_SPLIT_R.read_addr_inst                                    |     0.003 |
|               USE_R_CHANNEL.cmd_queue                                              |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   fifo_gen_inst                                                    |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_31_0_0                                     |    <0.001 |
|                           rstblk                                                   |    <0.001 |
|             USE_WRITE.USE_SPLIT_W.write_resp_inst                                  |    <0.001 |
|             USE_WRITE.write_addr_inst                                              |     0.004 |
|               USE_BURSTS.cmd_queue                                                 |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   fifo_gen_inst                                                    |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_31_0_4                                     |    <0.001 |
|                           rstblk                                                   |    <0.001 |
|               USE_B_CHANNEL.cmd_b_queue                                            |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   fifo_gen_inst                                                    |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_31_0_4                                     |    <0.001 |
|                           rstblk                                                   |    <0.001 |
|             USE_WRITE.write_data_inst                                              |    <0.001 |
|   NVMeHostController4L_0                                                           |     1.690 |
|     inst                                                                           |     1.690 |
|       pcie_7x_0_core_top_inst0                                                     |     1.532 |
|         inst                                                                       |     1.532 |
|           inst                                                                     |     1.532 |
|             gt_top_i                                                               |     1.417 |
|               gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               pipe_wrapper_i                                                       |     1.414 |
|                 pipe_clock_int.pipe_clock_i                                        |     0.110 |
|                 pipe_lane[0].gt_wrapper_i                                          |     0.318 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[0].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.002 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|                   qpll_drp_i                                                       |     0.001 |
|                   qpll_wrapper_i                                                   |    <0.001 |
|                 pipe_lane[0].pipe_rate.pipe_rate_i                                 |     0.003 |
|                 pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[0].pipe_user_i                                           |     0.001 |
|                 pipe_lane[1].gt_wrapper_i                                          |     0.318 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[1].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[1].pipe_eq.pipe_eq_i                                     |     0.002 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[1].pipe_rate.pipe_rate_i                                 |     0.003 |
|                 pipe_lane[1].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[1].pipe_user_i                                           |     0.001 |
|                 pipe_lane[2].gt_wrapper_i                                          |     0.318 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[2].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[2].pipe_eq.pipe_eq_i                                     |     0.002 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[2].pipe_rate.pipe_rate_i                                 |     0.003 |
|                 pipe_lane[2].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[2].pipe_user_i                                           |     0.001 |
|                 pipe_lane[3].gt_wrapper_i                                          |     0.317 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[3].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[3].pipe_eq.pipe_eq_i                                     |     0.002 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[3].pipe_rate.pipe_rate_i                                 |     0.003 |
|                 pipe_lane[3].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[3].pipe_user_i                                           |     0.001 |
|                 pipe_reset.pipe_reset_i                                            |     0.001 |
|                 qpll_reset.qpll_reset_i                                            |    <0.001 |
|             pcie_top_i                                                             |     0.115 |
|               axi_basic_top                                                        |     0.005 |
|                 rx_inst                                                            |     0.003 |
|                   rx_null_gen_inst                                                 |    <0.001 |
|                   rx_pipeline_inst                                                 |     0.002 |
|                 tx_inst                                                            |     0.002 |
|                   thrtl_ctl_enabled.tx_thrl_ctl_inst                               |    <0.001 |
|                   tx_pipeline_inst                                                 |     0.001 |
|               pcie_7x_i                                                            |     0.106 |
|                 pcie_bram_top                                                      |     0.043 |
|                   pcie_brams_rx                                                    |     0.022 |
|                     brams[0].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[1].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[2].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[3].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                   pcie_brams_tx                                                    |     0.022 |
|                     brams[0].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[1].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[2].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[3].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|               pcie_pipe_pipeline_i                                                 |     0.004 |
|                 pipe_2_lane.pipe_lane_1_i                                          |     0.001 |
|                 pipe_4_lane.pipe_lane_2_i                                          |    <0.001 |
|                 pipe_4_lane.pipe_lane_3_i                                          |    <0.001 |
|                 pipe_lane_0_i                                                      |     0.001 |
|                 pipe_misc_i                                                        |    <0.001 |
|       user_top_inst0                                                               |     0.158 |
|         nvme_pcie_inst0                                                            |     0.115 |
|           dma_if_inst0                                                             |     0.053 |
|             dma_cmd_inst0                                                          |     0.028 |
|               dma_cmd_fifo_inst0                                                   |     0.007 |
|                 ramb36sdp_0                                                        |     0.005 |
|               dma_cmd_gen_inst0                                                    |     0.003 |
|               dma_done_fifo_inst0                                                  |     0.003 |
|                 ramb18sdp_0                                                        |     0.002 |
|               dma_done_inst0                                                       |     0.001 |
|               pcie_dma_cmd_fifo_inst0                                              |     0.003 |
|                 ramb18sdp_0                                                        |     0.003 |
|               pcie_dma_cmd_gen_inst0                                               |     0.001 |
|               pcie_prp_rx_fifo_inst0                                               |     0.009 |
|                 ramb36sdp_0                                                        |     0.004 |
|                 ramb36sdp_1                                                        |     0.004 |
|               pcie_prp_rx_tag_inst0                                                |     0.002 |
|             pcie_rx_dma_inst0                                                      |     0.016 |
|               pcie_rx_cmd_fifo_inst0                                               |     0.003 |
|                 ramb18sdp_0                                                        |     0.003 |
|               pcie_rx_fifo_inst0                                                   |     0.008 |
|                 ramb36sdp_0                                                        |     0.008 |
|                 ramb36sdp_1                                                        |    <0.001 |
|               pcie_rx_req_inst0                                                    |     0.001 |
|               pcie_rx_tag_inst0                                                    |     0.003 |
|             pcie_tx_dma_inst0                                                      |     0.008 |
|               pcie_tx_cmd_fifo_inst0                                               |     0.003 |
|                 ramb18sdp_0                                                        |     0.003 |
|               pcie_tx_fifo_inst0                                                   |     0.004 |
|                 ramb36sdp_0                                                        |     0.002 |
|                 ramb36sdp_1                                                        |    <0.001 |
|               pcie_tx_req_inst0                                                    |     0.001 |
|           nvme_irq_inst0                                                           |     0.004 |
|             nvme_irq_handler_inst0                                                 |     0.003 |
|               nvme_cq_check_inst0                                                  |    <0.001 |
|               nvme_cq_check_inst1                                                  |    <0.001 |
|               nvme_cq_check_inst2                                                  |    <0.001 |
|               nvme_cq_check_inst3                                                  |    <0.001 |
|               nvme_cq_check_inst4                                                  |    <0.001 |
|               nvme_cq_check_inst5                                                  |    <0.001 |
|               nvme_cq_check_inst6                                                  |    <0.001 |
|               nvme_cq_check_inst7                                                  |    <0.001 |
|               nvme_cq_check_inst8                                                  |    <0.001 |
|             pcie_irq_gen_inst0                                                     |    <0.001 |
|           pcie_cntl_slave_inst0                                                    |     0.012 |
|             pcie_cntl_reg_inst0                                                    |     0.003 |
|             pcie_cntl_rx_fifo_inst0                                                |     0.009 |
|               ramb36sdp_0                                                          |     0.004 |
|               ramb36sdp_1                                                          |     0.004 |
|           pcie_hcmd_inst0                                                          |     0.038 |
|             pcie_hcmd_cq_inst0                                                     |     0.007 |
|               pcie_hcmd_cq_fifo_inst0                                              |     0.005 |
|                 ramb18sdp_0                                                        |     0.003 |
|               pcie_hcmd_cq_req_inst0                                               |     0.002 |
|             pcie_hcmd_nlb_inst0                                                    |    <0.001 |
|               ramb18sdp_0                                                          |    <0.001 |
|             pcie_hcmd_slot_mgt_inst0                                               |     0.006 |
|             pcie_hcmd_sq_inst0                                                     |     0.019 |
|               pcie_hcmd_sq_arb_inst0                                               |     0.001 |
|               pcie_hcmd_sq_fifo_inst0                                              |    <0.001 |
|                 ramb18sdp_0                                                        |    <0.001 |
|               pcie_hcmd_sq_recv_inst0                                              |     0.005 |
|               pcie_hcmd_sq_req_inst0                                               |    <0.001 |
|               pcie_sq_cmd_fifo_inst0                                               |     0.002 |
|                 ramb18sdp_0                                                        |     0.001 |
|               pcie_sq_rx_fifo_inst0                                                |     0.010 |
|                 ramb36sdp_0                                                        |     0.005 |
|                 ramb36sdp_1                                                        |     0.004 |
|               pcie_sq_rx_tag_inst0                                                 |     0.001 |
|             pcie_hcmd_table_cid_isnt0                                              |    <0.001 |
|               ramb18sdp_0                                                          |    <0.001 |
|             pcie_hcmd_table_inst0                                                  |    <0.001 |
|               ramb36sdp_0                                                          |    <0.001 |
|               ramb36sdp_1                                                          |    <0.001 |
|             pcie_hcmd_table_prp_isnt0                                              |     0.005 |
|               ramb36sdp_0                                                          |     0.005 |
|           pcie_tans_if_inst0                                                       |     0.009 |
|             pcie_fc_cntl_inst0                                                     |    <0.001 |
|             pcie_rx_inst0                                                          |     0.005 |
|               pcie_rx_cpld_sel_inst0                                               |     0.003 |
|               pcie_rx_recv_inst0                                                   |     0.002 |
|             pcie_tx_inst0                                                          |     0.004 |
|               pcie_tx_arb_inst0                                                    |    <0.001 |
|               pcie_tx_tran_inst0                                                   |     0.003 |
|         reg_cpu_pcie_sync_isnt0                                                    |     0.007 |
|         s_axi_top_inst0                                                            |     0.034 |
|           m_axi_dma_inst0                                                          |     0.021 |
|             dev_rx_cmd_fifo_inst0                                                  |     0.005 |
|               ramb18sdp_0                                                          |     0.005 |
|             dev_tx_cmd_fifo_inst0                                                  |     0.005 |
|               ramb18sdp_0                                                          |     0.004 |
|             m_axi_read_inst0                                                       |     0.005 |
|             m_axi_write_inst0                                                      |     0.006 |
|           s_axi_reg_inst0                                                          |     0.013 |
|         sys_rst_inst0                                                              |     0.001 |
|   PS                                                                               |     1.774 |
|     inst                                                                           |     1.774 |
|       xlnx_axi_wrshim_unwrap_inst_gp0                                              |     0.000 |
|       xlnx_axi_wrshim_unwrap_inst_gp1                                              |     0.000 |
|   axi_bram_ctrl_0                                                                  |     0.005 |
|     U0                                                                             |     0.005 |
|       gext_inst.abcv4_0_ext_inst                                                   |     0.005 |
|         GEN_AXI4.I_FULL_AXI                                                        |     0.005 |
|           GEN_ARB.I_SNG_PORT                                                       |    <0.001 |
|           I_RD_CHNL                                                                |     0.003 |
|             I_WRAP_BRST                                                            |    <0.001 |
|           I_WR_CHNL                                                                |     0.002 |
|             BID_FIFO                                                               |    <0.001 |
|             I_WRAP_BRST                                                            |    <0.001 |
|   axi_bram_ctrl_0_bram                                                             |     0.006 |
|     U0                                                                             |     0.006 |
|       inst_blk_mem_gen                                                             |     0.006 |
|         gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |     0.006 |
|           valid.cstr                                                               |     0.006 |
|             ramloop[0].ram.r                                                       |     0.003 |
|               prim_noinit.ram                                                      |     0.003 |
|             ramloop[1].ram.r                                                       |     0.003 |
|               prim_noinit.ram                                                      |     0.003 |
|   axi_dma_0                                                                        |     0.040 |
|     U0                                                                             |     0.040 |
|       INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                               |    <0.001 |
|         GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                    |    <0.001 |
|         GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                         |    <0.001 |
|         GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                       |    <0.001 |
|       INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                               |    <0.001 |
|         GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                    |    <0.001 |
|         GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                         |    <0.001 |
|         GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                       |    <0.001 |
|       I_AXI_DMA_REG_MODULE                                                         |     0.006 |
|         GEN_AXI_LITE_IF.AXI_LITE_IF_I                                              |     0.004 |
|         GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                     |    <0.001 |
|         GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                     |     0.001 |
|       I_PRMRY_DATAMOVER                                                            |     0.031 |
|         GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                          |     0.015 |
|           ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                         |     0.001 |
|           GEN_INCLUDE_MM2S_SF.I_RD_SF                                              |     0.009 |
|             I_DATA_FIFO                                                            |     0.009 |
|               BLK_MEM.I_SYNC_FIFOGEN_FIFO                                          |     0.009 |
|                 FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                  |     0.009 |
|                   inst_fifo_gen                                                    |     0.009 |
|                     gconvfifo.rf                                                   |     0.009 |
|                       grf.rf                                                       |     0.009 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           grss.gdc.dc                                              |    <0.001 |
|                             gsym_dc.dc                                             |    <0.001 |
|                           grss.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwss.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |     0.009 |
|                           gbm.gbmg.gbmgb.ngecc.bmg                                 |     0.009 |
|                             inst_blk_mem_gen                                       |     0.009 |
|                               gnativebmg.native_blk_mem_gen                        |     0.009 |
|                                 valid.cstr                                         |     0.009 |
|                                   ramloop[0].ram.r                                 |     0.009 |
|                                     prim_noinit.ram                                |     0.009 |
|             OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                          |    <0.001 |
|               USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|           I_ADDR_CNTL                                                              |    <0.001 |
|             GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                         |    <0.001 |
|               USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                   DYNSHREG_F_I                                                     |    <0.001 |
|           I_CMD_STATUS                                                             |    <0.001 |
|             GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                     |    <0.001 |
|             I_CMD_FIFO                                                             |    <0.001 |
|           I_MSTR_PCC                                                               |     0.002 |
|           I_RD_DATA_CNTL                                                           |    <0.001 |
|             GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                    |    <0.001 |
|               USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                   DYNSHREG_F_I                                                     |    <0.001 |
|           I_RD_STATUS_CNTLR                                                        |    <0.001 |
|           I_RESET                                                                  |    <0.001 |
|         GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                          |     0.016 |
|           ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                    |     0.001 |
|           GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                      |     0.003 |
|             ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                  |     0.001 |
|             I_DATA_FIFO                                                            |     0.001 |
|               BLK_MEM.I_SYNC_FIFOGEN_FIFO                                          |     0.001 |
|                 FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                  |     0.001 |
|                   inst_fifo_gen                                                    |     0.001 |
|                     gconvfifo.rf                                                   |     0.001 |
|                       grf.rf                                                       |     0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           grss.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwss.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gbm.gbmg.gbmgb.ngecc.bmg                                 |    <0.001 |
|                             inst_blk_mem_gen                                       |    <0.001 |
|                               gnativebmg.native_blk_mem_gen                        |    <0.001 |
|                                 valid.cstr                                         |    <0.001 |
|                                   ramloop[0].ram.r                                 |    <0.001 |
|                                     prim_noinit.ram                                |    <0.001 |
|             I_XD_FIFO                                                              |    <0.001 |
|               NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                      |    <0.001 |
|                 FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                  |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           grss.gdc.dc                                              |    <0.001 |
|                             gsym_dc.dc                                             |    <0.001 |
|                           grss.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwss.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm                                                   |    <0.001 |
|                             RAM_reg_0_7_0_5                                        |    <0.001 |
|                             RAM_reg_0_7_6_8                                        |    <0.001 |
|           GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                    |     0.003 |
|           GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                   |     0.003 |
|             GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                     |     0.003 |
|               I_MSSAI_SKID_BUF                                                     |     0.001 |
|               I_TSTRB_FIFO                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               SLICE_INSERTION                                                      |    <0.001 |
|             I_DRE_CNTL_FIFO                                                        |    <0.001 |
|               USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                   DYNSHREG_F_I                                                     |    <0.001 |
|           I_ADDR_CNTL                                                              |     0.001 |
|             GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                         |    <0.001 |
|               USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                   DYNSHREG_F_I                                                     |    <0.001 |
|           I_CMD_STATUS                                                             |    <0.001 |
|             GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                     |    <0.001 |
|             I_CMD_FIFO                                                             |    <0.001 |
|           I_RESET                                                                  |    <0.001 |
|           I_S2MM_MMAP_SKID_BUF                                                     |     0.001 |
|           I_WR_DATA_CNTL                                                           |     0.001 |
|             GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                    |    <0.001 |
|               USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                   DYNSHREG_F_I                                                     |    <0.001 |
|           I_WR_STATUS_CNTLR                                                        |    <0.001 |
|             GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                        |    <0.001 |
|               USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                   DYNSHREG_F_I                                                     |    <0.001 |
|             I_WRESP_STATUS_FIFO                                                    |    <0.001 |
|               USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                   DYNSHREG_F_I                                                     |    <0.001 |
|       I_RST_MODULE                                                                 |    <0.001 |
|         GEN_RESET_FOR_MM2S.RESET_I                                                 |    <0.001 |
|         GEN_RESET_FOR_S2MM.RESET_I                                                 |    <0.001 |
|         REG_HRD_RST                                                                |    <0.001 |
|         REG_HRD_RST_OUT                                                            |    <0.001 |
|   axi_mem_intercon                                                                 |     0.059 |
|     m00_couplers                                                                   |     0.016 |
|       auto_cc                                                                      |     0.016 |
|         inst                                                                       |     0.016 |
|           gen_clock_conv.gen_async_conv.asyncfifo_axi                              |     0.016 |
|             inst_fifo_gen                                                          |     0.016 |
|               gaxi_full_lite.gread_ch.grach2.axi_rach                              |     0.003 |
|                 grf.rf                                                             |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.001 |
|                     gdm.dm                                                         |     0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_60_65                                           |    <0.001 |
|                       RAM_reg_0_15_66_71                                           |    <0.001 |
|                       RAM_reg_0_15_72_72                                           |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gread_ch.grdch2.axi_rdch                              |     0.005 |
|                 grf.rf                                                             |     0.005 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |     0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.003 |
|                     gdm.dm                                                         |     0.002 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_42_46                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach                             |     0.003 |
|                 grf.rf                                                             |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.001 |
|                     gdm.dm                                                         |    <0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_60_65                                           |    <0.001 |
|                       RAM_reg_0_15_66_71                                           |    <0.001 |
|                       RAM_reg_0_15_72_72                                           |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                             |     0.003 |
|                 grf.rf                                                             |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.001 |
|                     gdm.dm                                                         |    <0.001 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_36                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                             |     0.002 |
|                 grf.rf                                                             |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gdm.dm                                                         |    <0.001 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_13                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|     m01_couplers                                                                   |     0.011 |
|       auto_pc                                                                      |     0.011 |
|         inst                                                                       |     0.011 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                                     |     0.011 |
|             RD.ar_channel_0                                                        |     0.002 |
|               ar_cmd_fsm_0                                                         |    <0.001 |
|               cmd_translator_0                                                     |     0.001 |
|                 incr_cmd_0                                                         |    <0.001 |
|                 wrap_cmd_0                                                         |    <0.001 |
|             RD.r_channel_0                                                         |     0.002 |
|               rd_data_fifo_0                                                       |    <0.001 |
|               transaction_fifo_0                                                   |    <0.001 |
|             SI_REG                                                                 |     0.004 |
|               ar_pipe                                                              |     0.001 |
|               aw_pipe                                                              |     0.001 |
|               b_pipe                                                               |    <0.001 |
|               r_pipe                                                               |    <0.001 |
|             WR.aw_channel_0                                                        |     0.002 |
|               aw_cmd_fsm_0                                                         |    <0.001 |
|               cmd_translator_0                                                     |     0.001 |
|                 incr_cmd_0                                                         |    <0.001 |
|                 wrap_cmd_0                                                         |    <0.001 |
|             WR.b_channel_0                                                         |    <0.001 |
|               bid_fifo_0                                                           |    <0.001 |
|               bresp_fifo_0                                                         |    <0.001 |
|     s00_couplers                                                                   |     0.019 |
|       auto_cc                                                                      |     0.019 |
|         inst                                                                       |     0.019 |
|           gen_clock_conv.gen_async_conv.asyncfifo_axi                              |     0.019 |
|             inst_fifo_gen                                                          |     0.019 |
|               gaxi_full_lite.gread_ch.grach2.axi_rach                              |     0.004 |
|                 grf.rf                                                             |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.002 |
|                     gdm.dm                                                         |     0.002 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_42_47                                           |    <0.001 |
|                       RAM_reg_0_15_48_53                                           |    <0.001 |
|                       RAM_reg_0_15_54_59                                           |    <0.001 |
|                       RAM_reg_0_15_60_65                                           |    <0.001 |
|                       RAM_reg_0_15_66_69                                           |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gread_ch.grdch2.axi_rdch                              |     0.005 |
|                 grf.rf                                                             |     0.005 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.002 |
|                     gdm.dm                                                         |     0.002 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_42_46                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach                             |     0.004 |
|                 grf.rf                                                             |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.002 |
|                     gdm.dm                                                         |     0.002 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_42_47                                           |    <0.001 |
|                       RAM_reg_0_15_48_53                                           |    <0.001 |
|                       RAM_reg_0_15_54_59                                           |    <0.001 |
|                       RAM_reg_0_15_60_65                                           |    <0.001 |
|                       RAM_reg_0_15_66_69                                           |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                             |     0.004 |
|                 grf.rf                                                             |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.002 |
|                     gdm.dm                                                         |     0.001 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                             |     0.003 |
|                 grf.rf                                                             |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gdm.dm                                                         |    <0.001 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_13                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|       auto_pc                                                                      |     0.000 |
|     xbar                                                                           |     0.012 |
|       inst                                                                         |     0.012 |
|         gen_samd.crossbar_samd                                                     |     0.012 |
|           addr_arbiter_ar                                                          |    <0.001 |
|           addr_arbiter_aw                                                          |    <0.001 |
|           gen_decerr_slave.decerr_slave_inst                                       |    <0.001 |
|           gen_master_slots[0].reg_slice_mi                                         |     0.002 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |     0.002 |
|           gen_master_slots[1].reg_slice_mi                                         |     0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |     0.001 |
|           gen_master_slots[2].reg_slice_mi                                         |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|           gen_slave_slots[0].gen_si_read.si_transactor_ar                          |     0.003 |
|             gen_multi_thread.arbiter_resp_inst                                     |     0.001 |
|           gen_slave_slots[0].gen_si_write.si_transactor_aw                         |     0.003 |
|             gen_multi_thread.arbiter_resp_inst                                     |     0.001 |
|           gen_slave_slots[0].gen_si_write.splitter_aw_si                           |    <0.001 |
|           gen_slave_slots[0].gen_si_write.wdata_router_w                           |    <0.001 |
|             wrouter_aw_fifo                                                        |    <0.001 |
|               gen_srls[0].gen_rep[0].srl_nx1                                       |    <0.001 |
|               gen_srls[0].gen_rep[1].srl_nx1                                       |    <0.001 |
|           splitter_aw_mi                                                           |    <0.001 |
|   axi_mem_intercon_1                                                               |     0.031 |
|     m00_couplers                                                                   |     0.021 |
|       auto_cc                                                                      |     0.016 |
|         inst                                                                       |     0.016 |
|           gen_clock_conv.gen_async_conv.asyncfifo_axi                              |     0.016 |
|             inst_fifo_gen                                                          |     0.016 |
|               gaxi_full_lite.gread_ch.grach2.axi_rach                              |     0.003 |
|                 grf.rf                                                             |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.002 |
|                     gdm.dm                                                         |     0.001 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_42_47                                           |    <0.001 |
|                       RAM_reg_0_15_48_53                                           |    <0.001 |
|                       RAM_reg_0_15_54_59                                           |    <0.001 |
|                       RAM_reg_0_15_60_61                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gread_ch.grdch2.axi_rdch                              |     0.004 |
|                 grf.rf                                                             |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.003 |
|                     gdm.dm                                                         |     0.002 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_42_47                                           |    <0.001 |
|                       RAM_reg_0_15_48_53                                           |    <0.001 |
|                       RAM_reg_0_15_54_59                                           |    <0.001 |
|                       RAM_reg_0_15_60_65                                           |    <0.001 |
|                       RAM_reg_0_15_66_67                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach                             |     0.003 |
|                 grf.rf                                                             |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.002 |
|                     gdm.dm                                                         |     0.001 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_42_47                                           |    <0.001 |
|                       RAM_reg_0_15_48_53                                           |    <0.001 |
|                       RAM_reg_0_15_54_59                                           |    <0.001 |
|                       RAM_reg_0_15_60_61                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                             |     0.004 |
|                 grf.rf                                                             |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |     0.002 |
|                     gdm.dm                                                         |     0.001 |
|                       RAM_reg_0_15_0_5                                             |    <0.001 |
|                       RAM_reg_0_15_12_17                                           |    <0.001 |
|                       RAM_reg_0_15_18_23                                           |    <0.001 |
|                       RAM_reg_0_15_24_29                                           |    <0.001 |
|                       RAM_reg_0_15_30_35                                           |    <0.001 |
|                       RAM_reg_0_15_36_41                                           |    <0.001 |
|                       RAM_reg_0_15_42_47                                           |    <0.001 |
|                       RAM_reg_0_15_48_53                                           |    <0.001 |
|                       RAM_reg_0_15_54_59                                           |    <0.001 |
|                       RAM_reg_0_15_60_65                                           |    <0.001 |
|                       RAM_reg_0_15_66_71                                           |    <0.001 |
|                       RAM_reg_0_15_6_11                                            |    <0.001 |
|                       RAM_reg_0_15_72_72                                           |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                             |     0.002 |
|                 grf.rf                                                             |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].rd_stg_inst                                     |    <0.001 |
|                     gsync_stage[3].wr_stg_inst                                     |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.rfwft                                                      |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gdm.dm                                                         |    <0.001 |
|                       RAM_reg_0_15_0_2                                             |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|       auto_pc                                                                      |     0.005 |
|         inst                                                                       |     0.005 |
|           gen_axi4_axi3.axi3_conv_inst                                             |     0.005 |
|             USE_READ.USE_SPLIT_R.read_addr_inst                                    |     0.002 |
|               USE_R_CHANNEL.cmd_queue                                              |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   fifo_gen_inst                                                    |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_31_0_0                                     |    <0.001 |
|                           rstblk                                                   |    <0.001 |
|             USE_WRITE.USE_SPLIT_W.write_resp_inst                                  |    <0.001 |
|             USE_WRITE.write_addr_inst                                              |     0.003 |
|               USE_BURSTS.cmd_queue                                                 |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   fifo_gen_inst                                                    |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_31_0_4                                     |    <0.001 |
|                           rstblk                                                   |    <0.001 |
|               USE_B_CHANNEL.cmd_b_queue                                            |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   fifo_gen_inst                                                    |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_31_0_4                                     |    <0.001 |
|                           rstblk                                                   |    <0.001 |
|             USE_WRITE.write_data_inst                                              |    <0.001 |
|     s00_couplers                                                                   |     0.003 |
|       auto_us                                                                      |     0.003 |
|         inst                                                                       |     0.003 |
|           gen_upsizer.gen_full_upsizer.axi_upsizer_inst                            |     0.003 |
|             USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                 |     0.001 |
|               r_pipe                                                               |     0.001 |
|             USE_READ.gen_non_fifo_r_upsizer.read_data_inst                         |    <0.001 |
|             USE_READ.read_addr_inst                                                |    <0.001 |
|               GEN_CMD_QUEUE.cmd_queue                                              |    <0.001 |
|             si_register_slice_inst                                                 |    <0.001 |
|               ar_pipe                                                              |    <0.001 |
|     s01_couplers                                                                   |     0.003 |
|       auto_us                                                                      |     0.003 |
|         inst                                                                       |     0.003 |
|           gen_upsizer.gen_full_upsizer.axi_upsizer_inst                            |     0.003 |
|             USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                       |     0.001 |
|             USE_WRITE.write_addr_inst                                              |     0.001 |
|               GEN_CMD_QUEUE.cmd_queue                                              |     0.001 |
|             si_register_slice_inst                                                 |    <0.001 |
|               aw_pipe                                                              |    <0.001 |
|     xbar                                                                           |     0.004 |
|       inst                                                                         |     0.004 |
|         gen_samd.crossbar_samd                                                     |     0.004 |
|           addr_arbiter_ar                                                          |    <0.001 |
|           addr_arbiter_aw                                                          |    <0.001 |
|           gen_decerr_slave.decerr_slave_inst                                       |    <0.001 |
|           gen_master_slots[0].gen_mi_write.wdata_mux_w                             |    <0.001 |
|             gen_wmux.wmux_aw_fifo                                                  |    <0.001 |
|               gen_srls[0].gen_rep[0].srl_nx1                                       |    <0.001 |
|           gen_master_slots[0].reg_slice_mi                                         |     0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |     0.001 |
|           gen_master_slots[1].gen_mi_write.wdata_mux_w                             |    <0.001 |
|             gen_wmux.wmux_aw_fifo                                                  |    <0.001 |
|               gen_srls[0].gen_rep[0].srl_nx1                                       |    <0.001 |
|           gen_master_slots[1].reg_slice_mi                                         |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|           gen_slave_slots[0].gen_si_read.si_transactor_ar                          |    <0.001 |
|           gen_slave_slots[1].gen_si_write.si_transactor_aw                         |    <0.001 |
|           gen_slave_slots[1].gen_si_write.splitter_aw_si                           |    <0.001 |
|           gen_slave_slots[1].gen_si_write.wdata_router_w                           |    <0.001 |
|             wrouter_aw_fifo                                                        |    <0.001 |
|               gen_srls[0].gen_rep[0].srl_nx1                                       |    <0.001 |
|           splitter_aw_mi                                                           |    <0.001 |
|   axis_data_fifo_0                                                                 |     0.003 |
|     inst                                                                           |     0.003 |
|       gen_fifo_generator.fifo_generator_inst                                       |     0.003 |
|         inst_fifo_gen                                                              |     0.003 |
|           gaxis_fifo.gaxisf.axisf                                                  |     0.003 |
|             grf.rf                                                                 |     0.003 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 gr1.rfwft                                                          |    <0.001 |
|                 grss.rsts                                                          |    <0.001 |
|                   c1                                                               |    <0.001 |
|                   c2                                                               |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwss.wsts                                                          |    <0.001 |
|                   c0                                                               |    <0.001 |
|                   c1                                                               |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |     0.002 |
|                   inst_blk_mem_gen                                                 |     0.002 |
|                     gnativebmg.native_blk_mem_gen                                  |     0.002 |
|                       valid.cstr                                                   |     0.002 |
|                         has_mux_b.B                                                |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[10].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[11].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[12].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[13].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[14].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[15].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[16].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[1].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[2].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[3].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[4].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[5].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[6].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[7].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[8].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[9].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|               rstblk                                                               |    <0.001 |
|   proc_sys_reset_2                                                                 |    <0.001 |
|     U0                                                                             |    <0.001 |
|       EXT_LPF                                                                      |    <0.001 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |    <0.001 |
|       SEQ                                                                          |    <0.001 |
|         SEQ_COUNTER                                                                |    <0.001 |
|   proc_sys_reset_3                                                                 |    <0.001 |
|     U0                                                                             |    <0.001 |
|       EXT_LPF                                                                      |    <0.001 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |    <0.001 |
|       SEQ                                                                          |    <0.001 |
|         SEQ_COUNTER                                                                |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


