`timescale 1ns / 1ps


module Instruction_Execute(
// - - - - - - inputs - - - - - -
    input [31:0]    NPC,
    input [31:0]    ReadData1,
    input [31:0]    ReadData2,
    input           ALU_Src,
    input [31:0]    SignExtend,
    input [2:0]     ALU_Op,
    input [4:0]     Instr_2016,
    input [4:0]     Instr_1511,
    input           RegDst,
    input [1:0]     WB,
    input [2:0]     Mem,
    input           clk,
    input           rst,
// - - - - - - outputs - - - - - -
    output [1:0]    IE_WB,
    output [2:0]    IE_Mem,
    output [31:0]   Add_Result,
    output          Zero,
    output [31:0]   ALU_Result,
    output [31:0]   ReadData2_ex_mem,
    output [4:0]    muxOut_5bit
    );

//internal wires the 5 outputs of aadder, ALU, MUX, ALUcontrol, Mux2
wire [31:0] adder_32_out; //output of adder
wire [31:0] mux_32_out; //mux 32 bit output
wire [31:0] ALU_out; // 32 bit output of alue
wire [2:0] ALU_control_out;//output of ALU control
wire [4:0] mux_5_out;//output of second mux
wire ALU_Zero_out;


//Adder
adder adder01 (
    .inp_1(NPC),
    .inp_2(SignExtend),
    .Add_Result(adder_32_out)
);

//ALU_control
ALU_control ALU_control01(
    .ALU_Op(ALU_Op),
    .SignExtend(SignExtend[5:0]),
    .ALU_Control_outp(ALU_control_out)
);

//ALU
ALU ALU01 (
    .ReadData1(ReadData1), //a
    .Data2(mux_32_out), //b
    .control(ALU_control_out), 
    .ALU_Result(ALU_out),
    .zero_flag(ALU_Zero_out)
);

//Mux_32bit
mux #(.WIDTH_inp(32)) mux_32bit (
    .sel(ALU_Src),
    .in_1(ReadData2),
    .in_2(SignExtend),
    .outp(mux_32_out)
);

//Mux_5bit
mux #(.WIDTH_inp(5)) mux_5bit (
    .sel(RegDst),
    .in_1(Instr_2016),
    .in_2(Instr_1511),
    .outp(mux_5_out)
);

//Latch
EX_Mem_Latch EX_M_Latch (
// - - - - - - inputs - - - - - -
    .WB(WB),
    .Mem(Mem),
    .Add_Result(adder_32_out), 
    .Zero(ALU_Zero_out),
    .ALU_Result(ALU_out),
    .ReadData2_ex_mem(ReadData2),
    .muxOut_5bit(mux_5_out),
    .clk(clk),
    .rst(rst),
// - - - - - - outputs - - - - - -
// Takes in all outputs and buffers for Memory stage
    .EX_Mem_Latch_WB(IE_WB),
    .EX_Mem_Latch_Mem(IE_Mem),
    .EX_Mem_Latch_Add_Result(Add_Result),
    .EX_Mem_Latch_Zero(Zero),
    .EX_Mem_Latch_ALU_Result(ALU_Result),
    .EX_Mem_Latch_ReadData2_ex_mem(ReadData2_ex_mem),
    .EX_Mem_Latch_muxOut_5bit(muxOut_5bit)
);


endmodule