<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1430" height="964" x="271" y="87" />
 <generation synthesis="VERILOG" greybox="1" />
 <hdlexample language="VHDL" />
</preferences>
