;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME:   ADCINCVR_pot.inc
;;  Version: 3.1, Updated on 2009/10/15 at 17:11:37
;;  Generated by PSoC Designer 5.0.1127.0
;;
;;  DESCRIPTION:  Assembler declarations for the ADCINCVR user module interface.
;;
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************


;--------------------------------------------------
; Register Address Constants for ADCINCVR_pot
;--------------------------------------------------

; Counter Constants
ADCINCVR_pot_bfCounter_Mask:           equ   08h
ADCINCVR_pot_bfCounter_INT_REG:        equ   0e1h

; PWM Constants
ADCINCVR_pot_bfPWM16_Mask:             equ   20h
ADCINCVR_pot_bfPWM16_INT_REG:          equ   0e1h

; Power Settings
ADCINCVR_pot_bfPOWERMASK:              equ   03h
ADCINCVR_pot_OFF:                      equ   00h
ADCINCVR_pot_LOWPOWER:                 equ   01h
ADCINCVR_pot_MEDPOWER:                 equ   02h
ADCINCVR_pot_HIGHPOWER:                equ   03h

; Parameter Settings
ADCINCVR_pot_bNUMBITS:                 equ   bh
ADCINCVR_pot_bCALCTIME:                equ   24h
ADCINCVR_pot_bMAXRES:                  equ   0Dh      ; Max resolution 13 bits
ADCINCVR_pot_bMINRES:                  equ   07h      ; Min resolution 7 bits
ADCINCVR_pot_fCOMPARE_TRUE:            equ   08h      ; Bit to enable compare True interrupts

; Functionality constants
ADCINCVR_pot_fFSW0:                    equ   10h      ; Switch Cap FSW0 switch enable
ADCINCVR_pot_NoAZ:                     equ   01h      ; Set if AutoZero is not enabled
ADCINCVR_pot_fAutoZero:                equ   20h      ; Switch Cap AutoZero switch enable
ADCINCVR_pot_fDBLK_ENABLE:             equ   01h      ; Digital block enable bit
ADCINCVR_pot_fPULSE_WIDE:              equ   04h      ; Enable wide terminal count pulse.

; fStatus definitions
ADCINCVR_pot_fDATA_READY:              equ   10h      ; This bit is set when data is available
ADCINCVR_pot_bRES_MASK:                equ   0Fh      ; This bit while in integrate cycle

; Data Format
ADCINCVR_pot_DATA_FORMAT:              equ   1

; Flag in CR2 register mask
ADCINCVR_pot_fRES_SET:                 equ   01h

;--------------------------------------------------
; Registers used by ADCINCVR_pot
;--------------------------------------------------
; ADCINCVR PSoC Block register Definitions
; Integrator Block Register Definitions
ADCINCVR_pot_bfAtoDcr0: equ 98h
ADCINCVR_pot_bfAtoDcr1: equ 99h
ADCINCVR_pot_bfAtoDcr2: equ 9ah
ADCINCVR_pot_bfAtoDcr3: equ 9bh

; Counter Block Register Definitions
ADCINCVR_pot_fCounterFN:    equ 2ch
ADCINCVR_pot_fCounterSL:    equ 2dh
ADCINCVR_pot_fCounterOS:    equ 2eh
ADCINCVR_pot_bCount:    equ 2ch
ADCINCVR_pot_bPeriod:   equ 2dh
ADCINCVR_pot_bCompare:  equ 2eh
ADCINCVR_pot_bCounter_CR0:  equ 2fh

; PWM16 Block Register Definitions
ADCINCVR_pot_bfPWM_LSB_FN:  equ 30h
ADCINCVR_pot_bfPWM_MSB_FN:  equ 34h
ADCINCVR_pot_fPWM_LSB_CR0:  equ 33h
ADCINCVR_pot_fPWM_MSB_CR0:  equ 37h
ADCINCVR_pot_bPWM_Count_MSB:    equ 34h
ADCINCVR_pot_bPWM_Count_LSB:    equ 30h
ADCINCVR_pot_bPWM_Period_MSB:   equ 35h
ADCINCVR_pot_bPWM_Period_LSB:   equ 31h
ADCINCVR_pot_bPWM_IntTime_MSB:  equ 36h
ADCINCVR_pot_bPWM_IntTime_LSB:  equ 32h
ADCINCVR_pot_bfPWM_LSB_FN:  equ 30h
ADCINCVR_pot_bfPWM_MSB_FN:  equ 34h


; End of File ADCINCVR_pot.inc


